{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683326451703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683326451703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 17:40:51 2023 " "Processing started: Fri May 05 17:40:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683326451703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326451703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab62 -c lab62 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab62 -c lab62" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326451703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683326452245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683326452245 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab62_soc.qsys " "Elaborating Platform Designer system entity \"lab62_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326460835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:04 Progress: Loading PLEASE_WORK/lab62_soc.qsys " "2023.05.05.17:41:04 Progress: Loading PLEASE_WORK/lab62_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326464435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:04 Progress: Reading input file " "2023.05.05.17:41:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326464937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Adding accumulate \[altera_avalon_pio 18.1\] " "2023.05.05.17:41:05 Progress: Adding accumulate \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Parameterizing module accumulate " "2023.05.05.17:41:05 Progress: Parameterizing module accumulate" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.05.05.17:41:05 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Parameterizing module clk_0 " "2023.05.05.17:41:05 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\] " "2023.05.05.17:41:05 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Parameterizing module hex_digits_pio " "2023.05.05.17:41:05 Progress: Parameterizing module hex_digits_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2023.05.05.17:41:05 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Parameterizing module jtag_uart_0 " "2023.05.05.17:41:05 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Adding key \[altera_avalon_pio 18.1\] " "2023.05.05.17:41:05 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Parameterizing module key " "2023.05.05.17:41:05 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Adding keycode \[altera_avalon_pio 18.1\] " "2023.05.05.17:41:05 Progress: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Parameterizing module keycode " "2023.05.05.17:41:05 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Adding leds_pio \[altera_avalon_pio 18.1\] " "2023.05.05.17:41:05 Progress: Adding leds_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Parameterizing module leds_pio " "2023.05.05.17:41:05 Progress: Parameterizing module leds_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:05 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2023.05.05.17:41:05 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326465879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module nios2_gen2_0 " "2023.05.05.17:41:06 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.05.05.17:41:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module onchip_memory2_0 " "2023.05.05.17:41:06 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding resetb \[altera_avalon_pio 18.1\] " "2023.05.05.17:41:06 Progress: Adding resetb \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module resetb " "2023.05.05.17:41:06 Progress: Parameterizing module resetb" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2023.05.05.17:41:06 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module sdram " "2023.05.05.17:41:06 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding sdram_pll \[altpll 18.1\] " "2023.05.05.17:41:06 Progress: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module sdram_pll " "2023.05.05.17:41:06 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding spi_0 \[altera_avalon_spi 18.1\] " "2023.05.05.17:41:06 Progress: Adding spi_0 \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module spi_0 " "2023.05.05.17:41:06 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2023.05.05.17:41:06 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module sysid_qsys_0 " "2023.05.05.17:41:06 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2023.05.05.17:41:06 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module timer_0 " "2023.05.05.17:41:06 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\] " "2023.05.05.17:41:06 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module usb_gpx " "2023.05.05.17:41:06 Progress: Parameterizing module usb_gpx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding usb_irq \[altera_avalon_pio 18.1\] " "2023.05.05.17:41:06 Progress: Adding usb_irq \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module usb_irq " "2023.05.05.17:41:06 Progress: Parameterizing module usb_irq" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Adding usb_rst \[altera_avalon_pio 18.1\] " "2023.05.05.17:41:06 Progress: Adding usb_rst \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing module usb_rst " "2023.05.05.17:41:06 Progress: Parameterizing module usb_rst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Building connections " "2023.05.05.17:41:06 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Parameterizing connections " "2023.05.05.17:41:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:06 Progress: Validating " "2023.05.05.17:41:06 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326466670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.05.05.17:41:07 Progress: Done reading input file " "2023.05.05.17:41:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326467473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc.accumulate: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab62_soc.accumulate: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326468345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab62_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326468345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab62_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326468345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc.resetb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab62_soc.resetb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326468345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Lab62_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326468345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab62_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326468345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab62_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326468345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab62_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326468345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab62_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326468345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc: Generating lab62_soc \"lab62_soc\" for QUARTUS_SYNTH " "Lab62_soc: Generating lab62_soc \"lab62_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326469172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326471923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326471933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326471933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326471943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accumulate: Starting RTL generation for module 'lab62_soc_accumulate' " "Accumulate: Starting RTL generation for module 'lab62_soc_accumulate'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326475921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accumulate:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_accumulate --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0002_accumulate_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0002_accumulate_gen//lab62_soc_accumulate_component_configuration.pl  --do_build_sim=0  \] " "Accumulate:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_accumulate --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0002_accumulate_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0002_accumulate_gen//lab62_soc_accumulate_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326475921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accumulate: Done RTL generation for module 'lab62_soc_accumulate' " "Accumulate: Done RTL generation for module 'lab62_soc_accumulate'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accumulate: \"lab62_soc\" instantiated altera_avalon_pio \"accumulate\" " "Accumulate: \"lab62_soc\" instantiated altera_avalon_pio \"accumulate\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Starting RTL generation for module 'lab62_soc_hex_digits_pio' " "Hex_digits_pio: Starting RTL generation for module 'lab62_soc_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_hex_digits_pio --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0003_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0003_hex_digits_pio_gen//lab62_soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \] " "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_hex_digits_pio --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0003_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0003_hex_digits_pio_gen//lab62_soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Done RTL generation for module 'lab62_soc_hex_digits_pio' " "Hex_digits_pio: Done RTL generation for module 'lab62_soc_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: \"lab62_soc\" instantiated altera_avalon_pio \"hex_digits_pio\" " "Hex_digits_pio: \"lab62_soc\" instantiated altera_avalon_pio \"hex_digits_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab62_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab62_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab62_soc_jtag_uart_0 --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0004_jtag_uart_0_gen//lab62_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab62_soc_jtag_uart_0 --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0004_jtag_uart_0_gen//lab62_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab62_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab62_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab62_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab62_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'lab62_soc_key' " "Key: Starting RTL generation for module 'lab62_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_key --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0005_key_gen//lab62_soc_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_key --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0005_key_gen//lab62_soc_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'lab62_soc_key' " "Key: Done RTL generation for module 'lab62_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"lab62_soc\" instantiated altera_avalon_pio \"key\" " "Key: \"lab62_soc\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab62_soc_keycode' " "Keycode: Starting RTL generation for module 'lab62_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_keycode --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0006_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0006_keycode_gen//lab62_soc_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_keycode --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0006_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0006_keycode_gen//lab62_soc_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab62_soc_keycode' " "Keycode: Done RTL generation for module 'lab62_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab62_soc\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"lab62_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio: Starting RTL generation for module 'lab62_soc_leds_pio' " "Leds_pio: Starting RTL generation for module 'lab62_soc_leds_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_leds_pio --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0007_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0007_leds_pio_gen//lab62_soc_leds_pio_component_configuration.pl  --do_build_sim=0  \] " "Leds_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_leds_pio --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0007_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0007_leds_pio_gen//lab62_soc_leds_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio: Done RTL generation for module 'lab62_soc_leds_pio' " "Leds_pio: Done RTL generation for module 'lab62_soc_leds_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio: \"lab62_soc\" instantiated altera_avalon_pio \"leds_pio\" " "Leds_pio: \"lab62_soc\" instantiated altera_avalon_pio \"leds_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326476925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab62_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab62_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326477356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab62_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab62_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326477365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab62_soc_onchip_memory2_0 --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0008_onchip_memory2_0_gen//lab62_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab62_soc_onchip_memory2_0 --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0008_onchip_memory2_0_gen//lab62_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326477365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab62_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab62_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326477515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab62_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab62_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326477527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab62_soc_sdram' " "Sdram: Starting RTL generation for module 'lab62_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326477536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab62_soc_sdram --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0009_sdram_gen//lab62_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab62_soc_sdram --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0009_sdram_gen//lab62_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326477536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'lab62_soc_sdram' " "Sdram: Done RTL generation for module 'lab62_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326477796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"lab62_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"lab62_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326477796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"lab62_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"lab62_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Starting RTL generation for module 'lab62_soc_spi_0' " "Spi_0: Starting RTL generation for module 'lab62_soc_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab62_soc_spi_0 --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0012_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0012_spi_0_gen//lab62_soc_spi_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab62_soc_spi_0 --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0012_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0012_spi_0_gen//lab62_soc_spi_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Done RTL generation for module 'lab62_soc_spi_0' " "Spi_0: Done RTL generation for module 'lab62_soc_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: \"lab62_soc\" instantiated altera_avalon_spi \"spi_0\" " "Spi_0: \"lab62_soc\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"lab62_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"lab62_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'lab62_soc_timer_0' " "Timer_0: Starting RTL generation for module 'lab62_soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab62_soc_timer_0 --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0014_timer_0_gen//lab62_soc_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab62_soc_timer_0 --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0014_timer_0_gen//lab62_soc_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'lab62_soc_timer_0' " "Timer_0: Done RTL generation for module 'lab62_soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"lab62_soc\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"lab62_soc\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Starting RTL generation for module 'lab62_soc_usb_rst' " "Usb_rst: Starting RTL generation for module 'lab62_soc_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_usb_rst --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0015_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0015_usb_rst_gen//lab62_soc_usb_rst_component_configuration.pl  --do_build_sim=0  \] " "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab62_soc_usb_rst --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0015_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0015_usb_rst_gen//lab62_soc_usb_rst_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326478999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Done RTL generation for module 'lab62_soc_usb_rst' " "Usb_rst: Done RTL generation for module 'lab62_soc_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326479149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: \"lab62_soc\" instantiated altera_avalon_pio \"usb_rst\" " "Usb_rst: \"lab62_soc\" instantiated altera_avalon_pio \"usb_rst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326479150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326484451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326484722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326484963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326485215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326485465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326485706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326485937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326486199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326486489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326486780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326487052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326487353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326487625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326487906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326488176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326488459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326488742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab62_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab62_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326493643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab62_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab62_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326493653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab62_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab62_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326493653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab62_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab62_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326493673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab62_soc_nios2_gen2_0_cpu --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0018_cpu_gen//lab62_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab62_soc_nios2_gen2_0_cpu --dir=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/munch/AppData/Local/Temp/alt9482_3084410176683034035.dir/0018_cpu_gen//lab62_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326493673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:34 (*) Starting Nios II generation " "Cpu: # 2023.05.05 17:41:34 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:34 (*)   Checking for plaintext license. " "Cpu: # 2023.05.05 17:41:34 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.05.05 17:41:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.05.05 17:41:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:34 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.05.05 17:41:34 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:34 (*)   Plaintext license not found. " "Cpu: # 2023.05.05 17:41:34 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:34 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.05.05 17:41:34 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:34 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.05.05 17:41:34 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:34 (*)   Creating all objects for CPU " "Cpu: # 2023.05.05 17:41:34 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:35 (*)   Generating RTL from CPU objects " "Cpu: # 2023.05.05 17:41:35 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:35 (*)   Creating plain-text RTL " "Cpu: # 2023.05.05 17:41:35 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.05.05 17:41:35 (*) Done Nios II generation " "Cpu: # 2023.05.05 17:41:35 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab62_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab62_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326495784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326496280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326496755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326496755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326496765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab62_soc: Done \"lab62_soc\" with 38 modules, 63 files " "Lab62_soc: Done \"lab62_soc\" with 38 modules, 63 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326496765 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab62_soc.qsys " "Finished elaborating Platform Designer system entity \"lab62_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326497942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu/menu_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file menu/menu_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 menu_rom " "Found entity 1: menu_rom" {  } { { "menu/menu_rom.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/menu/menu_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu/menu_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file menu/menu_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 menu_palette " "Found entity 1: menu_palette" {  } { { "menu/menu_palette.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/menu/menu_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu/menu_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file menu/menu_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 menu_example " "Found entity 1: menu_example" {  } { { "menu/menu_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/menu/menu_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1wins/p1wins_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file p1wins/p1wins_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P1wins_rom " "Found entity 1: P1wins_rom" {  } { { "P1wins/P1wins_rom.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P1wins/P1wins_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1wins/p1wins_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file p1wins/p1wins_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P1wins_palette " "Found entity 1: P1wins_palette" {  } { { "P1wins/P1wins_palette.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P1wins/P1wins_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1wins/p1wins_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file p1wins/p1wins_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P1wins_example " "Found entity 1: P1wins_example" {  } { { "P1wins/P1wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P1wins/P1wins_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2wins/p2wins_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2wins/p2wins_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P2Wins_rom " "Found entity 1: P2Wins_rom" {  } { { "P2Wins/P2Wins_rom.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2wins/p2wins_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2wins/p2wins_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P2Wins_palette " "Found entity 1: P2Wins_palette" {  } { { "P2Wins/P2Wins_palette.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2wins/p2wins_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2wins/p2wins_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 P2Wins_example " "Found entity 1: P2Wins_example" {  } { { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 62 provided files/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 62 provided files/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "Lab 62 provided files/font_rom.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 62 provided files/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 62 provided files/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Lab 62 provided files/VGA_controller.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/VGA_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498161 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "Lab 62 provided files/HexDriver.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683326498171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 62 provided files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 62 provided files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Lab 62 provided files/HexDriver.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 62 provided files/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 62 provided files/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 62 provided files/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 62 provided files/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "Lab 62 provided files/ISDU.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/ISDU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 62 provided files/final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 62 provided files/final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong.sv(30) " "Verilog HDL information at pong.sv(30): always construct contains both blocking and non-blocking assignments" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683326498181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 62 provided files/pong.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 62 provided files/pong.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/lab62_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/lab62_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc " "Found entity 1: lab62_soc" {  } { { "db/ip/lab62_soc/lab62_soc.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/lab62_soc/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/lab62_soc/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498211 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498222 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498222 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498222 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498222 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683326498231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab62_soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab62_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/lab62_soc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683326498271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/lab62_soc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_accumulate " "Found entity 1: lab62_soc_accumulate" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_accumulate.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_hex_digits_pio " "Found entity 1: lab62_soc_hex_digits_pio" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_irq_mapper " "Found entity 1: lab62_soc_irq_mapper" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498291 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62_soc_jtag_uart_0_scfifo_w" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498291 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498291 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62_soc_jtag_uart_0_scfifo_r" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498291 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_jtag_uart_0 " "Found entity 5: lab62_soc_jtag_uart_0" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_key " "Found entity 1: lab62_soc_key" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_key.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_keycode " "Found entity 1: lab62_soc_keycode" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_keycode.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_leds_pio " "Found entity 1: lab62_soc_leds_pio" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0 " "Found entity 1: lab62_soc_mm_interconnect_0" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683326498331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683326498331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498341 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router " "Found entity 2: lab62_soc_mm_interconnect_0_router" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683326498341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683326498341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498341 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_002 " "Found entity 2: lab62_soc_mm_interconnect_0_router_002" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683326498351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683326498351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498355 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_007 " "Found entity 2: lab62_soc_mm_interconnect_0_router_007" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0 " "Found entity 1: lab62_soc_nios2_gen2_0" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62_soc_nios2_gen2_0_cpu " "Found entity 21: lab62_soc_nios2_gen2_0_cpu" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_onchip_memory2_0 " "Found entity 1: lab62_soc_onchip_memory2_0" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_input_efifo_module " "Found entity 1: lab62_soc_sdram_input_efifo_module" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498422 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram " "Found entity 2: lab62_soc_sdram" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62_soc_sdram_pll_dffpipe_l2c" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498432 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62_soc_sdram_pll_stdsync_sv6" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498432 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62_soc_sdram_pll_altpll_vg92" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498432 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_sdram_pll " "Found entity 4: lab62_soc_sdram_pll" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_spi_0 " "Found entity 1: lab62_soc_spi_0" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sysid_qsys_0 " "Found entity 1: lab62_soc_sysid_qsys_0" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_timer_0 " "Found entity 1: lab62_soc_timer_0" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_rst " "Found entity 1: lab62_soc_usb_rst" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326498452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326498452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid final_project.sv(175) " "Verilog HDL Implicit Net warning at final_project.sv(175): created implicit net for \"valid\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1683326498452 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683326498482 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683326498482 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683326498482 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683326498482 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683326498482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683326498773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "Lab 62 provided files/final_project.sv" "hex_driver4" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326498793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc lab62_soc:u0 " "Elaborating entity \"lab62_soc\" for hierarchy \"lab62_soc:u0\"" {  } { { "Lab 62 provided files/final_project.sv" "u0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326498803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_accumulate lab62_soc:u0\|lab62_soc_accumulate:accumulate " "Elaborating entity \"lab62_soc_accumulate\" for hierarchy \"lab62_soc:u0\|lab62_soc_accumulate:accumulate\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "accumulate" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326498833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_hex_digits_pio lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62_soc_hex_digits_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "hex_digits_pio" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326498843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62_soc_jtag_uart_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "jtag_uart_0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326498853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_w lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326498863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499035 ""}  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326499035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326499084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326499084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326499104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326499104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326499135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326499135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326499185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326499185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326499245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326499245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326499295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326499295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_r lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "lab62_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326499677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326499677 ""}  } { { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326499677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_key lab62_soc:u0\|lab62_soc_key:key " "Elaborating entity \"lab62_soc_key\" for hierarchy \"lab62_soc:u0\|lab62_soc_key:key\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "key" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_keycode lab62_soc:u0\|lab62_soc_keycode:keycode " "Elaborating entity \"lab62_soc_keycode\" for hierarchy \"lab62_soc:u0\|lab62_soc_keycode:keycode\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "keycode" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_leds_pio lab62_soc:u0\|lab62_soc_leds_pio:leds_pio " "Elaborating entity \"lab62_soc_leds_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_leds_pio:leds_pio\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "leds_pio" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62_soc_nios2_gen2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "nios2_gen2_0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_test_bench lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_a_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500541 ""}  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326500541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326500591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326500591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_b_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326500732 ""}  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326500732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_break lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_im lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_ocimem lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326500984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501015 ""}  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326501015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326501065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326501065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_tck lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501225 ""}  } { { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326501225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_onchip_memory2_0 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62_soc_onchip_memory2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "onchip_memory2_0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326501295 ""}  } { { "db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326501295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27g1 " "Found entity 1: altsyncram_27g1" {  } { { "db/altsyncram_27g1.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/altsyncram_27g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326501335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326501335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27g1 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated " "Elaborating entity \"altsyncram_27g1\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram lab62_soc:u0\|lab62_soc_sdram:sdram " "Elaborating entity \"lab62_soc_sdram\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram:sdram\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "sdram" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_input_efifo_module lab62_soc:u0\|lab62_soc_sdram:sdram\|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module " "Elaborating entity \"lab62_soc_sdram_input_efifo_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram:sdram\|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "the_lab62_soc_sdram_input_efifo_module" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62_soc_sdram_pll\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "sdram_pll" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_stdsync_sv6 lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_dffpipe_l2c lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_altpll_vg92 lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" "sd1" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_spi_0 lab62_soc:u0\|lab62_soc_spi_0:spi_0 " "Elaborating entity \"lab62_soc_spi_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_spi_0:spi_0\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "spi_0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sysid_qsys_0 lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62_soc_sysid_qsys_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "sysid_qsys_0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_timer_0 lab62_soc:u0\|lab62_soc_timer_0:timer_0 " "Elaborating entity \"lab62_soc_timer_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_timer_0:timer_0\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "timer_0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_rst lab62_soc:u0\|lab62_soc_usb_rst:usb_rst " "Elaborating entity \"lab62_soc_usb_rst\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_rst:usb_rst\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "usb_rst" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "mm_interconnect_0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326501697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "accumulate_s1_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62_soc_mm_interconnect_0_router\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "router" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_007 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_007\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 5044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_007_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_007:router_007\|lab62_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_007:router_007\|lab62_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 5270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 5383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 5519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 5910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326502972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 6391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 6570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503126 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683326503133 "|final_project|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683326503133 "|final_project|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683326503133 "|final_project|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 6636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 6670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 6801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_005 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0.v" 6946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_irq_mapper lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62_soc_irq_mapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "irq_mapper" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "rst_controller" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab62_soc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab62_soc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/lab62_soc/lab62_soc.v" "rst_controller_001" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/lab62_soc.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "Lab 62 provided files/final_project.sv" "vga" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(52) " "Verilog HDL assignment warning at VGA_controller.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/VGA_controller.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/VGA_controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503485 "|final_project|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(55) " "Verilog HDL assignment warning at VGA_controller.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/VGA_controller.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/VGA_controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503485 "|final_project|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong pong:pong_game " "Elaborating entity \"pong\" for hierarchy \"pong:pong_game\"" {  } { { "Lab 62 provided files/final_project.sv" "pong_game" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.sv(217) " "Verilog HDL assignment warning at pong.sv(217): truncated value with size 32 to match size of target (9)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503491 "|final_project|pong:pong_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.sv(221) " "Verilog HDL assignment warning at pong.sv(221): truncated value with size 32 to match size of target (9)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503491 "|final_project|pong:pong_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.sv(246) " "Verilog HDL assignment warning at pong.sv(246): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503491 "|final_project|pong:pong_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.sv(250) " "Verilog HDL assignment warning at pong.sv(250): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503499 "|final_project|pong:pong_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.sv(254) " "Verilog HDL assignment warning at pong.sv(254): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503499 "|final_project|pong:pong_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.sv(258) " "Verilog HDL assignment warning at pong.sv(258): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503499 "|final_project|pong:pong_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.sv(263) " "Verilog HDL assignment warning at pong.sv(263): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503499 "|final_project|pong:pong_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.sv(267) " "Verilog HDL assignment warning at pong.sv(267): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503499 "|final_project|pong:pong_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.sv(271) " "Verilog HDL assignment warning at pong.sv(271): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503499 "|final_project|pong:pong_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.sv(275) " "Verilog HDL assignment warning at pong.sv(275): truncated value with size 32 to match size of target (10)" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503499 "|final_project|pong:pong_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cmap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cmap\"" {  } { { "Lab 62 provided files/final_project.sv" "cmap" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(62) " "Verilog HDL assignment warning at Color_Mapper.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503532 "|final_project|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(67) " "Verilog HDL assignment warning at Color_Mapper.sv(67): truncated value with size 32 to match size of target (11)" {  } { { "Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503532 "|final_project|color_mapper:cmap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu_example color_mapper:cmap\|menu_example:ME " "Elaborating entity \"menu_example\" for hierarchy \"color_mapper:cmap\|menu_example:ME\"" {  } { { "Lab 62 provided files/Color_Mapper.sv" "ME" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 menu_example.sv(20) " "Verilog HDL assignment warning at menu_example.sv(20): truncated value with size 32 to match size of target (19)" {  } { { "menu/menu_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/menu/menu_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326503540 "|final_project|color_mapper:cmap|menu_example:ME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu_rom color_mapper:cmap\|menu_example:ME\|menu_rom:menu_rom " "Elaborating entity \"menu_rom\" for hierarchy \"color_mapper:cmap\|menu_example:ME\|menu_rom:menu_rom\"" {  } { { "menu/menu_example.sv" "menu_rom" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/menu/menu_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326503550 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory menu_rom.sv(7) " "Verilog HDL warning at menu_rom.sv(7): object memory used but never assigned" {  } { { "menu/menu_rom.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/menu/menu_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683326503711 "|final_project|color_mapper:cmap|menu_example:ME|menu_rom:menu_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu_palette color_mapper:cmap\|menu_example:ME\|menu_palette:menu_palette " "Elaborating entity \"menu_palette\" for hierarchy \"color_mapper:cmap\|menu_example:ME\|menu_palette:menu_palette\"" {  } { { "menu/menu_example.sv" "menu_palette" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/menu/menu_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326504043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1wins_example color_mapper:cmap\|P1wins_example:P1 " "Elaborating entity \"P1wins_example\" for hierarchy \"color_mapper:cmap\|P1wins_example:P1\"" {  } { { "Lab 62 provided files/Color_Mapper.sv" "P1" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326504043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 P1wins_example.sv(20) " "Verilog HDL assignment warning at P1wins_example.sv(20): truncated value with size 32 to match size of target (18)" {  } { { "P1wins/P1wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P1wins/P1wins_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326504052 "|final_project|color_mapper:cmap|P1wins_example:P1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1wins_rom color_mapper:cmap\|P1wins_example:P1\|P1wins_rom:P1wins_rom " "Elaborating entity \"P1wins_rom\" for hierarchy \"color_mapper:cmap\|P1wins_example:P1\|P1wins_rom:P1wins_rom\"" {  } { { "P1wins/P1wins_example.sv" "P1wins_rom" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P1wins/P1wins_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326504052 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory P1wins_rom.sv(7) " "Verilog HDL warning at P1wins_rom.sv(7): object memory used but never assigned" {  } { { "P1wins/P1wins_rom.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P1wins/P1wins_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683326504102 "|final_project|color_mapper:cmap|P1wins_example:P1|P1wins_rom:P1wins_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1wins_palette color_mapper:cmap\|P1wins_example:P1\|P1wins_palette:P1wins_palette " "Elaborating entity \"P1wins_palette\" for hierarchy \"color_mapper:cmap\|P1wins_example:P1\|P1wins_palette:P1wins_palette\"" {  } { { "P1wins/P1wins_example.sv" "P1wins_palette" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P1wins/P1wins_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326504173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P2Wins_example color_mapper:cmap\|P2Wins_example:P2 " "Elaborating entity \"P2Wins_example\" for hierarchy \"color_mapper:cmap\|P2Wins_example:P2\"" {  } { { "Lab 62 provided files/Color_Mapper.sv" "P2" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326504183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 P2Wins_example.sv(20) " "Verilog HDL assignment warning at P2Wins_example.sv(20): truncated value with size 32 to match size of target (18)" {  } { { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683326504183 "|final_project|color_mapper:cmap|P2Wins_example:P2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P2Wins_rom color_mapper:cmap\|P2Wins_example:P2\|P2Wins_rom:P2Wins_rom " "Elaborating entity \"P2Wins_rom\" for hierarchy \"color_mapper:cmap\|P2Wins_example:P2\|P2Wins_rom:P2Wins_rom\"" {  } { { "P2Wins/P2Wins_example.sv" "P2Wins_rom" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326504193 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory P2Wins_rom.sv(7) " "Verilog HDL warning at P2Wins_rom.sv(7): object memory used but never assigned" {  } { { "P2Wins/P2Wins_rom.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683326504233 "|final_project|color_mapper:cmap|P2Wins_example:P2|P2Wins_rom:P2Wins_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P2Wins_palette color_mapper:cmap\|P2Wins_example:P2\|P2Wins_palette:P2Wins_palette " "Elaborating entity \"P2Wins_palette\" for hierarchy \"color_mapper:cmap\|P2Wins_example:P2\|P2Wins_palette:P2Wins_palette\"" {  } { { "P2Wins/P2Wins_example.sv" "P2Wins_palette" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326504314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom color_mapper:cmap\|font_rom:asd " "Elaborating entity \"font_rom\" for hierarchy \"color_mapper:cmap\|font_rom:asd\"" {  } { { "Lab 62 provided files/Color_Mapper.sv" "asd" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326504314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:FSM " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:FSM\"" {  } { { "Lab 62 provided files/final_project.sv" "FSM" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326504384 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683326506199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.05.17:41:50 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl " "2023.05.05.17:41:50 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326510022 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326512158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326512299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326514367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326514447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326514537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326514637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326514637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326514637 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683326515330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3a581be/alt_sld_fab.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/sldc3a581be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326515529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326515529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326515600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326515600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326515620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326515620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326515680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326515680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326515750 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326515750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326515750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326515810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326515810 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683326519200 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683326519200 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap\|menu_example:ME\|menu_rom:menu_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap\|menu_example:ME\|menu_rom:menu_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./menu/menu.mif " "Parameter INIT_FILE set to ./menu/menu.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap\|P1wins_example:P1\|P1wins_rom:P1wins_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap\|P1wins_example:P1\|P1wins_rom:P1wins_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 172800 " "Parameter NUMWORDS_A set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./P1wins/P1wins.mif " "Parameter INIT_FILE set to ./P1wins/P1wins.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cmap\|P2Wins_example:P2\|P2Wins_rom:P2Wins_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cmap\|P2Wins_example:P2\|P2Wins_rom:P2Wins_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 172800 " "Parameter NUMWORDS_A set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./P2Wins/P2Wins.mif " "Parameter INIT_FILE set to ./P2Wins/P2Wins.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683326521430 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683326521430 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683326521430 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cmap\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cmap\|Mod0\"" {  } { { "Lab 62 provided files/Color_Mapper.sv" "Mod0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326521440 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cmap\|P2Wins_example:P2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cmap\|P2Wins_example:P2\|Div0\"" {  } { { "P2Wins/P2Wins_example.sv" "Div0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326521440 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap\|P2Wins_example:P2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap\|P2Wins_example:P2\|Mult0\"" {  } { { "P2Wins/P2Wins_example.sv" "Mult0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326521440 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cmap\|P2Wins_example:P2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cmap\|P2Wins_example:P2\|Div1\"" {  } { { "P2Wins/P2Wins_example.sv" "Div1" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326521440 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pong:pong_game\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pong:pong_game\|Mult0\"" {  } { { "Lab 62 provided files/pong.sv" "Mult0" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 201 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326521440 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pong:pong_game\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pong:pong_game\|Mult1\"" {  } { { "Lab 62 provided files/pong.sv" "Mult1" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326521440 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683326521440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|menu_example:ME\|menu_rom:menu_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|menu_example:ME\|menu_rom:menu_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326521460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|menu_example:ME\|menu_rom:menu_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:cmap\|menu_example:ME\|menu_rom:menu_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./menu/menu.mif " "Parameter \"INIT_FILE\" = \"./menu/menu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326521460 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326521460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n841 " "Found entity 1: altsyncram_n841" {  } { { "db/altsyncram_n841.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/altsyncram_n841.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326521521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326521521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/decode_0l9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326522851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326522851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i3b " "Found entity 1: mux_i3b" {  } { { "db/mux_i3b.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/mux_i3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326522908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326522908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|P1wins_example:P1\|P1wins_rom:P1wins_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P1wins_example:P1\|P1wins_rom:P1wins_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326522939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|P1wins_example:P1\|P1wins_rom:P1wins_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:cmap\|P1wins_example:P1\|P1wins_rom:P1wins_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 172800 " "Parameter \"NUMWORDS_A\" = \"172800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./P1wins/P1wins.mif " "Parameter \"INIT_FILE\" = \"./P1wins/P1wins.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326522939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326522939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kj41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kj41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kj41 " "Found entity 1: altsyncram_kj41" {  } { { "db/altsyncram_kj41.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/altsyncram_kj41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326522989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326522989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ok9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ok9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ok9 " "Found entity 1: decode_ok9" {  } { { "db/decode_ok9.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/decode_ok9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326523640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326523640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/mux_83b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326523690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326523690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|P2Wins_example:P2\|P2Wins_rom:P2Wins_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|P2Wins_rom:P2Wins_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326523720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|P2Wins_example:P2\|P2Wins_rom:P2Wins_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:cmap\|P2Wins_example:P2\|P2Wins_rom:P2Wins_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 172800 " "Parameter \"NUMWORDS_A\" = \"172800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./P2Wins/P2Wins.mif " "Parameter \"INIT_FILE\" = \"./P2Wins/P2Wins.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326523720 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326523720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mj41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mj41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mj41 " "Found entity 1: altsyncram_mj41" {  } { { "db/altsyncram_mj41.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/altsyncram_mj41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326523760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326523760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|lpm_divide:Mod0\"" {  } { { "Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326524456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:cmap\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524456 ""}  } { { "Lab 62 provided files/Color_Mapper.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/Color_Mapper.sv" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326524456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/lpm_divide_lll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326524506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326524506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326524526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326524526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326524556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326524556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326524626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326524626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326524666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326524666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|P2Wins_example:P2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_divide:Div0\"" {  } { { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326524706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|P2Wins_example:P2\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:cmap\|P2Wins_example:P2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524706 ""}  } { { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326524706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/lpm_divide_3vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326524747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326524747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326524772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326524772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/alt_u_div_kke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326524819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326524819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\"" {  } { { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326524979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326524979 ""}  } { { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326524979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/add_sub_crg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326525230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326525230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_grg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_grg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_grg " "Found entity 1: add_sub_grg" {  } { { "db/add_sub_grg.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/add_sub_grg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326525342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326525342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|P2Wins_example:P2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"color_mapper:cmap\|P2Wins_example:P2\|lpm_divide:Div1\"" {  } { { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|P2Wins_example:P2\|lpm_divide:Div1 " "Instantiated megafunction \"color_mapper:cmap\|P2Wins_example:P2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525403 ""}  } { { "P2Wins/P2Wins_example.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/P2Wins/P2Wins_example.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326525403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0ul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0ul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0ul " "Found entity 1: lpm_divide_0ul" {  } { { "db/lpm_divide_0ul.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/lpm_divide_0ul.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326525443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326525443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2mh " "Found entity 1: sign_div_unsign_2mh" {  } { { "db/sign_div_unsign_2mh.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/sign_div_unsign_2mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326525463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326525463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eie " "Found entity 1: alt_u_div_eie" {  } { { "db/alt_u_div_eie.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/alt_u_div_eie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326525503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326525503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pong:pong_game\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pong:pong_game\|lpm_mult:Mult0\"" {  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pong:pong_game\|lpm_mult:Mult0 " "Instantiated megafunction \"pong:pong_game\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683326525594 ""}  } { { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683326525594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:pong_game\|lpm_mult:Mult0\|multcore:mult_core pong:pong_game\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pong:pong_game\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"pong:pong_game\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525614 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:pong_game\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder pong:pong_game\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pong:pong_game\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pong:pong_game\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:pong_game\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] pong:pong_game\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pong:pong_game\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"pong:pong_game\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mng " "Found entity 1: add_sub_mng" {  } { { "db/add_sub_mng.tdf" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/add_sub_mng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683326525704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326525704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pong:pong_game\|lpm_mult:Mult0\|altshift:external_latency_ffs pong:pong_game\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pong:pong_game\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pong:pong_game\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326525724 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pong:pong_game\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[9\] " "Synthesized away node \"pong:pong_game\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[9\]\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 202 -1 0 } } { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326525955 "|final_project|pong:pong_game|lpm_mult:Mult1|multcore:mult_core|decoder_node[1][9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pong:pong_game\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[9\] " "Synthesized away node \"pong:pong_game\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[9\]\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 201 -1 0 } } { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326525955 "|final_project|pong:pong_game|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1683326525955 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1683326525955 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683326526572 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683326526701 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683326526701 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683326526701 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683326526701 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683326526701 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683326526701 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683326526701 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 442 -1 0 } } { "Lab 62 provided files/pong.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv" 45 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 356 -1 0 } } { "db/ip/lab62_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 352 -1 0 } } { "db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" 243 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" 132 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_jtag_uart_0.v" 398 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v" 253 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/lab62_soc/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_timer_0.v" 181 -1 0 } } { "db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683326526731 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683326526731 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326529775 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326529775 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326529775 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326529775 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326529775 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326529775 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683326529775 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683326529775 "|final_project|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683326529775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326530049 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "316 " "316 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683326536029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683326536180 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683326536180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/output_files/lab62.map.smsg " "Generated suppressed messages file C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/output_files/lab62.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326536831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683326538410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683326538410 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Lab 62 provided files/final_project.sv" "" { Text "C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683326538844 "|final_project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683326538844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7736 " "Implemented 7736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683326538844 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683326538844 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683326538844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7287 " "Implemented 7287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683326538844 ""} { "Info" "ICUT_CUT_TM_RAMS" "302 " "Implemented 302 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683326538844 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683326538844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683326538844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5183 " "Peak virtual memory: 5183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683326538921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 17:42:18 2023 " "Processing ended: Fri May 05 17:42:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683326538921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683326538921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683326538921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683326538921 ""}
