\doxysection{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b\texorpdfstring{$<$}{<} MODULE, BUSWIDTH, TYPES, POL \texorpdfstring{$>$}{>}\+::bw\+\_\+process Class Reference}
\hypertarget{classtlm__utils_1_1simple__target__socket__b_1_1bw__process}{}\label{classtlm__utils_1_1simple__target__socket__b_1_1bw__process}\index{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process@{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process}}


Inheritance diagram for tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b\texorpdfstring{$<$}{<} MODULE, BUSWIDTH, TYPES, POL \texorpdfstring{$>$}{>}\+::bw\+\_\+process\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm__utils_1_1simple__target__socket__b_1_1bw__process__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b\texorpdfstring{$<$}{<} MODULE, BUSWIDTH, TYPES, POL \texorpdfstring{$>$}{>}\+::bw\+\_\+process\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm__utils_1_1simple__target__socket__b_1_1bw__process__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_a55b051b153c8f136a500ef8d749c42fa}{bw\+\_\+process}} (\mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b}{simple\+\_\+target\+\_\+socket\+\_\+b}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{p\+\_\+own}})
\item 
\mbox{\hyperlink{namespacetlm_adac10369502c45362dded44267fea971}{sync\+\_\+enum\+\_\+type}} \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_ad85edd54cc1b4822e1b5a5a19862ddf6}{nb\+\_\+transport\+\_\+bw}} (\mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_a5602f73176a03128128c314b4671178b}{transaction\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{trans}}, \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_a7d268470c3856d1371bfbd34f50bbd47}{phase\+\_\+type}} \&\mbox{\hyperlink{class_sysc_add__pv}{phase}}, \mbox{\hyperlink{classsc__core_1_1sc__time}{sc\+\_\+core\+::sc\+\_\+time}} \&t)
\item 
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_a877806fbc555819a4315b944b09ca7f4}{invalidate\+\_\+direct\+\_\+mem\+\_\+ptr}} (\mbox{\hyperlink{namespacesc__dt_a0e509e6e05abf63a5c3f08a342e4cd91}{sc\+\_\+dt\+::uint64}} s, \mbox{\hyperlink{namespacesc__dt_a0e509e6e05abf63a5c3f08a342e4cd91}{sc\+\_\+dt\+::uint64}} \mbox{\hyperlink{class_sysc_add__pv}{e}})
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b}{simple\+\_\+target\+\_\+socket\+\_\+b}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_ac15bdf1ef6cecd666f319f3609fcdb08}{m\+\_\+owner}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}


\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_a55b051b153c8f136a500ef8d749c42fa}\label{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_a55b051b153c8f136a500ef8d749c42fa} 
\index{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process@{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process}!bw\_process@{bw\_process}}
\index{bw\_process@{bw\_process}!tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process@{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process}}
\doxysubsubsection{\texorpdfstring{bw\_process()}{bw\_process()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{MODULE}} , \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{TYPES}} , \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{MODULE}}, \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{TYPES}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::bw\+\_\+process\+::bw\+\_\+process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b}{simple\+\_\+target\+\_\+socket\+\_\+b}} \texorpdfstring{$\ast$}{*}}]{p\+\_\+own }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



\doxysubsection{Member Function Documentation}
\Hypertarget{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_a877806fbc555819a4315b944b09ca7f4}\label{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_a877806fbc555819a4315b944b09ca7f4} 
\index{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process@{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process}!invalidate\_direct\_mem\_ptr@{invalidate\_direct\_mem\_ptr}}
\index{invalidate\_direct\_mem\_ptr@{invalidate\_direct\_mem\_ptr}!tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process@{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process}}
\doxysubsubsection{\texorpdfstring{invalidate\_direct\_mem\_ptr()}{invalidate\_direct\_mem\_ptr()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{MODULE}} , \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{TYPES}} , \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{MODULE}}, \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{TYPES}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::bw\+\_\+process\+::invalidate\+\_\+direct\+\_\+mem\+\_\+ptr (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacesc__dt_a0e509e6e05abf63a5c3f08a342e4cd91}{sc\+\_\+dt\+::uint64}}}]{s,  }\item[{\mbox{\hyperlink{namespacesc__dt_a0e509e6e05abf63a5c3f08a342e4cd91}{sc\+\_\+dt\+::uint64}}}]{e }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__bw__direct__mem__if_aaa1efc3defd487dc4be30e29dad7c5eb}{tlm\+::tlm\+\_\+bw\+\_\+direct\+\_\+mem\+\_\+if}}.

\Hypertarget{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_ad85edd54cc1b4822e1b5a5a19862ddf6}\label{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_ad85edd54cc1b4822e1b5a5a19862ddf6} 
\index{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process@{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process}!nb\_transport\_bw@{nb\_transport\_bw}}
\index{nb\_transport\_bw@{nb\_transport\_bw}!tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process@{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process}}
\doxysubsubsection{\texorpdfstring{nb\_transport\_bw()}{nb\_transport\_bw()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{MODULE}} , \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{TYPES}} , \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{namespacetlm_adac10369502c45362dded44267fea971}{sync\+\_\+enum\+\_\+type}} \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{MODULE}}, \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{TYPES}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::bw\+\_\+process\+::nb\+\_\+transport\+\_\+bw (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_a5602f73176a03128128c314b4671178b}{transaction\+\_\+type}} \&}]{trans,  }\item[{\mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b_a7d268470c3856d1371bfbd34f50bbd47}{phase\+\_\+type}} \&}]{phase,  }\item[{\mbox{\hyperlink{classsc__core_1_1sc__time}{sc\+\_\+core\+::sc\+\_\+time}} \&}]{t }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classtlm_1_1tlm__bw__nonblocking__transport__if_a3ec41ec9ff402632fae2d9a2c7f91022}{tlm\+::tlm\+\_\+bw\+\_\+nonblocking\+\_\+transport\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type, TYPES\+::tlm\+\_\+phase\+\_\+type $>$}}.



\doxysubsection{Member Data Documentation}
\Hypertarget{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_ac15bdf1ef6cecd666f319f3609fcdb08}\label{classtlm__utils_1_1simple__target__socket__b_1_1bw__process_ac15bdf1ef6cecd666f319f3609fcdb08} 
\index{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process@{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process}!m\_owner@{m\_owner}}
\index{m\_owner@{m\_owner}!tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process@{tlm\_utils::simple\_target\_socket\_b$<$ MODULE, BUSWIDTH, TYPES, POL $>$::bw\_process}}
\doxysubsubsection{\texorpdfstring{m\_owner}{m\_owner}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{MODULE}} , \mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{TYPES}} , \mbox{\hyperlink{namespacesc__core_ad08dd04b5b8f4cacc78c81516672e9eb}{sc\+\_\+core\+::sc\+\_\+port\+\_\+policy}} POL = sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND$>$ \\
\mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b}{simple\+\_\+target\+\_\+socket\+\_\+b}}\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classtlm__utils_1_1simple__target__socket__b}{tlm\+\_\+utils\+::simple\+\_\+target\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{MODULE}}, \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{TYPES}}, \mbox{\hyperlink{class_sysc_add__pv}{POL}} $>$\+::bw\+\_\+process\+::m\+\_\+owner\hspace{0.3cm}{\ttfamily [private]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+utils/\mbox{\hyperlink{simple__target__socket_8h}{simple\+\_\+target\+\_\+socket.\+h}}\end{DoxyCompactItemize}
