// Seed: 3304688355
module module_0;
  wire id_1;
  assign id_2 = 1;
  assign module_1.id_1 = 0;
  wire id_3;
  wire id_4;
  logic [7:0][1] id_5;
  wire id_6, id_7;
  wire id_8;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1
  );
  assign id_3 = id_3;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3
);
  assign id_5 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  parameter real id_5 = -1;
  id_6(
      -1
  );
  assign id_4 = id_2;
endmodule
