{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 13:36:39 2013 " "Info: Processing started: Fri May 03 13:36:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CCU -c CCU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CCU -c CCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CCU EP2SGX30DF780C3 " "Info: Automatically selected device EP2SGX30DF780C3 for design CCU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a6 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a5 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a4 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a7 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a3 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a2 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a1 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a0 " "Info: Atom \"lpm_ram_io:inst51\|altram:sram\|altsyncram:ram_block\|altsyncram_f3a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2SGX30CF780C3 " "Info: Device EP2SGX30CF780C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ F17 " "Info: Pin ~DATA0~ is reserved at location F17" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1660 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "Critical Warning: No exact pin location assignment(s) for 99 pins of 99 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DO\[7\] " "Info: Pin MEM_DO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DO[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 208 2592 2768 224 "MEM_DO\[7..0\]" "" } { 1000 1880 1961 1016 "MEM_DO\[7..0\]" "" } { 360 3072 3153 376 "MEM_DO\[7..0\]" "" } { 264 3072 3153 280 "MEM_DO\[7..0\]" "" } { 272 2432 2536 288 "MEM_DO\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DO\[6\] " "Info: Pin MEM_DO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DO[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 208 2592 2768 224 "MEM_DO\[7..0\]" "" } { 1000 1880 1961 1016 "MEM_DO\[7..0\]" "" } { 360 3072 3153 376 "MEM_DO\[7..0\]" "" } { 264 3072 3153 280 "MEM_DO\[7..0\]" "" } { 272 2432 2536 288 "MEM_DO\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 562 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DO\[5\] " "Info: Pin MEM_DO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DO[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 208 2592 2768 224 "MEM_DO\[7..0\]" "" } { 1000 1880 1961 1016 "MEM_DO\[7..0\]" "" } { 360 3072 3153 376 "MEM_DO\[7..0\]" "" } { 264 3072 3153 280 "MEM_DO\[7..0\]" "" } { 272 2432 2536 288 "MEM_DO\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 563 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DO\[4\] " "Info: Pin MEM_DO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DO[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 208 2592 2768 224 "MEM_DO\[7..0\]" "" } { 1000 1880 1961 1016 "MEM_DO\[7..0\]" "" } { 360 3072 3153 376 "MEM_DO\[7..0\]" "" } { 264 3072 3153 280 "MEM_DO\[7..0\]" "" } { 272 2432 2536 288 "MEM_DO\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 564 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DO\[3\] " "Info: Pin MEM_DO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DO[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 208 2592 2768 224 "MEM_DO\[7..0\]" "" } { 1000 1880 1961 1016 "MEM_DO\[7..0\]" "" } { 360 3072 3153 376 "MEM_DO\[7..0\]" "" } { 264 3072 3153 280 "MEM_DO\[7..0\]" "" } { 272 2432 2536 288 "MEM_DO\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 565 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DO\[2\] " "Info: Pin MEM_DO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DO[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 208 2592 2768 224 "MEM_DO\[7..0\]" "" } { 1000 1880 1961 1016 "MEM_DO\[7..0\]" "" } { 360 3072 3153 376 "MEM_DO\[7..0\]" "" } { 264 3072 3153 280 "MEM_DO\[7..0\]" "" } { 272 2432 2536 288 "MEM_DO\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 566 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DO\[1\] " "Info: Pin MEM_DO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DO[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 208 2592 2768 224 "MEM_DO\[7..0\]" "" } { 1000 1880 1961 1016 "MEM_DO\[7..0\]" "" } { 360 3072 3153 376 "MEM_DO\[7..0\]" "" } { 264 3072 3153 280 "MEM_DO\[7..0\]" "" } { 272 2432 2536 288 "MEM_DO\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 567 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DO\[0\] " "Info: Pin MEM_DO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DO[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 208 2592 2768 224 "MEM_DO\[7..0\]" "" } { 1000 1880 1961 1016 "MEM_DO\[7..0\]" "" } { 360 3072 3153 376 "MEM_DO\[7..0\]" "" } { 264 3072 3153 280 "MEM_DO\[7..0\]" "" } { 272 2432 2536 288 "MEM_DO\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 568 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem-data\[7\] " "Info: Pin mem-data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem-data[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 128 1272 1448 144 "mem-data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem-data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem-data\[6\] " "Info: Pin mem-data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem-data[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 128 1272 1448 144 "mem-data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem-data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem-data\[5\] " "Info: Pin mem-data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem-data[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 128 1272 1448 144 "mem-data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem-data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem-data\[4\] " "Info: Pin mem-data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem-data[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 128 1272 1448 144 "mem-data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem-data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem-data\[3\] " "Info: Pin mem-data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem-data[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 128 1272 1448 144 "mem-data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem-data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem-data\[2\] " "Info: Pin mem-data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem-data[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 128 1272 1448 144 "mem-data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem-data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem-data\[1\] " "Info: Pin mem-data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem-data[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 128 1272 1448 144 "mem-data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem-data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem-data\[0\] " "Info: Pin mem-data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem-data[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 128 1272 1448 144 "mem-data\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem-data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[7\] " "Info: Pin mem_adr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_adr[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 56 2192 2368 72 "mem_adr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_adr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[6\] " "Info: Pin mem_adr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_adr[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 56 2192 2368 72 "mem_adr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_adr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[5\] " "Info: Pin mem_adr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_adr[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 56 2192 2368 72 "mem_adr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_adr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[4\] " "Info: Pin mem_adr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_adr[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 56 2192 2368 72 "mem_adr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_adr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[3\] " "Info: Pin mem_adr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_adr[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 56 2192 2368 72 "mem_adr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_adr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[2\] " "Info: Pin mem_adr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_adr[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 56 2192 2368 72 "mem_adr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_adr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[1\] " "Info: Pin mem_adr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_adr[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 56 2192 2368 72 "mem_adr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_adr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[0\] " "Info: Pin mem_adr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_adr[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 56 2192 2368 72 "mem_adr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_adr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MW_out " "Info: Pin MW_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MW_out } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 328 2456 2632 344 "MW_out" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MW_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 658 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sno " "Info: Pin sno not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { sno } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 832 3312 3488 848 "sno" "" } { 480 3248 3296 496 "sno" "" } { 944 128 200 960 "sno" "" } { 704 3072 3120 720 "sno" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sno } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { -16 688 864 0 "PC\[7..0\]" "" } { 104 456 704 120 "PC\[7..0\]" "" } { 688 2552 2632 704 "PC\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 573 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { -16 688 864 0 "PC\[7..0\]" "" } { 104 456 704 120 "PC\[7..0\]" "" } { 688 2552 2632 704 "PC\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 574 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { -16 688 864 0 "PC\[7..0\]" "" } { 104 456 704 120 "PC\[7..0\]" "" } { 688 2552 2632 704 "PC\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 575 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { -16 688 864 0 "PC\[7..0\]" "" } { 104 456 704 120 "PC\[7..0\]" "" } { 688 2552 2632 704 "PC\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 576 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { -16 688 864 0 "PC\[7..0\]" "" } { 104 456 704 120 "PC\[7..0\]" "" } { 688 2552 2632 704 "PC\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 577 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { -16 688 864 0 "PC\[7..0\]" "" } { 104 456 704 120 "PC\[7..0\]" "" } { 688 2552 2632 704 "PC\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 578 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { -16 688 864 0 "PC\[7..0\]" "" } { 104 456 704 120 "PC\[7..0\]" "" } { 688 2552 2632 704 "PC\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 579 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { -16 688 864 0 "PC\[7..0\]" "" } { 104 456 704 120 "PC\[7..0\]" "" } { 688 2552 2632 704 "PC\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 580 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR_out " "Info: Pin MR_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MR_out } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 408 2336 2512 424 "MR_out" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MR_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 673 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_END_TEST " "Info: Pin OP_END_TEST not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_END_TEST } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 504 2256 2432 520 "OP_END_TEST" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_END_TEST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 674 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SKO_test " "Info: Pin SKO_test not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SKO_test } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 648 3432 3608 664 "SKO_test" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SKO_test } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data0\[7\] " "Info: Pin data0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data0[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 80 1392 1568 96 "data0\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 581 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data0\[6\] " "Info: Pin data0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data0[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 80 1392 1568 96 "data0\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 582 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data0\[5\] " "Info: Pin data0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data0[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 80 1392 1568 96 "data0\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 583 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data0\[4\] " "Info: Pin data0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data0[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 80 1392 1568 96 "data0\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 584 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data0\[3\] " "Info: Pin data0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data0[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 80 1392 1568 96 "data0\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 585 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data0\[2\] " "Info: Pin data0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data0[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 80 1392 1568 96 "data0\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 586 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data0\[1\] " "Info: Pin data0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data0[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 80 1392 1568 96 "data0\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 587 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data0\[0\] " "Info: Pin data0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data0[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 80 1392 1568 96 "data0\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data1\[7\] " "Info: Pin data1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data1[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 456 1440 1616 472 "data1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data1\[6\] " "Info: Pin data1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data1[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 456 1440 1616 472 "data1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data1\[5\] " "Info: Pin data1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data1[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 456 1440 1616 472 "data1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data1\[4\] " "Info: Pin data1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data1[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 456 1440 1616 472 "data1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 592 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data1\[3\] " "Info: Pin data1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data1[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 456 1440 1616 472 "data1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 593 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data1\[2\] " "Info: Pin data1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data1[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 456 1440 1616 472 "data1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 594 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data1\[1\] " "Info: Pin data1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data1[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 456 1440 1616 472 "data1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 595 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data1\[0\] " "Info: Pin data1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data1[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 456 1440 1616 472 "data1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 596 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[7\] " "Info: Pin data2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data2[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 552 1440 1616 568 "data2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 597 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[6\] " "Info: Pin data2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data2[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 552 1440 1616 568 "data2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 598 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[5\] " "Info: Pin data2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data2[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 552 1440 1616 568 "data2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 599 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[4\] " "Info: Pin data2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data2[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 552 1440 1616 568 "data2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 600 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[3\] " "Info: Pin data2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data2[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 552 1440 1616 568 "data2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[2\] " "Info: Pin data2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data2[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 552 1440 1616 568 "data2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[1\] " "Info: Pin data2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data2[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 552 1440 1616 568 "data2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[0\] " "Info: Pin data2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data2[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 552 1440 1616 568 "data2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3\[7\] " "Info: Pin data3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data3[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 648 1440 1616 664 "data3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3\[6\] " "Info: Pin data3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data3[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 648 1440 1616 664 "data3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3\[5\] " "Info: Pin data3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data3[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 648 1440 1616 664 "data3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3\[4\] " "Info: Pin data3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data3[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 648 1440 1616 664 "data3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3\[3\] " "Info: Pin data3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data3[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 648 1440 1616 664 "data3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3\[2\] " "Info: Pin data3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data3[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 648 1440 1616 664 "data3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3\[1\] " "Info: Pin data3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data3[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 648 1440 1616 664 "data3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data3\[0\] " "Info: Pin data3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data3[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 648 1440 1616 664 "data3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[7\] " "Info: Pin OP1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 296 3368 3544 312 "OP1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[6\] " "Info: Pin OP1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 296 3368 3544 312 "OP1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[5\] " "Info: Pin OP1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 296 3368 3544 312 "OP1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[4\] " "Info: Pin OP1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 296 3368 3544 312 "OP1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[3\] " "Info: Pin OP1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 296 3368 3544 312 "OP1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[2\] " "Info: Pin OP1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 296 3368 3544 312 "OP1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 634 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[1\] " "Info: Pin OP1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 296 3368 3544 312 "OP1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 635 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[0\] " "Info: Pin OP1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 296 3368 3544 312 "OP1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[7\] " "Info: Pin OP2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP2[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 392 3360 3536 408 "OP2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[6\] " "Info: Pin OP2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP2[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 392 3360 3536 408 "OP2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[5\] " "Info: Pin OP2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP2[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 392 3360 3536 408 "OP2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 639 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[4\] " "Info: Pin OP2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP2[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 392 3360 3536 408 "OP2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 640 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[3\] " "Info: Pin OP2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP2[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 392 3360 3536 408 "OP2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 641 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[2\] " "Info: Pin OP2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP2[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 392 3360 3536 408 "OP2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 642 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[1\] " "Info: Pin OP2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP2[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 392 3360 3536 408 "OP2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 643 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP2\[0\] " "Info: Pin OP2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP2[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 392 3360 3536 408 "OP2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 644 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[7\] " "Info: Pin RESULT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[7] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 632 3432 3608 648 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 645 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[6\] " "Info: Pin RESULT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[6] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 632 3432 3608 648 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 646 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[5\] " "Info: Pin RESULT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[5] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 632 3432 3608 648 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[4\] " "Info: Pin RESULT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[4] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 632 3432 3608 648 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[3\] " "Info: Pin RESULT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[3] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 632 3432 3608 648 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 649 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[2\] " "Info: Pin RESULT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 632 3432 3608 648 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 650 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[1\] " "Info: Pin RESULT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 632 3432 3608 648 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 651 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[0\] " "Info: Pin RESULT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 632 3432 3608 648 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 652 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ST_out\[1\] " "Info: Pin ST_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ST_out[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 1088 560 736 1104 "ST_out\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 653 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ST_out\[0\] " "Info: Pin ST_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ST_out[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 1088 560 736 1104 "ST_out\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 654 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_out\[2\] " "Info: Pin W_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { W_out[2] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 720 624 800 736 "W_out\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_out\[1\] " "Info: Pin W_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { W_out[1] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 720 624 800 736 "W_out\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 656 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_out\[0\] " "Info: Pin W_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { W_out[0] } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 720 624 800 736 "W_out\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 657 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 352 -264 -96 368 "clk" "" } { 344 -96 -40 360 "clk" "" } { 104 256 312 120 "clk" "" } { 488 272 328 504 "clk" "" } { 904 280 336 920 "clk" "" } { 632 1200 1256 648 "clk" "" } { 536 1200 1256 552 "clk" "" } { 440 1200 1256 456 "clk" "" } { 320 1200 1256 336 "clk" "" } { 120 648 704 136 "clk" "" } { 272 2144 2184 288 "clk" "" } { 280 3112 3152 296 "clk" "" } { 376 3112 3152 392 "clk" "" } { 864 2640 2696 880 "clk" "" } { 944 3064 3136 960 "clk" "" } { 1040 3064 3136 1056 "clk" "" } { 688 3072 3144 704 "clk" "" } { 1064 2456 2512 1080 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 660 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN U26 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN U26 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 352 -264 -96 368 "clk" "" } { 344 -96 -40 360 "clk" "" } { 104 256 312 120 "clk" "" } { 488 272 328 504 "clk" "" } { 904 280 336 920 "clk" "" } { 632 1200 1256 648 "clk" "" } { 536 1200 1256 552 "clk" "" } { 440 1200 1256 456 "clk" "" } { 320 1200 1256 336 "clk" "" } { 120 648 704 136 "clk" "" } { 272 2144 2184 288 "clk" "" } { 280 3112 3152 296 "clk" "" } { 376 3112 3152 392 "clk" "" } { 864 2640 2696 880 "clk" "" } { 944 3064 3136 960 "clk" "" } { 1040 3064 3136 1056 "clk" "" } { 688 3072 3144 704 "clk" "" } { 1064 2456 2512 1080 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 660 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 3.3V 0 98 0 " "Info: Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 0 input, 98 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 55 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 68 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 62 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 54 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "13 does not use undetermined 0 0 " "Info: I/O bank number 13 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "14 does not use undetermined 0 0 " "Info: I/O bank number 14 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.560 ns register memory " "Info: Estimated most critical path is register to memory delay of 5.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter6:inst26\|lpm_counter:lpm_counter_component\|cntr_21j:auto_generated\|safe_q\[0\] 1 REG LAB_X26_Y15 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y15; Fanout = 19; REG Node = 'lpm_counter6:inst26\|lpm_counter:lpm_counter_component\|cntr_21j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter6:inst26|lpm_counter:lpm_counter_component|cntr_21j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_21j.tdf" "" { Text "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/db/cntr_21j.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.272 ns) 0.496 ns inst104~0 2 COMB LAB_X25_Y15 9 " "Info: 2: + IC(0.224 ns) + CELL(0.272 ns) = 0.496 ns; Loc. = LAB_X25_Y15; Fanout = 9; COMB Node = 'inst104~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { lpm_counter6:inst26|lpm_counter:lpm_counter_component|cntr_21j:auto_generated|safe_q[0] inst104~0 } "NODE_NAME" } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 720 1872 1936 768 "inst104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 0.897 ns inst63 3 COMB LAB_X25_Y15 14 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 0.897 ns; Loc. = LAB_X25_Y15; Fanout = 14; COMB Node = 'inst63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { inst104~0 inst63 } "NODE_NAME" } } { "CCU.bdf" "" { Schematic "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/CCU.bdf" { { 1096 1376 1440 1144 "inst63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.298 ns RONs_A\[3\]~0 4 COMB LAB_X25_Y15 4 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.298 ns; Loc. = LAB_X25_Y15; Fanout = 4; COMB Node = 'RONs_A\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { inst63 RONs_A[3]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.699 ns RONs_A\[0\]~3 5 COMB LAB_X25_Y15 36 " "Info: 5: + IC(0.247 ns) + CELL(0.154 ns) = 1.699 ns; Loc. = LAB_X25_Y15; Fanout = 36; COMB Node = 'RONs_A\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { RONs_A[3]~0 RONs_A[0]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.053 ns) 2.747 ns RONs:inst16\|lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_sde:auto_generated\|l2_w2_n2_mux_dataout~0 6 COMB LAB_X25_Y20 2 " "Info: 6: + IC(0.995 ns) + CELL(0.053 ns) = 2.747 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'RONs:inst16\|lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_sde:auto_generated\|l2_w2_n2_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { RONs_A[0]~3 RONs:inst16|lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_sde:auto_generated|l2_w2_n2_mux_dataout~0 } "NODE_NAME" } } { "db/mux_sde.tdf" "" { Text "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/db/mux_sde.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 3.148 ns RONs:inst16\|lpm_bustri1:inst27\|lpm_bustri:lpm_bustri_component\|dout\[2\]~6 7 COMB LAB_X25_Y20 4 " "Info: 7: + IC(0.348 ns) + CELL(0.053 ns) = 3.148 ns; Loc. = LAB_X25_Y20; Fanout = 4; COMB Node = 'RONs:inst16\|lpm_bustri1:inst27\|lpm_bustri:lpm_bustri_component\|dout\[2\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { RONs:inst16|lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_sde:auto_generated|l2_w2_n2_mux_dataout~0 RONs:inst16|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.516 ns) 4.267 ns parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[2\]~10 8 COMB LAB_X26_Y19 2 " "Info: 8: + IC(0.603 ns) + CELL(0.516 ns) = 4.267 ns; Loc. = LAB_X26_Y19; Fanout = 2; COMB Node = 'parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[2\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { RONs:inst16|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]~6 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[2]~10 } "NODE_NAME" } } { "db/par_add_11f.tdf" "" { Text "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/db/par_add_11f.tdf" 30 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.302 ns parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[3\]~14 9 COMB LAB_X26_Y19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 4.302 ns; Loc. = LAB_X26_Y19; Fanout = 2; COMB Node = 'parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[3\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[2]~10 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[3]~14 } "NODE_NAME" } } { "db/par_add_11f.tdf" "" { Text "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/db/par_add_11f.tdf" 30 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.337 ns parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[4\]~18 10 COMB LAB_X26_Y19 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 4.337 ns; Loc. = LAB_X26_Y19; Fanout = 2; COMB Node = 'parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[4\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[3]~14 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[4]~18 } "NODE_NAME" } } { "db/par_add_11f.tdf" "" { Text "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/db/par_add_11f.tdf" 30 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.372 ns parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[5\]~22 11 COMB LAB_X26_Y19 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 4.372 ns; Loc. = LAB_X26_Y19; Fanout = 2; COMB Node = 'parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[5\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[4]~18 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[5]~22 } "NODE_NAME" } } { "db/par_add_11f.tdf" "" { Text "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/db/par_add_11f.tdf" 30 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.407 ns parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[6\]~26 12 COMB LAB_X26_Y19 1 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 4.407 ns; Loc. = LAB_X26_Y19; Fanout = 1; COMB Node = 'parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[6\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[5]~22 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[6]~26 } "NODE_NAME" } } { "db/par_add_11f.tdf" "" { Text "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/db/par_add_11f.tdf" 30 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.532 ns parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[7\]~29 13 COMB LAB_X26_Y19 1 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 4.532 ns; Loc. = LAB_X26_Y19; Fanout = 1; COMB Node = 'parallel_add0:inst65\|parallel_add:parallel_add_component\|par_add_11f:auto_generated\|add1_result\[7\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[6]~26 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[7]~29 } "NODE_NAME" } } { "db/par_add_11f.tdf" "" { Text "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/db/par_add_11f.tdf" 30 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 4.933 ns lpm_bustri1:inst74\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10 14 COMB LAB_X26_Y19 9 " "Info: 14: + IC(0.129 ns) + CELL(0.272 ns) = 4.933 ns; Loc. = LAB_X26_Y19; Fanout = 9; COMB Node = 'lpm_bustri1:inst74\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[7]~29 lpm_bustri1:inst74|lpm_bustri:lpm_bustri_component|dout[7]~10 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.131 ns) 5.560 ns lpm_ram_io:inst50\|altram:sram\|altsyncram:ram_block\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg7 15 MEM M4K_X27_Y19 1 " "Info: 15: + IC(0.496 ns) + CELL(0.131 ns) = 5.560 ns; Loc. = M4K_X27_Y19; Fanout = 1; MEM Node = 'lpm_ram_io:inst50\|altram:sram\|altsyncram:ram_block\|altsyncram_ho91:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { lpm_bustri1:inst74|lpm_bustri:lpm_bustri_component|dout[7]~10 lpm_ram_io:inst50|altram:sram|altsyncram:ram_block|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_ho91.tdf" "" { Text "C:/Users/Alukar/Dropbox/26/Курсовой СИФО В25/CCU_ALU_RONs_Stack/db/altsyncram_ho91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.024 ns ( 36.40 % ) " "Info: Total cell delay = 2.024 ns ( 36.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.536 ns ( 63.60 % ) " "Info: Total interconnect delay = 3.536 ns ( 63.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.560 ns" { lpm_counter6:inst26|lpm_counter:lpm_counter_component|cntr_21j:auto_generated|safe_q[0] inst104~0 inst63 RONs_A[3]~0 RONs_A[0]~3 RONs:inst16|lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_sde:auto_generated|l2_w2_n2_mux_dataout~0 RONs:inst16|lpm_bustri1:inst27|lpm_bustri:lpm_bustri_component|dout[2]~6 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[2]~10 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[3]~14 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[4]~18 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[5]~22 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[6]~26 parallel_add0:inst65|parallel_add:parallel_add_component|par_add_11f:auto_generated|add1_result[7]~29 lpm_bustri1:inst74|lpm_bustri:lpm_bustri_component|dout[7]~10 lpm_ram_io:inst50|altram:sram|altsyncram:ram_block|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y12 X24_Y24 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y12 to location X24_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "98 " "Warning: Found 98 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DO\[7\] 0 " "Info: Pin \"MEM_DO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DO\[6\] 0 " "Info: Pin \"MEM_DO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DO\[5\] 0 " "Info: Pin \"MEM_DO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DO\[4\] 0 " "Info: Pin \"MEM_DO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DO\[3\] 0 " "Info: Pin \"MEM_DO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DO\[2\] 0 " "Info: Pin \"MEM_DO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DO\[1\] 0 " "Info: Pin \"MEM_DO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DO\[0\] 0 " "Info: Pin \"MEM_DO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem-data\[7\] 0 " "Info: Pin \"mem-data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem-data\[6\] 0 " "Info: Pin \"mem-data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem-data\[5\] 0 " "Info: Pin \"mem-data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem-data\[4\] 0 " "Info: Pin \"mem-data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem-data\[3\] 0 " "Info: Pin \"mem-data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem-data\[2\] 0 " "Info: Pin \"mem-data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem-data\[1\] 0 " "Info: Pin \"mem-data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem-data\[0\] 0 " "Info: Pin \"mem-data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_adr\[7\] 0 " "Info: Pin \"mem_adr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_adr\[6\] 0 " "Info: Pin \"mem_adr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_adr\[5\] 0 " "Info: Pin \"mem_adr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_adr\[4\] 0 " "Info: Pin \"mem_adr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_adr\[3\] 0 " "Info: Pin \"mem_adr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_adr\[2\] 0 " "Info: Pin \"mem_adr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_adr\[1\] 0 " "Info: Pin \"mem_adr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_adr\[0\] 0 " "Info: Pin \"mem_adr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MW_out 0 " "Info: Pin \"MW_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sno 0 " "Info: Pin \"sno\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Info: Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Info: Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Info: Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MR_out 0 " "Info: Pin \"MR_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_END_TEST 0 " "Info: Pin \"OP_END_TEST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SKO_test 0 " "Info: Pin \"SKO_test\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[7\] 0 " "Info: Pin \"data0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[6\] 0 " "Info: Pin \"data0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[5\] 0 " "Info: Pin \"data0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[4\] 0 " "Info: Pin \"data0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[3\] 0 " "Info: Pin \"data0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[2\] 0 " "Info: Pin \"data0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[1\] 0 " "Info: Pin \"data0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data0\[0\] 0 " "Info: Pin \"data0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[7\] 0 " "Info: Pin \"data1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[6\] 0 " "Info: Pin \"data1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[5\] 0 " "Info: Pin \"data1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[4\] 0 " "Info: Pin \"data1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[3\] 0 " "Info: Pin \"data1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[2\] 0 " "Info: Pin \"data1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[1\] 0 " "Info: Pin \"data1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data1\[0\] 0 " "Info: Pin \"data1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[7\] 0 " "Info: Pin \"data2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[6\] 0 " "Info: Pin \"data2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[5\] 0 " "Info: Pin \"data2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[4\] 0 " "Info: Pin \"data2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[3\] 0 " "Info: Pin \"data2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[2\] 0 " "Info: Pin \"data2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[1\] 0 " "Info: Pin \"data2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[0\] 0 " "Info: Pin \"data2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[7\] 0 " "Info: Pin \"data3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[6\] 0 " "Info: Pin \"data3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[5\] 0 " "Info: Pin \"data3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[4\] 0 " "Info: Pin \"data3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[3\] 0 " "Info: Pin \"data3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[2\] 0 " "Info: Pin \"data3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[1\] 0 " "Info: Pin \"data3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data3\[0\] 0 " "Info: Pin \"data3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[7\] 0 " "Info: Pin \"OP1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[6\] 0 " "Info: Pin \"OP1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[5\] 0 " "Info: Pin \"OP1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[4\] 0 " "Info: Pin \"OP1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[3\] 0 " "Info: Pin \"OP1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[2\] 0 " "Info: Pin \"OP1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[1\] 0 " "Info: Pin \"OP1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[0\] 0 " "Info: Pin \"OP1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[7\] 0 " "Info: Pin \"OP2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[6\] 0 " "Info: Pin \"OP2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[5\] 0 " "Info: Pin \"OP2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[4\] 0 " "Info: Pin \"OP2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[3\] 0 " "Info: Pin \"OP2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[2\] 0 " "Info: Pin \"OP2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[1\] 0 " "Info: Pin \"OP2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP2\[0\] 0 " "Info: Pin \"OP2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[7\] 0 " "Info: Pin \"RESULT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[6\] 0 " "Info: Pin \"RESULT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[5\] 0 " "Info: Pin \"RESULT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[4\] 0 " "Info: Pin \"RESULT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[3\] 0 " "Info: Pin \"RESULT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[2\] 0 " "Info: Pin \"RESULT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[1\] 0 " "Info: Pin \"RESULT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[0\] 0 " "Info: Pin \"RESULT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ST_out\[1\] 0 " "Info: Pin \"ST_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ST_out\[0\] 0 " "Info: Pin \"ST_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_out\[2\] 0 " "Info: Pin \"W_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_out\[1\] 0 " "Info: Pin \"W_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_out\[0\] 0 " "Info: Pin \"W_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 13:36:55 2013 " "Info: Processing ended: Fri May 03 13:36:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
