// INTEL TOP SECRET
// Copyright 2014 Intel Corporation. All Rights Reserved.
//
<% use security; %>
<% my %Security_Props = security::GetSecurityInfo(); %>

reg wcm_ip_r {
  Security_PolicyGroup     = <%=$Security_Props{'MBY_PG1'}%>;
  Security_ReadAccess_Str  = <%=$Security_Props{'MBY_PG1_RAC_AGENTS'}%>;
  Security_WriteAccess_Str = <%=$Security_Props{'MBY_PG1_WAC_AGENTS'}%>;
  shared;
  name = "WCM IP register";
  desc = "WCM Interrupt Pending Register";
  regwidth = 64;
  accesswidth = 64;
  field {
    AccessType = "RW/1C/V";
    desc = "
            Interrupt pending bits, for correctable errors set in HASH_ENTRY_RAM[0..1][0..1] registers
           ";
    ValRandomize = true;
  } HASH_ENTRY_RAM_C_ERR[15:12] = 4'h0;
  field {
    AccessType = "RW/1C/V";
    desc = "
            Interrupt pending bits, for uncorrectable errors set in HASH_ENTRY_RAM[0..1][0..1] registers
           ";
    ValRandomize = true;
  } HASH_ENTRY_RAM_U_ERR[11:8] = 4'h0;
  field {
    AccessType = "RW/1C/V";
    desc = "
            Interrupt pending bits, for errors set in FGHASH_SHELL_CTL[0..2] registers
           ";
    ValRandomize = true;
  } FGHASH_ERR[7:5] = 3'h0;
  field {
    AccessType = "RW/1C/V";
    desc = "
            Interrupt pending bits, for errors set in FGRP_SHELL_CTL[0..2] registers
           ";
    ValRandomize = true;
  } FGRP_ERR[4:2] = 3'h0;
  field {
    AccessType = "RW/1C/V";
    desc = "
            Interrupt pending bit, for error set in WCM_SWEEPER/WCM_SWEEP_ERR register.
           ";
    ValRandomize = true;
  } TCAM_SWEEP_ERR[1:1] = 1'h0;
  field {
    AccessType = "RW/1C/V";
    desc = "
            Interrupt pending bit, for error set in FCMN_SHELL_CTL register.
           ";
    ValRandomize = true;
  } FCMN_SHELL_CTRL_ERR[0:0] = 1'h0;
};

reg wcm_im_r {
  Security_PolicyGroup     = <%=$Security_Props{'MBY_PG1'}%>;
  Security_ReadAccess_Str  = <%=$Security_Props{'MBY_PG1_RAC_AGENTS'}%>;
  Security_WriteAccess_Str = <%=$Security_Props{'MBY_PG1_WAC_AGENTS'}%>;
  shared;
  name = "WCM IM register";
  desc = "Selects WCM Interrupt Mask Bits";
  regwidth = 64;
  accesswidth = 64;

  field {
    AccessType = "RW";
    desc = "
            Interrupt mask bits, for correctable errors set in HASH_ENTRY_RAM[0..1][0..1] registers
           ";
    ValRandomize = true;
  } HASH_ENTRY_RAM_C_ERR[15:12] = 4'h0;
  field {
    AccessType = "RW";
    desc = "
            Interrupt mask bits, for uncorrectable errors set in HASH_ENTRY_RAM[0..1][0..1] registers
           ";
    ValRandomize = true;
  } HASH_ENTRY_RAM_U_ERR[11:8] = 4'h0;
  field {
    AccessType = "RW";
    desc = "
            Interrupt mask bits, for errors set in FGHASH_SHELL_CTL[0..2] registers
           ";
    ValRandomize = true;
  } FGHASH_ERR[7:5] = 3'h0;
  field {
    AccessType = "RW";
    desc = "
            Interrupt mask bits, for errors set in FGRP_SHELL_CTL[0..2] registers
           ";
    ValRandomize = true;
  } FGRP_ERR[4:2] = 3'h0;
  field {
    AccessType = "RW";
    desc = "
            Interrupt mask bit, for error set in WCM_SWEEPER/WCM_SWEEP_ERR register.
           ";
    ValRandomize = true;
  } TCAM_SWEEP_ERR[1:1] = 1'h0;
  field {
    AccessType = "RW";
    desc = "
            Interrupt mask bit, for error set in FCMN_SHELL_CTL register.
           ";
    ValRandomize = true;
  } FCMN_SHELL_CTRL_ERR[0:0] = 1'h0;
};

addrmap mby_ppe_wcm_misc_map {
  name = "wcm_misc";
  desc = "Miscellaneous Registers in WCM";
  addressing = fullalign;
  Space = "MSG";
  Opcode = "MEM-SB";
  No_IOSF_Primary=true;

  wcm_ip_r                              WCM_IP                              @0x00000;
  wcm_im_r                              WCM_IM                              @0x00008;
};
