

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed May 26 17:19:06 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.60|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3959|  3959|  3960|  3960|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_148  |dct_2d  |  3668|  3668|  3668|  3668|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      1|     209|    605|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    149|
|Register         |        -|      -|      69|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      1|     278|    874|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_2d_fu_148  |dct_2d  |        3|      1|  209|  605|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        3|      1|  209|  605|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_277_p2           |     +    |      0|  0|  13|           4|           1|
    |c_fu_202_p2             |     +    |      0|  0|  13|           4|           1|
    |r_1_fu_237_p2           |     +    |      0|  0|  13|           4|           1|
    |r_fu_162_p2             |     +    |      0|  0|  13|           4|           1|
    |tmp_22_fu_222_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp_23_fu_287_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp_4_i_fu_297_p2       |     +    |      0|  0|  15|           6|           6|
    |tmp_9_i_fu_208_p2       |     +    |      0|  0|  15|           6|           6|
    |exitcond1_i3_fu_231_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond1_i_fu_156_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i7_fu_271_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_196_p2    |   icmp   |      0|  0|   2|           4|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 120|          60|          52|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |buf_2d_in_address0   |  15|          3|    6|         18|
    |buf_2d_in_ce0        |  15|          3|    1|          3|
    |buf_2d_out_address0  |  15|          3|    6|         18|
    |buf_2d_out_ce0       |  15|          3|    1|          3|
    |buf_2d_out_we0       |   9|          2|    1|          2|
    |c_i6_reg_137         |   9|          2|    4|          8|
    |c_i_reg_115          |   9|          2|    4|          8|
    |r_i2_reg_126         |   9|          2|    4|          8|
    |r_i_reg_104          |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 149|         31|   32|         85|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  8|   0|    8|          0|
    |ap_reg_grp_dct_2d_fu_148_ap_start  |  1|   0|    1|          0|
    |c_1_reg_363                        |  4|   0|    4|          0|
    |c_i6_reg_137                       |  4|   0|    4|          0|
    |c_i_reg_115                        |  4|   0|    4|          0|
    |c_reg_327                          |  4|   0|    4|          0|
    |r_1_reg_345                        |  4|   0|    4|          0|
    |r_i2_reg_126                       |  4|   0|    4|          0|
    |r_i_reg_104                        |  4|   0|    4|          0|
    |r_reg_309                          |  4|   0|    4|          0|
    |tmp_1_i5_reg_355                   |  3|   0|    6|          3|
    |tmp_22_reg_337                     |  8|   0|    8|          0|
    |tmp_33_cast_reg_319                |  4|   0|    8|          4|
    |tmp_35_cast_reg_350                |  4|   0|    8|          4|
    |tmp_4_i_reg_373                    |  6|   0|    6|          0|
    |tmp_i_reg_314                      |  3|   0|    6|          3|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 69|   0|   83|         14|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

