/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_vip1_0_0.h $
 * $brcm_Revision: Hydra_Software_Devel/4 $
 * $brcm_Date: 9/4/12 10:40a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Sep  4 08:59:50 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/include/7435/rdb/a0/bchp_vice2_vip1_0_0.h $
 * 
 * Hydra_Software_Devel/4   9/4/12 10:40a vanessah
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_VIP1_0_0_H__
#define BCHP_VICE2_VIP1_0_0_H__

/***************************************************************************
 *VICE2_VIP1_0_0 - Video Input Processing 1 Registers 0 0
 ***************************************************************************/
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL           0x00703800 /* VIP FW Control */
#define BCHP_VICE2_VIP1_0_0_CONFIG               0x00703804 /* VIP Configure */
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE   0x00703808 /* Current Expected Input Picture Size */
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE  0x0070380c /* Current Picture Size */
#define BCHP_VICE2_VIP1_0_0_LUMA_ADDR            0x00703810 /* Current Picture Luma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY            0x00703814 /* Current Picture Luma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP1_0_0_2H1V_ADDR            0x00703818 /* Current Picture 2:1 Decimated Luma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY            0x0070381c /* Current Picture 2:1 Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP1_0_0_2H2V_ADDR            0x00703820 /* Current Picture 4:1 Decimated Luma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY            0x00703824 /* Current Picture 4:1 Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_ADDR      0x00703828 /* Current Picture 420 Chroma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY      0x0070382c /* Current Picture 420 Chroma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_ADDR    0x00703830 /* Current Picture Shifted Chroma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY    0x00703834 /* Current Picture Shifted Chroma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP1_0_0_PCC_LUMA_ADDR        0x00703838 /* Previous Picture Frame/Top/Bottom Buffer Address for PCC */
#define BCHP_VICE2_VIP1_0_0_HIST_LUMA_ADDR       0x0070383c /* Previous Picture Frame/Top/Bottom Buffer Address for Histogram */
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE       0x00703840 /* PCC Line Range */
#define BCHP_VICE2_VIP1_0_0_PCC_CORE_VALUE       0x00703844 /* PCC Core Value */
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE      0x00703848 /* Histogram Line Range */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0     0x0070384c /* Histogram Threshold 0~1 and SCAD Core Value */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1     0x00703850 /* Histogram Threshold 2~4 */
#define BCHP_VICE2_VIP1_0_0_BVB_PADDING_DATA     0x00703854 /* BVB PADDING DATA */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR     0x00703858 /* BVB Status Clear */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS           0x0070385c /* BVB Status */
#define BCHP_VICE2_VIP1_0_0_SCRATCH              0x00703860 /* Scratch Register */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_0        0x00703864 /* Histogram Status 0 */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_1        0x00703868 /* Histogram Status 1 */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_2        0x0070386c /* Histogram Status 2 */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_3        0x00703870 /* Histogram Status 3 */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_4        0x00703874 /* Histogram Status 4 */
#define BCHP_VICE2_VIP1_0_0_SCAD_STATUS          0x00703878 /* SCAD Status */
#define BCHP_VICE2_VIP1_0_0_SINGLE_PCC_STATUS    0x0070387c /* PCC Status 0 */
#define BCHP_VICE2_VIP1_0_0_DOUBLE_PCC_STATUS    0x00703880 /* PCC Status 1 */
#define BCHP_VICE2_VIP1_0_0_STATUS               0x00703884 /* VIP Status */
#define BCHP_VICE2_VIP1_0_0_REG_STATUS           0x00703888 /* REG Status */
#define BCHP_VICE2_VIP1_0_0_DEBUG                0x0070388c /* DEBUG */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE    0x00703890 /* BVB_STATUS_ENABLE */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE    0x00703894 /* ERR_STATUS_ENABLE */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR       0x00703898 /* ERR_STATUS_CLR */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL         0x0070389c /* BVN CRC Control Register */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_Y_STATUS     0x007038a0 /* BVN CRC Luma Status Register */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_C_STATUS     0x007038a4 /* BVN CRC Chroma Status Register */
#define BCHP_VICE2_VIP1_0_0_TPG_FW_CONTROL       0x00703a00 /* TPG FW Control */
#define BCHP_VICE2_VIP1_0_0_TPG_CONFIG           0x00703a04 /* TPG Configure */
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE     0x00703a08 /* Active Picture Size */
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE        0x00703a0c /* Blanking Period Size */
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE         0x00703a10 /* Pattern Size */
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE            0x00703a14 /* Step Size */
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE          0x00703a18 /* YCrCb value */
#define BCHP_VICE2_VIP1_0_0_PIC_RDY_INTR_DLY     0x00703a1c /* Picture ready interrupt to ARC delay value */
#define BCHP_VICE2_VIP1_0_0_NUMBER_OF_PICS       0x00703a20 /* Number of pictures the TPG will generate */
#define BCHP_VICE2_VIP1_0_0_TPG_STATUS           0x00703a24 /* TPG status */

/***************************************************************************
 *FW_CONTROL - VIP FW Control
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: FW_CONTROL :: reserved0 [31:05] */
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_reserved0_MASK              0xffffffe0
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_reserved0_SHIFT             5

/* VICE2_VIP1_0_0 :: FW_CONTROL :: DROP_PIC_A2N_CLR [04:04] */
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DROP_PIC_A2N_CLR_MASK       0x00000010
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DROP_PIC_A2N_CLR_SHIFT      4

/* VICE2_VIP1_0_0 :: FW_CONTROL :: DONE_RD_HIST [03:03] */
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_HIST_MASK           0x00000008
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_HIST_SHIFT          3
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_HIST_DEFAULT        0x00000001
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_HIST_NULL           0
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_HIST_DONE           1

/* VICE2_VIP1_0_0 :: FW_CONTROL :: DONE_RD_PCC [02:02] */
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_PCC_MASK            0x00000004
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_PCC_SHIFT           2
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_PCC_DEFAULT         0x00000001
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_PCC_NULL            0
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_RD_PCC_DONE            1

/* VICE2_VIP1_0_0 :: FW_CONTROL :: PIC_START [01:01] */
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_PIC_START_MASK              0x00000002
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_PIC_START_SHIFT             1
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_PIC_START_DEFAULT           0x00000000
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_PIC_START_NULL              0
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_PIC_START_START             1

/* VICE2_VIP1_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_WR_REG_MASK            0x00000001
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_WR_REG_SHIFT           0
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT         0x00000000
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_WR_REG_NULL            0
#define BCHP_VICE2_VIP1_0_0_FW_CONTROL_DONE_WR_REG_DONE            1

/***************************************************************************
 *CONFIG - VIP Configure
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_AUTO_SHUTOFF_MASK               0x80000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_AUTO_SHUTOFF_SHIFT              31
#define BCHP_VICE2_VIP1_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT            0x00000001
#define BCHP_VICE2_VIP1_0_0_CONFIG_AUTO_SHUTOFF_DISABLE            0
#define BCHP_VICE2_VIP1_0_0_CONFIG_AUTO_SHUTOFF_ENABLE             1

/* VICE2_VIP1_0_0 :: CONFIG :: reserved0 [30:30] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_reserved0_MASK                  0x40000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_reserved0_SHIFT                 30

/* VICE2_VIP1_0_0 :: CONFIG :: CBCR_SWAP [29:29] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_CBCR_SWAP_MASK                  0x20000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_CBCR_SWAP_SHIFT                 29
#define BCHP_VICE2_VIP1_0_0_CONFIG_CBCR_SWAP_DEFAULT               0x00000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_CBCR_SWAP_SWAP                  1
#define BCHP_VICE2_VIP1_0_0_CONFIG_CBCR_SWAP_UNSWAP                0

/* VICE2_VIP1_0_0 :: CONFIG :: LUMA_CHROMA_SWAP [28:28] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_CHROMA_SWAP_MASK           0x10000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_CHROMA_SWAP_SHIFT          28
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_CHROMA_SWAP_DEFAULT        0x00000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_CHROMA_SWAP_SWAP           1
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_CHROMA_SWAP_UNSWAP         0

/* VICE2_VIP1_0_0 :: CONFIG :: reserved1 [27:21] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_reserved1_MASK                  0x0fe00000
#define BCHP_VICE2_VIP1_0_0_CONFIG_reserved1_SHIFT                 21

/* VICE2_VIP1_0_0 :: CONFIG :: DRAM_STRIPE_WIDTH [20:20] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_DRAM_STRIPE_WIDTH_MASK          0x00100000
#define BCHP_VICE2_VIP1_0_0_CONFIG_DRAM_STRIPE_WIDTH_SHIFT         20
#define BCHP_VICE2_VIP1_0_0_CONFIG_DRAM_STRIPE_WIDTH_DEFAULT       0x00000001
#define BCHP_VICE2_VIP1_0_0_CONFIG_DRAM_STRIPE_WIDTH_64BYTES       0
#define BCHP_VICE2_VIP1_0_0_CONFIG_DRAM_STRIPE_WIDTH_128BYTES      1

/* VICE2_VIP1_0_0 :: CONFIG :: reserved2 [19:19] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_reserved2_MASK                  0x00080000
#define BCHP_VICE2_VIP1_0_0_CONFIG_reserved2_SHIFT                 19

/* VICE2_VIP1_0_0 :: CONFIG :: HISTOGRAM_SEL [18:17] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_SEL_MASK              0x00060000
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_SEL_SHIFT             17
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_SEL_DEFAULT           0x00000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_SEL_LUMA              0
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_SEL_LUMA_2H1V         1
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_SEL_LUMA_2H2V         2

/* VICE2_VIP1_0_0 :: CONFIG :: HISTOGRAM [16:16] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_MASK                  0x00010000
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_SHIFT                 16
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_DEFAULT               0x00000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_DISABLE               0
#define BCHP_VICE2_VIP1_0_0_CONFIG_HISTOGRAM_ENABLE                1

/* VICE2_VIP1_0_0 :: CONFIG :: PCC_SEL [15:14] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_SEL_MASK                    0x0000c000
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_SEL_SHIFT                   14
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_SEL_DEFAULT                 0x00000001
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_SEL_LUMA                    0
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_SEL_LUMA_2H1V               1
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_SEL_LUMA_2H2V               2

/* VICE2_VIP1_0_0 :: CONFIG :: PCC [13:13] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_MASK                        0x00002000
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_SHIFT                       13
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_DEFAULT                     0x00000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_DISABLE                     0
#define BCHP_VICE2_VIP1_0_0_CONFIG_PCC_ENABLE                      1

/* VICE2_VIP1_0_0 :: CONFIG :: SHIFT_CHROMA [12:12] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_SHIFT_CHROMA_MASK               0x00001000
#define BCHP_VICE2_VIP1_0_0_CONFIG_SHIFT_CHROMA_SHIFT              12
#define BCHP_VICE2_VIP1_0_0_CONFIG_SHIFT_CHROMA_DEFAULT            0x00000001
#define BCHP_VICE2_VIP1_0_0_CONFIG_SHIFT_CHROMA_DISABLE            0
#define BCHP_VICE2_VIP1_0_0_CONFIG_SHIFT_CHROMA_ENABLE             1

/* VICE2_VIP1_0_0 :: CONFIG :: CHROMA_420 [11:11] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_CHROMA_420_MASK                 0x00000800
#define BCHP_VICE2_VIP1_0_0_CONFIG_CHROMA_420_SHIFT                11
#define BCHP_VICE2_VIP1_0_0_CONFIG_CHROMA_420_DEFAULT              0x00000001
#define BCHP_VICE2_VIP1_0_0_CONFIG_CHROMA_420_DISABLE              0
#define BCHP_VICE2_VIP1_0_0_CONFIG_CHROMA_420_ENABLE               1

/* VICE2_VIP1_0_0 :: CONFIG :: LUMA_2H2V [10:10] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H2V_MASK                  0x00000400
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H2V_SHIFT                 10
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H2V_DEFAULT               0x00000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H2V_DISABLE               0
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H2V_ENABLE                1

/* VICE2_VIP1_0_0 :: CONFIG :: LUMA_2H1V [09:09] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H1V_MASK                  0x00000200
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H1V_SHIFT                 9
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H1V_DEFAULT               0x00000001
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H1V_DISABLE               0
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_2H1V_ENABLE                1

/* VICE2_VIP1_0_0 :: CONFIG :: LUMA [08:08] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_MASK                       0x00000100
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_SHIFT                      8
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_DEFAULT                    0x00000001
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_DISABLE                    0
#define BCHP_VICE2_VIP1_0_0_CONFIG_LUMA_ENABLE                     1

/* VICE2_VIP1_0_0 :: CONFIG :: reserved3 [07:05] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_reserved3_MASK                  0x000000e0
#define BCHP_VICE2_VIP1_0_0_CONFIG_reserved3_SHIFT                 5

/* VICE2_VIP1_0_0 :: CONFIG :: PADDING_MODE [04:04] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_PADDING_MODE_MASK               0x00000010
#define BCHP_VICE2_VIP1_0_0_CONFIG_PADDING_MODE_SHIFT              4
#define BCHP_VICE2_VIP1_0_0_CONFIG_PADDING_MODE_DEFAULT            0x00000001
#define BCHP_VICE2_VIP1_0_0_CONFIG_PADDING_MODE_DISABLE            0
#define BCHP_VICE2_VIP1_0_0_CONFIG_PADDING_MODE_ENABLE             1

/* VICE2_VIP1_0_0 :: CONFIG :: INPUT_TYPE [03:02] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_INPUT_TYPE_MASK                 0x0000000c
#define BCHP_VICE2_VIP1_0_0_CONFIG_INPUT_TYPE_SHIFT                2
#define BCHP_VICE2_VIP1_0_0_CONFIG_INPUT_TYPE_DEFAULT              0x00000002
#define BCHP_VICE2_VIP1_0_0_CONFIG_INPUT_TYPE_TOP_FIELD            0
#define BCHP_VICE2_VIP1_0_0_CONFIG_INPUT_TYPE_BOTTOM_FIELD         1
#define BCHP_VICE2_VIP1_0_0_CONFIG_INPUT_TYPE_FRAME                2
#define BCHP_VICE2_VIP1_0_0_CONFIG_INPUT_TYPE_RESERVED             3

/* VICE2_VIP1_0_0 :: CONFIG :: DROP_PROCESS_MODE [01:01] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_DROP_PROCESS_MODE_MASK          0x00000002
#define BCHP_VICE2_VIP1_0_0_CONFIG_DROP_PROCESS_MODE_SHIFT         1
#define BCHP_VICE2_VIP1_0_0_CONFIG_DROP_PROCESS_MODE_DEFAULT       0x00000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_DROP_PROCESS_MODE_DROP          0
#define BCHP_VICE2_VIP1_0_0_CONFIG_DROP_PROCESS_MODE_PROCESS       1

/* VICE2_VIP1_0_0 :: CONFIG :: ENABLE_CTRL [00:00] */
#define BCHP_VICE2_VIP1_0_0_CONFIG_ENABLE_CTRL_MASK                0x00000001
#define BCHP_VICE2_VIP1_0_0_CONFIG_ENABLE_CTRL_SHIFT               0
#define BCHP_VICE2_VIP1_0_0_CONFIG_ENABLE_CTRL_DEFAULT             0x00000000
#define BCHP_VICE2_VIP1_0_0_CONFIG_ENABLE_CTRL_ENABLE_BY_PICTURE   1
#define BCHP_VICE2_VIP1_0_0_CONFIG_ENABLE_CTRL_ALWAYS_ENABLE       0

/***************************************************************************
 *INPUT_PICTURE_SIZE - Current Expected Input Picture Size
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: INPUT_PICTURE_SIZE :: reserved0 [31:27] */
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_reserved0_MASK      0xf8000000
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_reserved0_SHIFT     27

/* VICE2_VIP1_0_0 :: INPUT_PICTURE_SIZE :: HSIZE [26:16] */
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_HSIZE_MASK          0x07ff0000
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_HSIZE_SHIFT         16
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_HSIZE_DEFAULT       0x000002d0

/* VICE2_VIP1_0_0 :: INPUT_PICTURE_SIZE :: reserved1 [15:11] */
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_reserved1_MASK      0x0000f800
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_reserved1_SHIFT     11

/* VICE2_VIP1_0_0 :: INPUT_PICTURE_SIZE :: VSIZE [10:00] */
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_VSIZE_MASK          0x000007ff
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_VSIZE_SHIFT         0
#define BCHP_VICE2_VIP1_0_0_INPUT_PICTURE_SIZE_VSIZE_DEFAULT       0x000001e0

/***************************************************************************
 *OUTPUT_PICTURE_SIZE - Current Picture Size
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: OUTPUT_PICTURE_SIZE :: reserved0 [31:15] */
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_reserved0_MASK     0xffff8000
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_reserved0_SHIFT    15

/* VICE2_VIP1_0_0 :: OUTPUT_PICTURE_SIZE :: HSIZE_MB [14:08] */
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_HSIZE_MB_MASK      0x00007f00
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_HSIZE_MB_SHIFT     8
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_HSIZE_MB_DEFAULT   0x00000028

/* VICE2_VIP1_0_0 :: OUTPUT_PICTURE_SIZE :: reserved1 [07:07] */
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_reserved1_MASK     0x00000080
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_reserved1_SHIFT    7

/* VICE2_VIP1_0_0 :: OUTPUT_PICTURE_SIZE :: VSIZE_MB [06:00] */
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_VSIZE_MB_MASK      0x0000007f
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_VSIZE_MB_SHIFT     0
#define BCHP_VICE2_VIP1_0_0_OUTPUT_PICTURE_SIZE_VSIZE_MB_DEFAULT   0x0000001e

/***************************************************************************
 *LUMA_ADDR - Current Picture Luma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: LUMA_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP1_0_0_LUMA_ADDR_ADDR_MASK                    0xffffffff
#define BCHP_VICE2_VIP1_0_0_LUMA_ADDR_ADDR_SHIFT                   0
#define BCHP_VICE2_VIP1_0_0_LUMA_ADDR_ADDR_DEFAULT                 0x00000000

/***************************************************************************
 *LUMA_NMBY - Current Picture Luma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: LUMA_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_reserved0_MASK               0xfffe0000
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_reserved0_SHIFT              17

/* VICE2_VIP1_0_0 :: LUMA_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_LINE_STRIDE_MODE_MASK        0x00010000
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_LINE_STRIDE_MODE_SHIFT       16
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_LINE_STRIDE_MODE_DEFAULT     0x00000000
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_LINE_STRIDE_MODE_FIELD       0
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_LINE_STRIDE_MODE_FRAME       1

/* VICE2_VIP1_0_0 :: LUMA_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_reserved1_MASK               0x0000fc00
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_reserved1_SHIFT              10

/* VICE2_VIP1_0_0 :: LUMA_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_NMBY_MASK                    0x000003ff
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_NMBY_SHIFT                   0
#define BCHP_VICE2_VIP1_0_0_LUMA_NMBY_NMBY_DEFAULT                 0x00000048

/***************************************************************************
 *2H1V_ADDR - Current Picture 2:1 Decimated Luma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: 2H1V_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP1_0_0_2H1V_ADDR_ADDR_MASK                    0xffffffff
#define BCHP_VICE2_VIP1_0_0_2H1V_ADDR_ADDR_SHIFT                   0
#define BCHP_VICE2_VIP1_0_0_2H1V_ADDR_ADDR_DEFAULT                 0x00000000

/***************************************************************************
 *2H1V_NMBY - Current Picture 2:1 Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: 2H1V_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_reserved0_MASK               0xfffe0000
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_reserved0_SHIFT              17

/* VICE2_VIP1_0_0 :: 2H1V_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_LINE_STRIDE_MODE_MASK        0x00010000
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_LINE_STRIDE_MODE_SHIFT       16
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_LINE_STRIDE_MODE_DEFAULT     0x00000000
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_LINE_STRIDE_MODE_FIELD       0
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_LINE_STRIDE_MODE_FRAME       1

/* VICE2_VIP1_0_0 :: 2H1V_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_reserved1_MASK               0x0000fc00
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_reserved1_SHIFT              10

/* VICE2_VIP1_0_0 :: 2H1V_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_NMBY_MASK                    0x000003ff
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_NMBY_SHIFT                   0
#define BCHP_VICE2_VIP1_0_0_2H1V_NMBY_NMBY_DEFAULT                 0x00000048

/***************************************************************************
 *2H2V_ADDR - Current Picture 4:1 Decimated Luma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: 2H2V_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP1_0_0_2H2V_ADDR_ADDR_MASK                    0xffffffff
#define BCHP_VICE2_VIP1_0_0_2H2V_ADDR_ADDR_SHIFT                   0
#define BCHP_VICE2_VIP1_0_0_2H2V_ADDR_ADDR_DEFAULT                 0x00000000

/***************************************************************************
 *2H2V_NMBY - Current Picture 4:1 Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: 2H2V_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_reserved0_MASK               0xfffe0000
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_reserved0_SHIFT              17

/* VICE2_VIP1_0_0 :: 2H2V_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_LINE_STRIDE_MODE_MASK        0x00010000
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_LINE_STRIDE_MODE_SHIFT       16
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_LINE_STRIDE_MODE_DEFAULT     0x00000000
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_LINE_STRIDE_MODE_FIELD       0
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_LINE_STRIDE_MODE_FRAME       1

/* VICE2_VIP1_0_0 :: 2H2V_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_reserved1_MASK               0x0000fc00
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_reserved1_SHIFT              10

/* VICE2_VIP1_0_0 :: 2H2V_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_NMBY_MASK                    0x000003ff
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_NMBY_SHIFT                   0
#define BCHP_VICE2_VIP1_0_0_2H2V_NMBY_NMBY_DEFAULT                 0x00000048

/***************************************************************************
 *420_CHROMA_ADDR - Current Picture 420 Chroma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: 420_CHROMA_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_ADDR_ADDR_MASK              0xffffffff
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_ADDR_ADDR_SHIFT             0
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_ADDR_ADDR_DEFAULT           0x00000000

/***************************************************************************
 *420_CHROMA_NMBY - Current Picture 420 Chroma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: 420_CHROMA_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_reserved0_MASK         0xfffe0000
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_reserved0_SHIFT        17

/* VICE2_VIP1_0_0 :: 420_CHROMA_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_LINE_STRIDE_MODE_MASK  0x00010000
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_LINE_STRIDE_MODE_SHIFT 16
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_LINE_STRIDE_MODE_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_LINE_STRIDE_MODE_FIELD 0
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_LINE_STRIDE_MODE_FRAME 1

/* VICE2_VIP1_0_0 :: 420_CHROMA_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_reserved1_MASK         0x0000fc00
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_reserved1_SHIFT        10

/* VICE2_VIP1_0_0 :: 420_CHROMA_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_NMBY_MASK              0x000003ff
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_NMBY_SHIFT             0
#define BCHP_VICE2_VIP1_0_0_420_CHROMA_NMBY_NMBY_DEFAULT           0x00000048

/***************************************************************************
 *SHIFT_CHROMA_ADDR - Current Picture Shifted Chroma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: SHIFT_CHROMA_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_ADDR_ADDR_MASK            0xffffffff
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_ADDR_ADDR_SHIFT           0
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_ADDR_ADDR_DEFAULT         0x00000000

/***************************************************************************
 *SHIFT_CHROMA_NMBY - Current Picture Shifted Chroma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: SHIFT_CHROMA_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_reserved0_MASK       0xfffe0000
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_reserved0_SHIFT      17

/* VICE2_VIP1_0_0 :: SHIFT_CHROMA_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_MASK 0x00010000
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_SHIFT 16
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_FIELD 0
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_FRAME 1

/* VICE2_VIP1_0_0 :: SHIFT_CHROMA_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_reserved1_MASK       0x0000fc00
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_reserved1_SHIFT      10

/* VICE2_VIP1_0_0 :: SHIFT_CHROMA_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_NMBY_MASK            0x000003ff
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_NMBY_SHIFT           0
#define BCHP_VICE2_VIP1_0_0_SHIFT_CHROMA_NMBY_NMBY_DEFAULT         0x00000048

/***************************************************************************
 *PCC_LUMA_ADDR - Previous Picture Frame/Top/Bottom Buffer Address for PCC
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: PCC_LUMA_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP1_0_0_PCC_LUMA_ADDR_ADDR_MASK                0xffffffff
#define BCHP_VICE2_VIP1_0_0_PCC_LUMA_ADDR_ADDR_SHIFT               0
#define BCHP_VICE2_VIP1_0_0_PCC_LUMA_ADDR_ADDR_DEFAULT             0x00000000

/***************************************************************************
 *HIST_LUMA_ADDR - Previous Picture Frame/Top/Bottom Buffer Address for Histogram
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: HIST_LUMA_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP1_0_0_HIST_LUMA_ADDR_ADDR_MASK               0xffffffff
#define BCHP_VICE2_VIP1_0_0_HIST_LUMA_ADDR_ADDR_SHIFT              0
#define BCHP_VICE2_VIP1_0_0_HIST_LUMA_ADDR_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *PCC_LINE_RANGE - PCC Line Range
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: PCC_LINE_RANGE :: reserved0 [31:28] */
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_reserved0_MASK          0xf0000000
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_reserved0_SHIFT         28

/* VICE2_VIP1_0_0 :: PCC_LINE_RANGE :: START_LINE [27:16] */
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_START_LINE_MASK         0x0fff0000
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_START_LINE_SHIFT        16
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_START_LINE_DEFAULT      0x00000000

/* VICE2_VIP1_0_0 :: PCC_LINE_RANGE :: reserved1 [15:12] */
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_reserved1_MASK          0x0000f000
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_reserved1_SHIFT         12

/* VICE2_VIP1_0_0 :: PCC_LINE_RANGE :: END_LINE [11:00] */
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_END_LINE_MASK           0x00000fff
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_END_LINE_SHIFT          0
#define BCHP_VICE2_VIP1_0_0_PCC_LINE_RANGE_END_LINE_DEFAULT        0x000000ef

/***************************************************************************
 *PCC_CORE_VALUE - PCC Core Value
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: PCC_CORE_VALUE :: reserved0 [31:05] */
#define BCHP_VICE2_VIP1_0_0_PCC_CORE_VALUE_reserved0_MASK          0xffffffe0
#define BCHP_VICE2_VIP1_0_0_PCC_CORE_VALUE_reserved0_SHIFT         5

/* VICE2_VIP1_0_0 :: PCC_CORE_VALUE :: CORE_VALUE [04:00] */
#define BCHP_VICE2_VIP1_0_0_PCC_CORE_VALUE_CORE_VALUE_MASK         0x0000001f
#define BCHP_VICE2_VIP1_0_0_PCC_CORE_VALUE_CORE_VALUE_SHIFT        0
#define BCHP_VICE2_VIP1_0_0_PCC_CORE_VALUE_CORE_VALUE_DEFAULT      0x00000006

/***************************************************************************
 *HIST_LINE_RANGE - Histogram Line Range
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: HIST_LINE_RANGE :: reserved0 [31:28] */
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_reserved0_MASK         0xf0000000
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_reserved0_SHIFT        28

/* VICE2_VIP1_0_0 :: HIST_LINE_RANGE :: START_LINE [27:16] */
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_START_LINE_MASK        0x0fff0000
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_START_LINE_SHIFT       16
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_START_LINE_DEFAULT     0x00000000

/* VICE2_VIP1_0_0 :: HIST_LINE_RANGE :: reserved1 [15:12] */
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_reserved1_MASK         0x0000f000
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_reserved1_SHIFT        12

/* VICE2_VIP1_0_0 :: HIST_LINE_RANGE :: END_LINE [11:00] */
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_END_LINE_MASK          0x00000fff
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_END_LINE_SHIFT         0
#define BCHP_VICE2_VIP1_0_0_HIST_LINE_RANGE_END_LINE_DEFAULT       0x000000ef

/***************************************************************************
 *HIST_THRESHOLD_0 - Histogram Threshold 0~1 and SCAD Core Value
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: HIST_THRESHOLD_0 :: THRESHOLD1 [31:24] */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_THRESHOLD1_MASK       0xff000000
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_THRESHOLD1_SHIFT      24
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_THRESHOLD1_DEFAULT    0x00000008

/* VICE2_VIP1_0_0 :: HIST_THRESHOLD_0 :: THRESHOLD0 [23:16] */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_THRESHOLD0_MASK       0x00ff0000
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_THRESHOLD0_SHIFT      16
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_THRESHOLD0_DEFAULT    0x00000004

/* VICE2_VIP1_0_0 :: HIST_THRESHOLD_0 :: reserved0 [15:08] */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_reserved0_MASK        0x0000ff00
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_reserved0_SHIFT       8

/* VICE2_VIP1_0_0 :: HIST_THRESHOLD_0 :: SCAD_CORE [07:00] */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_SCAD_CORE_MASK        0x000000ff
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_SCAD_CORE_SHIFT       0
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_0_SCAD_CORE_DEFAULT     0x00000004

/***************************************************************************
 *HIST_THRESHOLD_1 - Histogram Threshold 2~4
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: HIST_THRESHOLD_1 :: reserved0 [31:24] */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_reserved0_MASK        0xff000000
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_reserved0_SHIFT       24

/* VICE2_VIP1_0_0 :: HIST_THRESHOLD_1 :: THRESHOLD4 [23:16] */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_THRESHOLD4_MASK       0x00ff0000
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_THRESHOLD4_SHIFT      16
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_THRESHOLD4_DEFAULT    0x00000040

/* VICE2_VIP1_0_0 :: HIST_THRESHOLD_1 :: THRESHOLD3 [15:08] */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_THRESHOLD3_MASK       0x0000ff00
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_THRESHOLD3_SHIFT      8
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_THRESHOLD3_DEFAULT    0x00000020

/* VICE2_VIP1_0_0 :: HIST_THRESHOLD_1 :: THRESHOLD2 [07:00] */
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_THRESHOLD2_MASK       0x000000ff
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_THRESHOLD2_SHIFT      0
#define BCHP_VICE2_VIP1_0_0_HIST_THRESHOLD_1_THRESHOLD2_DEFAULT    0x00000010

/***************************************************************************
 *BVB_PADDING_DATA - BVB PADDING DATA
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: BVB_PADDING_DATA :: reserved0 [31:08] */
#define BCHP_VICE2_VIP1_0_0_BVB_PADDING_DATA_reserved0_MASK        0xffffff00
#define BCHP_VICE2_VIP1_0_0_BVB_PADDING_DATA_reserved0_SHIFT       8

/* VICE2_VIP1_0_0 :: BVB_PADDING_DATA :: LUMA [07:00] */
#define BCHP_VICE2_VIP1_0_0_BVB_PADDING_DATA_LUMA_MASK             0x000000ff
#define BCHP_VICE2_VIP1_0_0_BVB_PADDING_DATA_LUMA_SHIFT            0
#define BCHP_VICE2_VIP1_0_0_BVB_PADDING_DATA_LUMA_DEFAULT          0x00000010

/***************************************************************************
 *BVB_STATUS_CLEAR - BVB Status Clear
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: BVB_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_reserved0_MASK        0xffffffe0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_reserved0_SHIFT       5

/* VICE2_VIP1_0_0 :: BVB_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_MISSING_SYNC_MASK     0x00000010
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_MISSING_SYNC_SHIFT    4
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_MISSING_SYNC_DEFAULT  0x00000000

/* VICE2_VIP1_0_0 :: BVB_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_LONG_SOURCE_MASK      0x00000008
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_LONG_SOURCE_SHIFT     3
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_LONG_SOURCE_DEFAULT   0x00000000

/* VICE2_VIP1_0_0 :: BVB_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_SHORT_SOURCE_MASK     0x00000004
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_SHORT_SOURCE_SHIFT    2
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_SHORT_SOURCE_DEFAULT  0x00000000

/* VICE2_VIP1_0_0 :: BVB_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_LONG_LINE_MASK        0x00000002
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_LONG_LINE_SHIFT       1
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_LONG_LINE_DEFAULT     0x00000000

/* VICE2_VIP1_0_0 :: BVB_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_SHORT_LINE_MASK       0x00000001
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_SHORT_LINE_SHIFT      0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_CLEAR_SHORT_LINE_DEFAULT    0x00000000

/***************************************************************************
 *BVB_STATUS - BVB Status
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: BVB_STATUS :: reserved0 [31:05] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_reserved0_MASK              0xffffffe0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_reserved0_SHIFT             5

/* VICE2_VIP1_0_0 :: BVB_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_MISSING_SYNC_MASK           0x00000010
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_MISSING_SYNC_SHIFT          4

/* VICE2_VIP1_0_0 :: BVB_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_LONG_SOURCE_MASK            0x00000008
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_LONG_SOURCE_SHIFT           3

/* VICE2_VIP1_0_0 :: BVB_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_SHORT_SOURCE_MASK           0x00000004
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_SHORT_SOURCE_SHIFT          2

/* VICE2_VIP1_0_0 :: BVB_STATUS :: LONG_LINE [01:01] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_LONG_LINE_MASK              0x00000002
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_LONG_LINE_SHIFT             1

/* VICE2_VIP1_0_0 :: BVB_STATUS :: SHORT_LINE [00:00] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_SHORT_LINE_MASK             0x00000001
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_SHORT_LINE_SHIFT            0

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_VIP1_0_0_SCRATCH_VALUE_MASK                     0xffffffff
#define BCHP_VICE2_VIP1_0_0_SCRATCH_VALUE_SHIFT                    0
#define BCHP_VICE2_VIP1_0_0_SCRATCH_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *HIST_STATUS_0 - Histogram Status 0
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: HIST_STATUS_0 :: VALUE [31:00] */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_0_VALUE_MASK               0xffffffff
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_0_VALUE_SHIFT              0

/***************************************************************************
 *HIST_STATUS_1 - Histogram Status 1
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: HIST_STATUS_1 :: VALUE [31:00] */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_1_VALUE_MASK               0xffffffff
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_1_VALUE_SHIFT              0

/***************************************************************************
 *HIST_STATUS_2 - Histogram Status 2
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: HIST_STATUS_2 :: VALUE [31:00] */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_2_VALUE_MASK               0xffffffff
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_2_VALUE_SHIFT              0

/***************************************************************************
 *HIST_STATUS_3 - Histogram Status 3
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: HIST_STATUS_3 :: VALUE [31:00] */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_3_VALUE_MASK               0xffffffff
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_3_VALUE_SHIFT              0

/***************************************************************************
 *HIST_STATUS_4 - Histogram Status 4
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: HIST_STATUS_4 :: VALUE [31:00] */
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_4_VALUE_MASK               0xffffffff
#define BCHP_VICE2_VIP1_0_0_HIST_STATUS_4_VALUE_SHIFT              0

/***************************************************************************
 *SCAD_STATUS - SCAD Status
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: SCAD_STATUS :: VALUE [31:00] */
#define BCHP_VICE2_VIP1_0_0_SCAD_STATUS_VALUE_MASK                 0xffffffff
#define BCHP_VICE2_VIP1_0_0_SCAD_STATUS_VALUE_SHIFT                0

/***************************************************************************
 *SINGLE_PCC_STATUS - PCC Status 0
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: SINGLE_PCC_STATUS :: VALUE [31:00] */
#define BCHP_VICE2_VIP1_0_0_SINGLE_PCC_STATUS_VALUE_MASK           0xffffffff
#define BCHP_VICE2_VIP1_0_0_SINGLE_PCC_STATUS_VALUE_SHIFT          0

/***************************************************************************
 *DOUBLE_PCC_STATUS - PCC Status 1
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: DOUBLE_PCC_STATUS :: VALUE [31:00] */
#define BCHP_VICE2_VIP1_0_0_DOUBLE_PCC_STATUS_VALUE_MASK           0xffffffff
#define BCHP_VICE2_VIP1_0_0_DOUBLE_PCC_STATUS_VALUE_SHIFT          0

/***************************************************************************
 *STATUS - VIP Status
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_VIP1_0_0_STATUS_reserved0_MASK                  0xffff0000
#define BCHP_VICE2_VIP1_0_0_STATUS_reserved0_SHIFT                 16

/* VICE2_VIP1_0_0 :: STATUS :: PIC_COUNTER [15:08] */
#define BCHP_VICE2_VIP1_0_0_STATUS_PIC_COUNTER_MASK                0x0000ff00
#define BCHP_VICE2_VIP1_0_0_STATUS_PIC_COUNTER_SHIFT               8

/* VICE2_VIP1_0_0 :: STATUS :: reserved1 [07:06] */
#define BCHP_VICE2_VIP1_0_0_STATUS_reserved1_MASK                  0x000000c0
#define BCHP_VICE2_VIP1_0_0_STATUS_reserved1_SHIFT                 6

/* VICE2_VIP1_0_0 :: STATUS :: MODE [05:04] */
#define BCHP_VICE2_VIP1_0_0_STATUS_MODE_MASK                       0x00000030
#define BCHP_VICE2_VIP1_0_0_STATUS_MODE_SHIFT                      4
#define BCHP_VICE2_VIP1_0_0_STATUS_MODE_ALWAYS_ENABLE              0
#define BCHP_VICE2_VIP1_0_0_STATUS_MODE_NORMAL_IDLE                1
#define BCHP_VICE2_VIP1_0_0_STATUS_MODE_NORMAL_DROP                2
#define BCHP_VICE2_VIP1_0_0_STATUS_MODE_NORMAL_PROCESS             3

/* VICE2_VIP1_0_0 :: STATUS :: DROP_PIC_A2N [03:03] */
#define BCHP_VICE2_VIP1_0_0_STATUS_DROP_PIC_A2N_MASK               0x00000008
#define BCHP_VICE2_VIP1_0_0_STATUS_DROP_PIC_A2N_SHIFT              3

/* VICE2_VIP1_0_0 :: STATUS :: HIST_STATUS [02:02] */
#define BCHP_VICE2_VIP1_0_0_STATUS_HIST_STATUS_MASK                0x00000004
#define BCHP_VICE2_VIP1_0_0_STATUS_HIST_STATUS_SHIFT               2
#define BCHP_VICE2_VIP1_0_0_STATUS_HIST_STATUS_WAIT                0
#define BCHP_VICE2_VIP1_0_0_STATUS_HIST_STATUS_AVAILABLE           1

/* VICE2_VIP1_0_0 :: STATUS :: PCC_STATUS [01:01] */
#define BCHP_VICE2_VIP1_0_0_STATUS_PCC_STATUS_MASK                 0x00000002
#define BCHP_VICE2_VIP1_0_0_STATUS_PCC_STATUS_SHIFT                1
#define BCHP_VICE2_VIP1_0_0_STATUS_PCC_STATUS_WAIT                 0
#define BCHP_VICE2_VIP1_0_0_STATUS_PCC_STATUS_AVAILABLE            1

/* VICE2_VIP1_0_0 :: STATUS :: PROCESSING_STATUS [00:00] */
#define BCHP_VICE2_VIP1_0_0_STATUS_PROCESSING_STATUS_MASK          0x00000001
#define BCHP_VICE2_VIP1_0_0_STATUS_PROCESSING_STATUS_SHIFT         0
#define BCHP_VICE2_VIP1_0_0_STATUS_PROCESSING_STATUS_IDLE          0
#define BCHP_VICE2_VIP1_0_0_STATUS_PROCESSING_STATUS_BUSY          1

/***************************************************************************
 *REG_STATUS - REG Status
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: REG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_VIP1_0_0_REG_STATUS_reserved0_MASK              0xfffffffe
#define BCHP_VICE2_VIP1_0_0_REG_STATUS_reserved0_SHIFT             1

/* VICE2_VIP1_0_0 :: REG_STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE2_VIP1_0_0_REG_STATUS_SHADOW_REGS_MASK            0x00000001
#define BCHP_VICE2_VIP1_0_0_REG_STATUS_SHADOW_REGS_SHIFT           0
#define BCHP_VICE2_VIP1_0_0_REG_STATUS_SHADOW_REGS_DEFAULT         0x00000001
#define BCHP_VICE2_VIP1_0_0_REG_STATUS_SHADOW_REGS_WAIT            0
#define BCHP_VICE2_VIP1_0_0_REG_STATUS_SHADOW_REGS_AVAILABLE       1

/***************************************************************************
 *DEBUG - DEBUG
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: DEBUG :: reserved0 [31:30] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_reserved0_MASK                   0xc0000000
#define BCHP_VICE2_VIP1_0_0_DEBUG_reserved0_SHIFT                  30

/* VICE2_VIP1_0_0 :: DEBUG :: BVB_IF_READY [29:29] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_BVB_IF_READY_MASK                0x20000000
#define BCHP_VICE2_VIP1_0_0_DEBUG_BVB_IF_READY_SHIFT               29

/* VICE2_VIP1_0_0 :: DEBUG :: BVB_IF_ACCEPT [28:28] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_BVB_IF_ACCEPT_MASK               0x10000000
#define BCHP_VICE2_VIP1_0_0_DEBUG_BVB_IF_ACCEPT_SHIFT              28

/* VICE2_VIP1_0_0 :: DEBUG :: INPUT_LINES [27:16] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_INPUT_LINES_MASK                 0x0fff0000
#define BCHP_VICE2_VIP1_0_0_DEBUG_INPUT_LINES_SHIFT                16

/* VICE2_VIP1_0_0 :: DEBUG :: reserved1 [15:15] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_reserved1_MASK                   0x00008000
#define BCHP_VICE2_VIP1_0_0_DEBUG_reserved1_SHIFT                  15

/* VICE2_VIP1_0_0 :: DEBUG :: VIP_WR_DONE [14:14] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_VIP_WR_DONE_MASK                 0x00004000
#define BCHP_VICE2_VIP1_0_0_DEBUG_VIP_WR_DONE_SHIFT                14

/* VICE2_VIP1_0_0 :: DEBUG :: HIST_DONE [13:13] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_HIST_DONE_MASK                   0x00002000
#define BCHP_VICE2_VIP1_0_0_DEBUG_HIST_DONE_SHIFT                  13

/* VICE2_VIP1_0_0 :: DEBUG :: PCC_DONE [12:12] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_PCC_DONE_MASK                    0x00001000
#define BCHP_VICE2_VIP1_0_0_DEBUG_PCC_DONE_SHIFT                   12

/* VICE2_VIP1_0_0 :: DEBUG :: MEM_IS_IDLE [11:11] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_MEM_IS_IDLE_MASK                 0x00000800
#define BCHP_VICE2_VIP1_0_0_DEBUG_MEM_IS_IDLE_SHIFT                11

/* VICE2_VIP1_0_0 :: DEBUG :: BVB_IF_PROC_DONE [10:10] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_BVB_IF_PROC_DONE_MASK            0x00000400
#define BCHP_VICE2_VIP1_0_0_DEBUG_BVB_IF_PROC_DONE_SHIFT           10

/* VICE2_VIP1_0_0 :: DEBUG :: END_VIP_ASAP [09:09] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_END_VIP_ASAP_MASK                0x00000200
#define BCHP_VICE2_VIP1_0_0_DEBUG_END_VIP_ASAP_SHIFT               9

/* VICE2_VIP1_0_0 :: DEBUG :: BVB_IF_DROP_DONE [08:08] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_BVB_IF_DROP_DONE_MASK            0x00000100
#define BCHP_VICE2_VIP1_0_0_DEBUG_BVB_IF_DROP_DONE_SHIFT           8

/* VICE2_VIP1_0_0 :: DEBUG :: reserved2 [07:07] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_reserved2_MASK                   0x00000080
#define BCHP_VICE2_VIP1_0_0_DEBUG_reserved2_SHIFT                  7

/* VICE2_VIP1_0_0 :: DEBUG :: PACING_STATUS [06:00] */
#define BCHP_VICE2_VIP1_0_0_DEBUG_PACING_STATUS_MASK               0x0000007f
#define BCHP_VICE2_VIP1_0_0_DEBUG_PACING_STATUS_SHIFT              0

/***************************************************************************
 *BVB_STATUS_ENABLE - BVB_STATUS_ENABLE
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: BVB_STATUS_ENABLE :: reserved0 [31:05] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_reserved0_MASK       0xffffffe0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_reserved0_SHIFT      5

/* VICE2_VIP1_0_0 :: BVB_STATUS_ENABLE :: MISSING_SYNC [04:04] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_MISSING_SYNC_MASK    0x00000010
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_MISSING_SYNC_SHIFT   4
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_MISSING_SYNC_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_MISSING_SYNC_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_MISSING_SYNC_ENABLE  1

/* VICE2_VIP1_0_0 :: BVB_STATUS_ENABLE :: LONG_SOURCE [03:03] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_SOURCE_MASK     0x00000008
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_SOURCE_SHIFT    3
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_SOURCE_DEFAULT  0x00000000
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_SOURCE_DISABLE  0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_SOURCE_ENABLE   1

/* VICE2_VIP1_0_0 :: BVB_STATUS_ENABLE :: SHORT_SOURCE [02:02] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_SOURCE_MASK    0x00000004
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_SOURCE_SHIFT   2
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_SOURCE_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_SOURCE_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_SOURCE_ENABLE  1

/* VICE2_VIP1_0_0 :: BVB_STATUS_ENABLE :: LONG_LINE [01:01] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_LINE_MASK       0x00000002
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_LINE_SHIFT      1
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_LINE_DEFAULT    0x00000000
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_LINE_DISABLE    0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_LONG_LINE_ENABLE     1

/* VICE2_VIP1_0_0 :: BVB_STATUS_ENABLE :: SHORT_LINE [00:00] */
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_LINE_MASK      0x00000001
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_LINE_SHIFT     0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_LINE_DEFAULT   0x00000000
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_LINE_DISABLE   0
#define BCHP_VICE2_VIP1_0_0_BVB_STATUS_ENABLE_SHORT_LINE_ENABLE    1

/***************************************************************************
 *ERR_STATUS_ENABLE - ERR_STATUS_ENABLE
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: reserved0 [31:10] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_reserved0_MASK       0xfffffc00
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_reserved0_SHIFT      10

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: PCC_STATUS_LOST_DATA [09:09] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_MASK 0x00000200
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_SHIFT 9
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_ENABLE 1

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: HIST_STATUS_LOST_DATA [08:08] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_MASK 0x00000100
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_SHIFT 8
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_ENABLE 1

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: CBCR_REVERSED [07:07] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_MASK   0x00000080
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_SHIFT  7
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_ENABLE 1

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: COLOR_SYNC_INVALID [06:06] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_MASK 0x00000040
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_SHIFT 6
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_ENABLE 1

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: PIC_LINE_SYNC_MISALIGNED [05:05] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_MASK 0x00000020
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_SHIFT 5
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_ENABLE 1

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: VIP_END_ASAP [04:04] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_MASK    0x00000010
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_SHIFT   4
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_ENABLE  1

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: LINE_SYNC_INVALID [03:03] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_MASK 0x00000008
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_SHIFT 3
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_ENABLE 1

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: LINE_END_1ST_PIXEL [02:02] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_MASK 0x00000004
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_SHIFT 2
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_ENABLE 1

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: PIC_SYNC_INVALID [01:01] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_MASK 0x00000002
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_SHIFT 1
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_ENABLE 1

/* VICE2_VIP1_0_0 :: ERR_STATUS_ENABLE :: PIC_END_1ST_PIXEL [00:00] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_MASK 0x00000001
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_SHIFT 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_DEFAULT 0x00000000
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_DISABLE 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_ENABLE 1

/***************************************************************************
 *ERR_STATUS_CLR - ERR_STATUS_CLR
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: reserved0 [31:10] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_reserved0_MASK          0xfffffc00
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_reserved0_SHIFT         10

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: PCC_STATUS_LOST_DATA [09:09] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PCC_STATUS_LOST_DATA_MASK 0x00000200
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PCC_STATUS_LOST_DATA_SHIFT 9
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PCC_STATUS_LOST_DATA_DEFAULT 0x00000000

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: HIST_STATUS_LOST_DATA [08:08] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_HIST_STATUS_LOST_DATA_MASK 0x00000100
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_HIST_STATUS_LOST_DATA_SHIFT 8
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_HIST_STATUS_LOST_DATA_DEFAULT 0x00000000

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: CBCR_REVERSED [07:07] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_CBCR_REVERSED_MASK      0x00000080
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_CBCR_REVERSED_SHIFT     7
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_CBCR_REVERSED_DEFAULT   0x00000000

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: COLOR_SYNC_INVALID [06:06] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_COLOR_SYNC_INVALID_MASK 0x00000040
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_COLOR_SYNC_INVALID_SHIFT 6
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_COLOR_SYNC_INVALID_DEFAULT 0x00000000

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: PIC_LINE_SYNC_MISALIGNED [05:05] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PIC_LINE_SYNC_MISALIGNED_MASK 0x00000020
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PIC_LINE_SYNC_MISALIGNED_SHIFT 5
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PIC_LINE_SYNC_MISALIGNED_DEFAULT 0x00000000

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: VIP_END_ASAP [04:04] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_VIP_END_ASAP_MASK       0x00000010
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_VIP_END_ASAP_SHIFT      4
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_VIP_END_ASAP_DEFAULT    0x00000000

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: LINE_SYNC_INVALID [03:03] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_LINE_SYNC_INVALID_MASK  0x00000008
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_LINE_SYNC_INVALID_SHIFT 3
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_LINE_SYNC_INVALID_DEFAULT 0x00000000

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: LINE_END_1ST_PIXEL [02:02] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_LINE_END_1ST_PIXEL_MASK 0x00000004
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_LINE_END_1ST_PIXEL_SHIFT 2
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_LINE_END_1ST_PIXEL_DEFAULT 0x00000000

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: PIC_SYNC_INVALID [01:01] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PIC_SYNC_INVALID_MASK   0x00000002
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PIC_SYNC_INVALID_SHIFT  1
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PIC_SYNC_INVALID_DEFAULT 0x00000000

/* VICE2_VIP1_0_0 :: ERR_STATUS_CLR :: PIC_END_1ST_PIXEL [00:00] */
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PIC_END_1ST_PIXEL_MASK  0x00000001
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PIC_END_1ST_PIXEL_SHIFT 0
#define BCHP_VICE2_VIP1_0_0_ERR_STATUS_CLR_PIC_END_1ST_PIXEL_DEFAULT 0x00000000

/***************************************************************************
 *BVN_CRC_CTRL - BVN CRC Control Register
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: BVN_CRC_CTRL :: INIT_VALUE [31:16] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_INIT_VALUE_MASK           0xffff0000
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_INIT_VALUE_SHIFT          16
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_INIT_VALUE_DEFAULT        0x00000000

/* VICE2_VIP1_0_0 :: BVN_CRC_CTRL :: reserved0 [15:08] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_reserved0_MASK            0x0000ff00
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_reserved0_SHIFT           8

/* VICE2_VIP1_0_0 :: BVN_CRC_CTRL :: PROBE_RATE [07:04] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_MASK           0x000000f0
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_SHIFT          4
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_DEFAULT        0x00000001
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_ERROR_PICTURE_PERIOD 0
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_ONE_PICTURE_PERIOD 1
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_TWO_PICTURE_PERIOD 2
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_THREE_PICTURE_PERIOD 3
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_FOUR_PICTURE_PERIOD 4
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_FIVE_PICTURE_PERIOD 5
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_SIX_PICTURE_PERIOD 6
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_SEVEN_PICTURE_PERIOD 7
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_EIGHT_PICTURE_PERIOD 8
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_NINE_PICTURE_PERIOD 9
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_TEN_PICTURE_PERIOD 10
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_ELEVEN_PICTURE_PERIOD 11
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_TWELVE_PICTURE_PERIOD 12
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_THIRTEEN_PICTURE_PERIOD 13
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_FOURTEEN_PICTURE_PERIOD 14
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_PROBE_RATE_FIFTEEN_PICTURE_PERIOD 15

/* VICE2_VIP1_0_0 :: BVN_CRC_CTRL :: reserved1 [03:02] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_reserved1_MASK            0x0000000c
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_reserved1_SHIFT           2

/* VICE2_VIP1_0_0 :: BVN_CRC_CTRL :: CLEAR [01:01] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_CLEAR_MASK                0x00000002
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_CLEAR_SHIFT               1
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_CLEAR_DEFAULT             0x00000001
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_CLEAR_CLEAR               1
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_CLEAR_NORMAL              0

/* VICE2_VIP1_0_0 :: BVN_CRC_CTRL :: ENABLE [00:00] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_ENABLE_MASK               0x00000001
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_ENABLE_SHIFT              0
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_ENABLE_DEFAULT            0x00000000
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_ENABLE_ON                 1
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_CTRL_ENABLE_OFF                0

/***************************************************************************
 *BVN_CRC_Y_STATUS - BVN CRC Luma Status Register
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: BVN_CRC_Y_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_Y_STATUS_reserved0_MASK        0xffff0000
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_Y_STATUS_reserved0_SHIFT       16

/* VICE2_VIP1_0_0 :: BVN_CRC_Y_STATUS :: VALUE [15:00] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_Y_STATUS_VALUE_MASK            0x0000ffff
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_Y_STATUS_VALUE_SHIFT           0

/***************************************************************************
 *BVN_CRC_C_STATUS - BVN CRC Chroma Status Register
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: BVN_CRC_C_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_C_STATUS_reserved0_MASK        0xffff0000
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_C_STATUS_reserved0_SHIFT       16

/* VICE2_VIP1_0_0 :: BVN_CRC_C_STATUS :: VALUE [15:00] */
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_C_STATUS_VALUE_MASK            0x0000ffff
#define BCHP_VICE2_VIP1_0_0_BVN_CRC_C_STATUS_VALUE_SHIFT           0

/***************************************************************************
 *TPG_FW_CONTROL - TPG FW Control
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: TPG_FW_CONTROL :: reserved0 [31:01] */
#define BCHP_VICE2_VIP1_0_0_TPG_FW_CONTROL_reserved0_MASK          0xfffffffe
#define BCHP_VICE2_VIP1_0_0_TPG_FW_CONTROL_reserved0_SHIFT         1

/* VICE2_VIP1_0_0 :: TPG_FW_CONTROL :: PIC_START [00:00] */
#define BCHP_VICE2_VIP1_0_0_TPG_FW_CONTROL_PIC_START_MASK          0x00000001
#define BCHP_VICE2_VIP1_0_0_TPG_FW_CONTROL_PIC_START_SHIFT         0
#define BCHP_VICE2_VIP1_0_0_TPG_FW_CONTROL_PIC_START_DEFAULT       0x00000000
#define BCHP_VICE2_VIP1_0_0_TPG_FW_CONTROL_PIC_START_NULL          0
#define BCHP_VICE2_VIP1_0_0_TPG_FW_CONTROL_PIC_START_START         1

/***************************************************************************
 *TPG_CONFIG - TPG Configure
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: TPG_CONFIG :: reserved0 [31:01] */
#define BCHP_VICE2_VIP1_0_0_TPG_CONFIG_reserved0_MASK              0xfffffffe
#define BCHP_VICE2_VIP1_0_0_TPG_CONFIG_reserved0_SHIFT             1

/* VICE2_VIP1_0_0 :: TPG_CONFIG :: SOURCE_TPG [00:00] */
#define BCHP_VICE2_VIP1_0_0_TPG_CONFIG_SOURCE_TPG_MASK             0x00000001
#define BCHP_VICE2_VIP1_0_0_TPG_CONFIG_SOURCE_TPG_SHIFT            0
#define BCHP_VICE2_VIP1_0_0_TPG_CONFIG_SOURCE_TPG_DEFAULT          0x00000000
#define BCHP_VICE2_VIP1_0_0_TPG_CONFIG_SOURCE_TPG_DISABLE          0
#define BCHP_VICE2_VIP1_0_0_TPG_CONFIG_SOURCE_TPG_ENABLE           1

/***************************************************************************
 *TPG_PICTURE_SIZE - Active Picture Size
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: TPG_PICTURE_SIZE :: reserved0 [31:27] */
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_reserved0_MASK        0xf8000000
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_reserved0_SHIFT       27

/* VICE2_VIP1_0_0 :: TPG_PICTURE_SIZE :: HSIZE [26:16] */
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_HSIZE_MASK            0x07ff0000
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_HSIZE_SHIFT           16
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_HSIZE_DEFAULT         0x000002d0

/* VICE2_VIP1_0_0 :: TPG_PICTURE_SIZE :: reserved1 [15:11] */
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_reserved1_MASK        0x0000f800
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_reserved1_SHIFT       11

/* VICE2_VIP1_0_0 :: TPG_PICTURE_SIZE :: VSIZE [10:00] */
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_VSIZE_MASK            0x000007ff
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_VSIZE_SHIFT           0
#define BCHP_VICE2_VIP1_0_0_TPG_PICTURE_SIZE_VSIZE_DEFAULT         0x000001e0

/***************************************************************************
 *BLANKING_SIZE - Blanking Period Size
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: BLANKING_SIZE :: reserved0 [31:28] */
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_reserved0_MASK           0xf0000000
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_reserved0_SHIFT          28

/* VICE2_VIP1_0_0 :: BLANKING_SIZE :: HSIZE [27:16] */
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_HSIZE_MASK               0x0fff0000
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_HSIZE_SHIFT              16
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_HSIZE_DEFAULT            0x000001e0

/* VICE2_VIP1_0_0 :: BLANKING_SIZE :: reserved1 [15:12] */
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_reserved1_MASK           0x0000f000
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_reserved1_SHIFT          12

/* VICE2_VIP1_0_0 :: BLANKING_SIZE :: VSIZE [11:00] */
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_VSIZE_MASK               0x00000fff
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_VSIZE_SHIFT              0
#define BCHP_VICE2_VIP1_0_0_BLANKING_SIZE_VSIZE_DEFAULT            0x000001e0

/***************************************************************************
 *PATTERN_SIZE - Pattern Size
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: PATTERN_SIZE :: reserved0 [31:27] */
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_reserved0_MASK            0xf8000000
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_reserved0_SHIFT           27

/* VICE2_VIP1_0_0 :: PATTERN_SIZE :: HSIZE [26:16] */
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_HSIZE_MASK                0x07ff0000
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_HSIZE_SHIFT               16
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_HSIZE_DEFAULT             0x00000078

/* VICE2_VIP1_0_0 :: PATTERN_SIZE :: reserved1 [15:11] */
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_reserved1_MASK            0x0000f800
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_reserved1_SHIFT           11

/* VICE2_VIP1_0_0 :: PATTERN_SIZE :: VSIZE [10:00] */
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_VSIZE_MASK                0x000007ff
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_VSIZE_SHIFT               0
#define BCHP_VICE2_VIP1_0_0_PATTERN_SIZE_VSIZE_DEFAULT             0x00000050

/***************************************************************************
 *STEP_SIZE - Step Size
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: STEP_SIZE :: reserved0 [31:27] */
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_reserved0_MASK               0xf8000000
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_reserved0_SHIFT              27

/* VICE2_VIP1_0_0 :: STEP_SIZE :: HSIZE [26:16] */
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_HSIZE_MASK                   0x07ff0000
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_HSIZE_SHIFT                  16
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_HSIZE_DEFAULT                0x00000001

/* VICE2_VIP1_0_0 :: STEP_SIZE :: reserved1 [15:11] */
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_reserved1_MASK               0x0000f800
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_reserved1_SHIFT              11

/* VICE2_VIP1_0_0 :: STEP_SIZE :: VSIZE [10:00] */
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_VSIZE_MASK                   0x000007ff
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_VSIZE_SHIFT                  0
#define BCHP_VICE2_VIP1_0_0_STEP_SIZE_VSIZE_DEFAULT                0x00000001

/***************************************************************************
 *YCrCb_VALUE - YCrCb value
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: YCrCb_VALUE :: reserved0 [31:24] */
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_reserved0_MASK             0xff000000
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_reserved0_SHIFT            24

/* VICE2_VIP1_0_0 :: YCrCb_VALUE :: Luma [23:16] */
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_Luma_MASK                  0x00ff0000
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_Luma_SHIFT                 16
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_Luma_DEFAULT               0x00000000

/* VICE2_VIP1_0_0 :: YCrCb_VALUE :: Cr_VAL [15:08] */
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_Cr_VAL_MASK                0x0000ff00
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_Cr_VAL_SHIFT               8
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_Cr_VAL_DEFAULT             0x00000000

/* VICE2_VIP1_0_0 :: YCrCb_VALUE :: Cb_VAL [07:00] */
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_Cb_VAL_MASK                0x000000ff
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_Cb_VAL_SHIFT               0
#define BCHP_VICE2_VIP1_0_0_YCrCb_VALUE_Cb_VAL_DEFAULT             0x00000000

/***************************************************************************
 *PIC_RDY_INTR_DLY - Picture ready interrupt to ARC delay value
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: PIC_RDY_INTR_DLY :: reserved0 [31:22] */
#define BCHP_VICE2_VIP1_0_0_PIC_RDY_INTR_DLY_reserved0_MASK        0xffc00000
#define BCHP_VICE2_VIP1_0_0_PIC_RDY_INTR_DLY_reserved0_SHIFT       22

/* VICE2_VIP1_0_0 :: PIC_RDY_INTR_DLY :: DELAY_VAL [21:00] */
#define BCHP_VICE2_VIP1_0_0_PIC_RDY_INTR_DLY_DELAY_VAL_MASK        0x003fffff
#define BCHP_VICE2_VIP1_0_0_PIC_RDY_INTR_DLY_DELAY_VAL_SHIFT       0
#define BCHP_VICE2_VIP1_0_0_PIC_RDY_INTR_DLY_DELAY_VAL_DEFAULT     0x00000001

/***************************************************************************
 *NUMBER_OF_PICS - Number of pictures the TPG will generate
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: NUMBER_OF_PICS :: NUMBER_OF_PICTURES [31:00] */
#define BCHP_VICE2_VIP1_0_0_NUMBER_OF_PICS_NUMBER_OF_PICTURES_MASK 0xffffffff
#define BCHP_VICE2_VIP1_0_0_NUMBER_OF_PICS_NUMBER_OF_PICTURES_SHIFT 0
#define BCHP_VICE2_VIP1_0_0_NUMBER_OF_PICS_NUMBER_OF_PICTURES_DEFAULT 0x00000001

/***************************************************************************
 *TPG_STATUS - TPG status
 ***************************************************************************/
/* VICE2_VIP1_0_0 :: TPG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_VIP1_0_0_TPG_STATUS_reserved0_MASK              0xfffffffe
#define BCHP_VICE2_VIP1_0_0_TPG_STATUS_reserved0_SHIFT             1

/* VICE2_VIP1_0_0 :: TPG_STATUS :: PROCESSING_STATUS [00:00] */
#define BCHP_VICE2_VIP1_0_0_TPG_STATUS_PROCESSING_STATUS_MASK      0x00000001
#define BCHP_VICE2_VIP1_0_0_TPG_STATUS_PROCESSING_STATUS_SHIFT     0
#define BCHP_VICE2_VIP1_0_0_TPG_STATUS_PROCESSING_STATUS_IDLE      0
#define BCHP_VICE2_VIP1_0_0_TPG_STATUS_PROCESSING_STATUS_BUSY      1

#endif /* #ifndef BCHP_VICE2_VIP1_0_0_H__ */

/* End of File */
