<!doctype html>
<html lang="en-us">

  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <title> page table - Dyrone Teng </title>
    <meta name="HandheldFriendly" content="True">
    <meta name="MobileOptimized" content="320">
    <meta name="referrer" content="no-referrer">
    <meta property="og:site_name" content="Dyrone Teng" />
    <meta property="og:locale" content="en_US" />

    <meta property="og:title" content="page table" />
<meta property="og:description" content="Sharing pages Page table is the brige of communitcating between virtual address space in process and physical address space in memory.
The noticeable thing is the &ldquo;direction&rdquo;, page table can be used for mapping from the virtual memory addr to physical memory addr, it&rsquo;s single direction.
Memory management unit (MMU) MMU locates inside the CPU stores a cache of recentlyused mappings from the operating system&rsquo;s page table. This is called the translation lookaside buffer (TLB), which is an associative cache." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/page-table/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2022-07-28T18:24:48+08:00" />
<meta property="article:modified_time" content="2022-07-28T18:24:48+08:00" />



    <meta name="twitter:card" content="summary_large_image" />
    
    <meta name="twitter:title" content="page table" />
    <meta name="twitter:description" content="" />
    

    <meta name="twitter:image" content="" />
    <link rel="canonical" href="/posts/page-table/">
    
    <link rel="stylesheet" href="/css/site.min.css" />
    <link rel="stylesheet" href="css/custom.css" />

    
    
    <link href="/index.xml" rel="alternate" type="application/rss+xml" title="Dyrone Teng" />
    
  </head>

  <body>
    
<div class="mt-xl header">
  <header>
    <div class="container">
      <div class="row justify-content-center">
	<div class="col-auto">
	  <a href="" style="display: contents">
	    <h1 class="name text-center">Teng Long Is Dyrone</h1>
	  </a>
	</div>
      </div>
      <div class="row justify-content-center">
	<div class="nav justify-content-center">
	  <ul>
	    
	    <li class="nav-item justify-content-center mx-auto"> 
	      <a class="nav-link" href="/">
		
		Home
	      </a>
	    </li>
	    
	    <li class="nav-item justify-content-center mx-auto"> 
	      <a class="nav-link" href="/posts/introduce/index.html">
		
		About
	      </a>
	    </li>
	    
	    
	  </ul>
	</div>
      </div>
    </div>
  </header>
</div>

<div class="content">
  <div class="container">
    <div class="row justify-content-center">
      <div class="col-sm-12 col-lg-8">
        <h1 class="mx-0 mx-md-4 single-page-title">page table</h1>
        <div class="markdown page-content">
          <h2 id="sharing-pages">Sharing pages</h2>
<p><img src="https://en.wikipedia.org/wiki/File:Virtual_address_space_and_physical_address_space_relationship.svg" alt="page table" title="PageTable-Wiki"></p>
<p>Page table is the brige of communitcating between virtual address space in
process and physical address space in memory.</p>
<p>The noticeable thing is the &ldquo;direction&rdquo;, page table can be used for mapping from
the virtual memory addr to physical memory addr, it&rsquo;s single direction.</p>
<h2 id="memory-management-unit-mmu">Memory management unit (MMU)</h2>
<p>MMU locates inside the CPU stores a cache of recentlyused mappings from the
operating system&rsquo;s page table. This is called the translation lookaside buffer
(TLB), which is an associative cache.</p>
<p>When a virtual address needs to to translated into a physical address, the TLB
is searched first. When a virtual address needs to be translated into a physical
address, the TLB is searched first. If a match is found, which is known as a TLB
hit, the physical address is returned and memory access can continue. However,
if there is no match, which is called a TLB miss, the MMU or the operating
system&rsquo;s TLB miss handler will typically look up the address mapping in the page
table to see whether a mapping exists, which is called a page walk. If one
exists, it is written back to the TLB, which must be done because the hardware
accesses memory through the TLB in a virtual memory system, and the faulting
instruction is restarted, which may happen in parallel as well. The subsequent
translation will result in a TLB hit, and the memory access will continue.</p>
<p><img src="https://en.wikipedia.org/wiki/File:Page_table_actions.svg" alt="TLB Hit/Miss/Walk" title="TLB Hit/Miss/Walk"></p>
<h2 id="reference">reference</h2>
<p><a href="https://www.youtube.com/watch?v=8hVLcyBkSXY">https://www.youtube.com/watch?v=8hVLcyBkSXY</a></p>


        </div>
      </div>
      <div class="container">
  <span class="row justify-content-center meta" id="footer">
    Copyright Â© 2024 Dyrone Teng
  </span>
  <script defer src="js/custom.js"></script>

</div>

    </div>
  </div>
</div>

  </body>

</html>
