------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 85C Model Setup 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 14.180
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.229
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.041
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.207
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'SYSCLK'
Slack : 9.670
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 14.456
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.219
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.041
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.185
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'SYSCLK'
Slack : 9.673
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 16.052
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.135
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.041
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.310
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'SYSCLK'
Slack : 9.336
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 16.639
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.123
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.041
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'SYSCLK'
Slack : 9.286
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.309
TNS   : 0.000

------------------------------------------------------------
