Library ieee;
use ieee.std_logic_1164.all;

entity Column_Counter is
		port (
		cnt_en			: in std_logic;
		clock				: in std_logic;
		column			: out std_logic_vector(3 downto 0) 
		);
end Column_Counter;

architecture behavior of Column_Counter is
	type stateType is (A,B,C,D);
	signal Counting : stateType;
	
begin 

process(clock, cnt_en)
begin
if cnt_en = '1' and rising_edge(clock) then
	counting <= A;
	case Counting is
		when A =>
			column <= "0111";
			if cnt_en ='1' then
				Counting <= B;
			end if;
		when B =>
			column <= "1011";
			if cnt_en ='1' then
				Counting <= C;
			end if;
		when C =>
			column <= "1101";
			if cnt_en ='1' then
				Counting <= D;
			end if;
		when D =>
			column <= "1110";
			if cnt_en ='1' then
				Counting <= A;
			end if;
	end case;
end if;
end process;
end behavior;