
---------- Begin Simulation Statistics ----------
final_tick                               15746548200489                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174135                       # Simulator instruction rate (inst/s)
host_mem_usage                               17618620                       # Number of bytes of host memory used
host_op_rate                                   287474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5742.44                       # Real time elapsed on the host
host_tick_rate                               16594173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999959140                       # Number of instructions simulated
sim_ops                                    1650801984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095291                       # Number of seconds simulated
sim_ticks                                 95291082531                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2574735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         6227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5019422                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         6227                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu0.num_int_insts                          14                       # number of integer instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2574851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         6173                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5019555                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         6173                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu1.num_fp_insts                           13                       # number of float instructions
system.cpu1.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu1.num_int_insts                          14                       # number of integer instructions
system.cpu1.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2573843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         5771                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5018354                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         5771                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu2.num_fp_insts                           13                       # number of float instructions
system.cpu2.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu2.num_int_insts                          14                       # number of integer instructions
system.cpu2.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            7                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2573850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         5765                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5018358                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         5765                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu3.num_int_insts                          14                       # number of integer instructions
system.cpu3.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      7484725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       15045637                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4723331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9518084                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        130716090                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        97931666                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249999945                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            412717464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.144638                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.144638                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        302028054                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       159571148                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  94945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        18993                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28475728                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.443672                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            96922490                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          27538921                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       58710796                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69427847                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     27595376                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    413427223                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     69383569                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        56211                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    413120226                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        148715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     25370583                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         20786                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     25637305                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2250                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        507989176                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            413077537                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.602647                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        306138162                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.443523                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             413096392                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       405482698                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190915039                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.873639                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.873639                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        11906      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    221793440     53.68%     53.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        17894      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     12497614      3.02%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      8957148      2.17%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5331545      1.29%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     30064245      7.28%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6594409      1.60%     69.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      3034043      0.73%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27037125      6.54%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26779304      6.48%     83.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     13501480      3.27%     86.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     42622579     10.32%     96.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     14050833      3.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     413176441                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      187495664                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    373077556                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    185534141                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    185989157                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            6582112                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015931                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        2874919     43.68%     43.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd          484      0.01%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        117617      1.79%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     45.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       163118      2.48%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt          525      0.01%     47.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        19345      0.29%     48.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       238044      3.62%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt          804      0.01%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1294775     19.67%     71.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       547421      8.32%     79.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1033577     15.70%     95.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       291483      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     232250983                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    745937015                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    227543396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    228149934                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         413427214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        413176441                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       709641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        15150                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      1102438                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    286064431                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.444347                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.631932                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    207870948     72.67%     72.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5953303      2.08%     74.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6024618      2.11%     76.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6446264      2.25%     79.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9594285      3.35%     82.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10779859      3.77%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10016107      3.50%     89.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     11570343      4.04%     93.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17808704      6.23%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    286064431                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.443868                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      1683155                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1401798                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69427847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     27595376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      170970487                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               286159376                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        130715403                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        97931282                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            412717558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.144637                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.144637                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        302027250                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       159570878                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  93584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        18994                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        28475647                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.443669                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            96922352                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          27538841                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       58530745                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69427810                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     27595365                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    413427016                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     69383511                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        56230                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    413119559                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        149120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     25652087                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         20768                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     25918864                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2234                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        507990918                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            413076516                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.602651                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        306141272                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.443519                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             413095550                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       405481994                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190914804                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.873639                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.873639                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        11909      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    221793211     53.68%     53.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        17894      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     12497620      3.02%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      8957164      2.17%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5331542      1.29%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     30064183      7.28%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      6594240      1.60%     69.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      3034043      0.73%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27037031      6.54%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26779191      6.48%     83.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     13501428      3.27%     86.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     42622607     10.32%     96.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     14050859      3.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     413175798                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      187494470                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    373076059                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    185533606                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    185988861                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            6578547                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015922                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2873525     43.68%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     43.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd          484      0.01%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        118008      1.79%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     45.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       163007      2.48%     47.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          509      0.01%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        19395      0.29%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       237087      3.60%     51.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt          683      0.01%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     51.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1293466     19.66%     71.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       547257      8.32%     79.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1033005     15.70%     95.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       292121      4.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     232247966                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    745934999                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    227542910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    228149730                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         413427007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        413175798                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       709367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        15132                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      1105492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    286065792                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.444338                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.631956                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    207877723     72.67%     72.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5947264      2.08%     74.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6026776      2.11%     76.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6444668      2.25%     79.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9590498      3.35%     82.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     10779584      3.77%     86.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10024351      3.50%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     11564464      4.04%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17810464      6.23%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    286065792                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.443866                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1682060                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1401014                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69427810                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     27595365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      170970243                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               286159376                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        130703958                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        97924258                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249979535                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            412683388                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.144731                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.144731                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        302002452                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       159557139                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 107659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        18971                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28473365                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.443545                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            96912409                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          27536233                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       58538737                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69420763                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     27592732                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    413390713                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69376176                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        56425                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    413083939                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        148284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     25682562                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         20768                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     25948793                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2245                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        507944585                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            413041477                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.602655                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        306115531                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.443397                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             413060380                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       405445077                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190898827                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.873568                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.873568                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        11948      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    221775672     53.68%     53.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        17902      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     12496117      3.02%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      8956308      2.17%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5331086      1.29%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     30061579      7.28%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      6593647      1.60%     69.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3034020      0.73%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27034975      6.54%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt       506021      0.12%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26775899      6.48%     83.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     13499939      3.27%     86.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     42618711     10.32%     96.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     14049715      3.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     413140371                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      187478476                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    373043864                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    185517828                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    185971197                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            6579014                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015924                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        2874358     43.69%     43.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     43.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          484      0.01%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     43.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        118641      1.80%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     45.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       162717      2.47%     47.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          511      0.01%     47.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        19369      0.29%     48.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       237510      3.61%     51.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt          732      0.01%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1293038     19.65%     71.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       547205      8.32%     79.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1033226     15.70%     95.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       291223      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     232228961                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    745882934                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    227523649                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    228129005                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         413390704                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        413140371                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       707270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        15332                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1101402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    286051717                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.444286                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.631926                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    207868501     72.67%     72.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5950377      2.08%     74.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6024945      2.11%     76.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6444554      2.25%     79.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9589058      3.35%     82.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10777651      3.77%     86.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10023986      3.50%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11563121      4.04%     93.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17809524      6.23%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    286051717                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.443742                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1682179                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1400743                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69420763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     27592732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      170954116                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               286159376                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        130703747                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97924164                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249979595                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            412683486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.144731                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.144731                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        302002366                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       159557167                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 102651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        18971                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        28473355                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.443547                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            96912785                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          27536316                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       58460207                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69421107                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     27592872                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    413391663                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     69376469                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        56498                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    413084516                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        149559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     25742811                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         20765                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     26009523                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2247                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        507936495                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            413041898                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.602656                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        306110771                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.443398                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             413060859                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       405446117                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190899252                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.873568                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.873568                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        11953      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    221775902     53.68%     53.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        17904      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     53.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     12496126      3.02%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      8956335      2.17%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5331090      1.29%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     30061592      7.28%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      6593598      1.60%     69.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      3034020      0.73%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27034919      6.54%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       506021      0.12%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     26776215      6.48%     83.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     13499992      3.27%     86.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     42618777     10.32%     96.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     14049744      3.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     413141020                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      187478845                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    373044274                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    185517787                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    185971702                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6579710                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015926                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        2873047     43.67%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          484      0.01%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     43.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        117773      1.79%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     45.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       162659      2.47%     47.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     47.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     47.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt          511      0.01%     47.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        19462      0.30%     48.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     48.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       237062      3.60%     51.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt          605      0.01%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     51.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1294196     19.67%     71.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       547622      8.32%     79.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1034827     15.73%     95.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       291462      4.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     232229932                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    745889545                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    227524111                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    228130293                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         413391654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        413141020                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       708110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        15350                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1103176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    286056725                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.444263                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.631973                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    207881048     72.67%     72.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5946722      2.08%     74.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      6018981      2.10%     76.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6442712      2.25%     79.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9593499      3.35%     82.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10775925      3.77%     86.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10019638      3.50%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     11568849      4.04%     93.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17809351      6.23%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    286056725                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.443744                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1683420                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1401630                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69421107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     27592872                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      170954583                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               286159376                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     84374099                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        84374100                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     86451895                       # number of overall hits
system.cpu0.dcache.overall_hits::total       86451896                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4495794                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4495800                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6084055                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6084061                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 436079452365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 436079452365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 436079452365                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 436079452365                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     88869893                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     88869900                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     92535950                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     92535957                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.050588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.050589                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.065748                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065748                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 96997.205024                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96997.075574                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 71675.790631                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71675.719945                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          325                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     7.926829                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          293                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2443650                       # number of writebacks
system.cpu0.dcache.writebacks::total          2443650                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2631780                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2631780                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2631780                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2631780                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1864014                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1864014                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2571970                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2571970                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 165291645897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 165291645897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 244268966853                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 244268966853                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.020975                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020975                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.027794                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027794                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88675.109681                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88675.109681                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 94973.489914                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94973.489914                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2443650                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     57517142                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57517143                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3863343                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3863348                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 384531828921                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 384531828921                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     61380485                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     61380491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.062941                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062941                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 99533.442648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99533.313831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2549148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2549148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1314195                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1314195                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 121317007554                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 121317007554                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 92312.790380                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92312.790380                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26856957                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26856957                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       632451                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       632452                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  51547623444                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  51547623444                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27489408                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27489409                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.023007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 81504.533069                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81504.404198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        82632                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        82632                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       549819                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       549819                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  43974638343                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  43974638343                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.020001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 79980.208656                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79980.208656                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2077796                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2077796                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1588261                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1588261                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      3666057                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      3666057                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.433234                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.433234                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       707956                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       707956                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  78977320956                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  78977320956                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.193111                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.193111                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 111556.821266                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 111556.821266                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.933561                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89088930                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2444162                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.449683                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.004384                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.929177                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000009                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999862                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        742731818                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       742731818                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30572669                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30572690                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30572669                       # number of overall hits
system.cpu0.icache.overall_hits::total       30572690                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          603                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           606                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          603                       # number of overall misses
system.cpu0.icache.overall_misses::total          606                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     86145768                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     86145768                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     86145768                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     86145768                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     30573272                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     30573296                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     30573272                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     30573296                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 142861.970149                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 142154.732673                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 142861.970149                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 142154.732673                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu0.icache.writebacks::total               39                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           86                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           86                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          517                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          517                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     75238686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     75238686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     75238686                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     75238686                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 145529.373308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 145529.373308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 145529.373308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 145529.373308                       # average overall mshr miss latency
system.cpu0.icache.replacements                    39                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30572669                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30572690                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          603                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          606                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     86145768                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     86145768                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     30573272                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     30573296                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 142861.970149                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 142154.732673                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           86                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          517                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     75238686                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     75238686                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 145529.373308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 145529.373308                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          275.811295                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           30573210                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              520                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         58794.634615                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.871222                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   272.940073                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005608                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.533086                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.538694                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244586888                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244586888                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2022676                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2002942                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2305097                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       130854                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       130854                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        422006                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       422006                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2022676                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1079                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7593682                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7594761                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        35776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    312819968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           312855744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1864350                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              119318400                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4439892                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001403                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.037430                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4433663     99.86%     99.86% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                6229      0.14%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4439892                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3299023721                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.5                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         516483                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2485286226                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       583965                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         583965                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       583965                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        583965                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          517                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1860191                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1860717                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          517                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1860191                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1860717                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     74885373                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 239410483178                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 239485368551                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     74885373                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 239410483178                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 239485368551                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          517                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2444156                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2444682                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          517                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2444156                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2444682                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.761077                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.761128                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.761077                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.761128                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 144845.982592                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 128702.097353                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 128705.960418                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 144845.982592                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 128702.097353                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 128705.960418                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1864349                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1864349                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          517                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1860191                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1860708                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          517                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1860191                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1860708                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     74713212                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 238791039575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 238865752787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     74713212                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 238791039575                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 238865752787                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.761077                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.761125                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.761077                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.761125                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 144512.982592                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 128369.097353                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 128373.582952                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 144512.982592                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 128369.097353                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 128373.582952                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1864349                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1040981                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1040981                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1040981                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1040981                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1402704                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1402704                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1402704                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1402704                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       130679                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       130679                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          175                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          175                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        91575                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        91575                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       130854                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       130854                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001337                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001337                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data   523.285714                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total   523.285714                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          175                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          175                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3239089                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3239089                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001337                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001337                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18509.080000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18509.080000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         2281                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         2281                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       419724                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       419725                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  42960743253                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  42960743253                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       422005                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.994595                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.994595                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 102354.745626                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 102354.501764                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       419724                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       419724                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  42820975161                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  42820975161                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.994595                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.994592                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 102021.745626                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 102021.745626                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       581684                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       581684                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          517                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1440467                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1440992                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     74885373                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 196449739925                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 196524625298                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          517                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2022151                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2022676                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.712344                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.712419                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 144845.982592                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 136379.201971                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 136381.482547                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          517                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1440467                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1440984                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     74713212                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 195970064414                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 196044777626                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.712344                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712415                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 144512.982592                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 136046.201971                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 136049.239704                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2100.618580                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5019051                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1866577                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.688906                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.376281                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.004361                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.006490                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    39.643634                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2055.587815                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001313                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.009679                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.501852                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.512846                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1516                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        82174145                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       82174145                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257127958                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  95291072531                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-31925.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-31925.numOps                     0                       # Number of Ops committed
system.cpu0.thread-31925.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     84370717                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        84370718                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     86444038                       # number of overall hits
system.cpu1.dcache.overall_hits::total       86444039                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4497330                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4497336                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      6090003                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6090009                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 434542264425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 434542264425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 434542264425                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 434542264425                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     88868047                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     88868054                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     92534041                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     92534048                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.050607                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050607                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.065814                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065814                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 96622.276868                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96622.147962                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 71353.374444                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71353.304145                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.461538                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2443670                       # number of writebacks
system.cpu1.dcache.writebacks::total          2443670                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      2633236                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2633236                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      2633236                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2633236                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1864094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1864094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2572072                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2572072                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 164586229020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 164586229020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 243317668437                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 243317668437                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.020976                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020976                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.027796                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027796                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 88292.880627                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88292.880627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 94599.866737                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94599.866737                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2443670                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     57514735                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       57514736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3863899                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3863904                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 383029200720                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 383029200720                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     61378634                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     61378640                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.062952                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.062952                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 99130.231075                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99130.102798                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      2549710                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2549710                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1314189                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1314189                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 120594403548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 120594403548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 91763.363982                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91763.363982                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26855982                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26855982                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       633431                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       633432                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  51513063705                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  51513063705                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27489413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27489414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.023043                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.023043                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 81323.875379                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81323.746993                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        83526                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        83526                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       549905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       549905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  43991825472                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  43991825472                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.020004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 79998.955223                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79998.955223                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2073321                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2073321                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1592673                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1592673                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      3665994                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      3665994                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.434445                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.434445                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       707978                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       707978                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  78731439417                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  78731439417                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.193120                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.193120                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 111206.053602                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 111206.053602                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.933233                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           89081311                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2444182                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            36.446268                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.004386                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.928846                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        742716566                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       742716566                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30572492                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30572513                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30572492                       # number of overall hits
system.cpu1.icache.overall_hits::total       30572513                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          599                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           602                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          599                       # number of overall misses
system.cpu1.icache.overall_misses::total          602                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     83163087                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     83163087                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     83163087                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     83163087                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     30573091                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30573115                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     30573091                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30573115                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.125000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.125000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 138836.539232                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138144.662791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 138836.539232                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138144.662791                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           36                       # number of writebacks
system.cpu1.icache.writebacks::total               36                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           85                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           85                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          514                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          514                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     71695899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     71695899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     71695899                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     71695899                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 139486.184825                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 139486.184825                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 139486.184825                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 139486.184825                       # average overall mshr miss latency
system.cpu1.icache.replacements                    36                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30572492                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30572513                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          599                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          602                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     83163087                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     83163087                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     30573091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30573115                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 138836.539232                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138144.662791                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           85                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          514                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     71695899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     71695899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 139486.184825                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 139486.184825                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          276.458581                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30573030                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              517                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         59135.454545                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.871221                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   273.587360                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005608                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.534350                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.539958                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        244585437                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       244585437                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2022689                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2002619                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2305215                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       130943                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       130943                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        422010                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       422010                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2022689                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1070                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7593920                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7594990                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        35392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    312822528                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           312857920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1864128                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              119304192                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4439780                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001391                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.037274                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4433603     99.86%     99.86% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                6177      0.14%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4439780                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3299081464                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.5                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         513818                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2485335843                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       584148                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         584148                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       584148                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        584148                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          514                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1860028                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1860551                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          514                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1860028                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1860551                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     71343252                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 238459945332                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 238531288584                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     71343252                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 238459945332                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 238531288584                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          514                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2444176                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2444699                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          514                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2444176                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2444699                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.761004                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.761055                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.761004                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.761055                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 138800.101167                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 128202.341756                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 128204.649367                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 138800.101167                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 128202.341756                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 128204.649367                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1864126                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1864126                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          514                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1860028                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1860542                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          514                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1860028                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1860542                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     71172090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 237840556008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 237911728098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     71172090                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 237840556008                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 237911728098                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.761004                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.761052                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.761004                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.761052                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 138467.101167                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 127869.341756                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 127872.269531                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 138467.101167                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 127869.341756                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 127872.269531                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1864126                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1040879                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1040879                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1040879                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1040879                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1402822                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1402822                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1402822                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1402822                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       130801                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       130801                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data          142                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total          142                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       109890                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       109890                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       130943                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       130943                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001084                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001084                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data   773.873239                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total   773.873239                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data          142                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total          142                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2628702                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      2628702                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001084                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001084                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18511.985915                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18511.985915                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         2274                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         2274                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       419735                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       419736                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  42978919725                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  42978919725                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       422009                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       422010                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.994611                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.994612                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 102395.367851                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 102395.123899                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       419735                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       419735                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  42839147970                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  42839147970                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.994611                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.994609                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102062.367851                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 102062.367851                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       581874                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       581874                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          514                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1440293                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1440815                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     71343252                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 195481025607                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 195552368859                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2022167                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2022689                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.712252                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.712327                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 138800.101167                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 135723.096347                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 135723.440455                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          514                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1440293                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1440807                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     71172090                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 195001408038                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 195072580128                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.712252                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.712323                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 138467.101167                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 135390.096347                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 135391.194052                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2101.203996                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5019207                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1866354                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.689311                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     5.297666                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.002232                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.007356                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    39.706070                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2056.190671                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001293                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009694                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.502000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.512989                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2228                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1516                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        82175858                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       82175858                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257127958                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  95291072531                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30643.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30643.numOps                      0                       # Number of Ops committed
system.cpu1.thread30643.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     84364679                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        84364680                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     86440524                       # number of overall hits
system.cpu2.dcache.overall_hits::total       86440525                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4495403                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4495409                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6084992                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6084998                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 433450516598                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 433450516598                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 433450516598                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 433450516598                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     88860082                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     88860089                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     92525516                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     92525523                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.050590                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.050590                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.065766                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.065766                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 96420.836263                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96420.707570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 71232.717578                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71232.647340                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          255                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2252                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.083333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   250.222222                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2443473                       # number of writebacks
system.cpu2.dcache.writebacks::total          2443473                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      2632103                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2632103                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      2632103                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2632103                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1863300                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1863300                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2571132                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2571132                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 164211602021                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 164211602021                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 243058153211                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 243058153211                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.020969                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.020969                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.027788                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027788                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 88129.448839                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88129.448839                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 94533.518003                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94533.518003                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2443473                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     57509733                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57509734                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3863378                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3863383                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 381882551184                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 381882551184                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     61373111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     61373117                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.062949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.062949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 98846.799662                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98846.671734                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      2549234                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2549234                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1314144                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1314144                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 120225583071                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 120225583071                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.021412                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.021412                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 91485.851681                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91485.851681                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26854946                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26854946                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       632025                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       632026                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  51567965414                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  51567965414                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27486971                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27486972                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.022994                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.022994                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 81591.654466                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81591.525371                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data        82869                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        82869                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       549156                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       549156                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  43986018950                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  43986018950                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.019979                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019979                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 80097.493153                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80097.493153                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2075845                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2075845                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1589589                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1589589                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      3665434                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      3665434                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.433670                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.433670                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       707832                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       707832                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  78846551190                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  78846551190                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.193110                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.193110                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 111391.617206                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 111391.617206                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.932872                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           89076288                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2443985                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            36.447150                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.004388                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.928484                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000009                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999860                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        742648169                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       742648169                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30570069                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30570090                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30570069                       # number of overall hits
system.cpu2.icache.overall_hits::total       30570090                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          603                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           606                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          603                       # number of overall misses
system.cpu2.icache.overall_misses::total          606                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     89623620                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     89623620                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     89623620                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     89623620                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30570672                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30570696                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30570672                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30570696                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.125000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.125000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 148629.552239                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 147893.762376                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 148629.552239                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 147893.762376                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu2.icache.writebacks::total               37                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           88                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           88                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          515                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          515                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     78462126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     78462126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     78462126                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     78462126                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 152353.642718                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 152353.642718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 152353.642718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 152353.642718                       # average overall mshr miss latency
system.cpu2.icache.replacements                    37                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30570069                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30570090                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          603                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          606                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     89623620                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     89623620                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30570672                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30570696                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 148629.552239                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 147893.762376                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           88                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          515                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     78462126                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     78462126                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 152353.642718                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 152353.642718                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          275.743600                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30570608                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              518                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         59016.617761                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.871222                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   272.872377                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005608                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.532954                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.538562                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        244566086                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       244566086                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2022496                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2002500                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2302173                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       130163                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       130163                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        422007                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       422007                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2022499                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1073                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591772                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7592845                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        35520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    312797312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           312832832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1861163                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              119114432                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4435837                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001301                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.036052                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4430064     99.87%     99.87% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5773      0.13%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4435837                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3298540850                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         514485                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2484879300                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       586454                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         586455                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       586454                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        586455                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          514                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1857528                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1858051                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          514                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1857528                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1858051                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     78105483                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 238196119430                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 238274224913                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     78105483                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 238196119430                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 238274224913                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          515                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2443982                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2444506                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          515                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2443982                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2444506                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.998058                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.760042                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.760093                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.998058                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.760042                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.760093                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 151956.192607                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 128232.855402                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 128238.796951                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 151956.192607                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 128232.855402                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 128238.796951                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1861162                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1861162                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          514                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1857528                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1858042                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          514                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1857528                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1858042                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     77934321                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 237577563605                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 237655497926                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     77934321                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 237577563605                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 237655497926                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.998058                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.760042                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.760089                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.998058                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.760042                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.760089                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 151623.192607                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 127899.855940                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 127906.418653                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 151623.192607                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 127899.855940                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 127906.418653                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1861162                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1042445                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1042445                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1042445                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1042445                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1401062                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1401062                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1401062                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1401062                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       130161                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       130161                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       130163                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       130163                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        45288                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        22644                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         2486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         2486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       419520                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       419521                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  42977492153                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  42977492153                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       422006                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       422007                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.994109                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.994109                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 102444.441631                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 102444.197437                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       419520                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       419520                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  42837791993                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  42837791993                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.994109                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.994107                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 102111.441631                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 102111.441631                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       583968                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       583969                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1438008                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1438530                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     78105483                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 195218627277                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 195296732760                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          515                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2021976                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2022499                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.998058                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.711189                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.711264                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 151956.192607                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 135756.287362                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 135761.320765                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1438008                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1438522                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     77934321                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 194739771612                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 194817705933                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.998058                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.711189                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711260                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 151623.192607                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 135423.288057                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 135429.076464                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2238.282299                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5018172                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1863466                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.692924                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.468938                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.005944                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   144.582698                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2085.224720                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001091                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000246                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.035299                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.509088                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.546456                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1473                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        82154298                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       82154298                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257127958                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  95291072531                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30643.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30643.numOps                      0                       # Number of Ops committed
system.cpu2.thread30643.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     84372262                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        84372263                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     86449562                       # number of overall hits
system.cpu3.dcache.overall_hits::total       86449563                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4489668                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4489674                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      6077877                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6077883                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 435032496368                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 435032496368                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 435032496368                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 435032496368                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     88861930                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     88861937                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     92527439                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     92527446                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050524                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.050524                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.065687                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.065687                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 96896.362129                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96896.232637                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 71576.390303                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 71576.319644                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          282                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3543                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.529412                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   354.300000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2443471                       # number of writebacks
system.cpu3.dcache.writebacks::total          2443471                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2626394                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2626394                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2626394                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2626394                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1863274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1863274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2571116                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2571116                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 164965211657                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 164965211657                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 243786809825                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 243786809825                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.020968                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020968                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.027788                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027788                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88535.133135                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88535.133135                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94817.507193                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94817.507193                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2443471                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     57516881                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       57516882                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3858068                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3858073                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 383471224587                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 383471224587                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     61374949                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     61374955                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.062861                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.062861                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 99394.625649                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99394.496835                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2543939                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2543939                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1314129                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1314129                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 120989515707                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 120989515707                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 92068.218346                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92068.218346                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26855381                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26855381                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       631600                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       631601                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  51561271781                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  51561271781                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27486981                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27486982                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.022978                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.022978                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 81635.959121                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81635.829869                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        82455                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        82455                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       549145                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       549145                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  43975695950                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  43975695950                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.019978                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.019978                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 80080.299283                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80080.299283                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2077300                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2077300                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1588209                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1588209                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      3665509                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      3665509                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.433285                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.433285                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       707842                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       707842                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  78821598168                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  78821598168                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.193109                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.193109                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 111354.791278                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 111354.791278                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.932507                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           89085387                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2443983                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            36.450903                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.004395                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.928113                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000009                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999860                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999868                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        742663551                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       742663551                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30570147                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30570168                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30570147                       # number of overall hits
system.cpu3.icache.overall_hits::total       30570168                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          597                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           600                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          597                       # number of overall misses
system.cpu3.icache.overall_misses::total          600                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     82523061                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     82523061                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     82523061                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     82523061                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     30570744                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30570768                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     30570744                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30570768                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.125000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.125000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 138229.582915                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 137538.435000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 138229.582915                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 137538.435000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu3.icache.writebacks::total               37                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           83                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           83                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          514                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     71907021                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     71907021                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     71907021                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     71907021                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 139896.928016                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 139896.928016                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 139896.928016                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 139896.928016                       # average overall mshr miss latency
system.cpu3.icache.replacements                    37                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30570147                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30570168                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          597                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          600                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     82523061                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     82523061                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     30570744                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30570768                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 138229.582915                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 137538.435000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           83                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     71907021                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     71907021                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 139896.928016                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 139896.928016                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          275.169384                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30570685                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              517                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         59130.918762                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.871223                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   272.298162                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005608                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.531832                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.537440                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        244566661                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       244566661                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2022491                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2002520                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2302179                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       130163                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       130163                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        422010                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       422010                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2022493                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1071                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7591767                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7592838                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        35456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    312797120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           312832576                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1861191                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              119116224                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4435865                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001300                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036033                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4430098     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5767      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4435865                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3298542469                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         513486                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2484878301                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       586419                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         586420                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       586419                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        586420                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          513                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1857561                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1858083                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          513                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1857561                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1858083                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     71551044                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 238925253893                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 238996804937                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     71551044                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 238925253893                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 238996804937                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          514                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2443980                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2444503                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          514                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2443980                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2444503                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.998054                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.760056                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.760107                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.998054                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.760056                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.760107                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 139475.719298                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 128623.099803                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 128625.473102                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 139475.719298                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 128623.099803                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 128625.473102                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1861190                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1861190                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          513                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1857561                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1858074                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          513                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1857561                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1858074                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     71380215                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 238306686746                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 238378066961                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     71380215                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 238306686746                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 238378066961                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.998054                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.760056                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.760103                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.998054                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.760056                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.760103                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 139142.719298                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 128290.100161                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 128293.096486                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 139142.719298                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 128290.100161                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 128293.096486                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1861190                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1042432                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1042432                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1042432                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1042432                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1401073                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1401073                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1401073                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1401073                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       130161                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       130161                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       130163                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       130163                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000015                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        46287                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        46287                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 23143.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 23143.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         2488                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         2488                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       419521                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       419522                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  42967609378                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  42967609378                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       422009                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       422010                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.994104                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.994104                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 102420.640154                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 102420.396017                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       419521                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       419521                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  42827908885                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  42827908885                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.994104                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.994102                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 102087.640154                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 102087.640154                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       583931                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       583932                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          513                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1438040                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1438561                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     71551044                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 195957644515                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 196029195559                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2021971                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2022493                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.998054                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.711207                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.711281                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 139475.719298                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 136267.172342                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 136267.558733                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          513                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1438040                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1438553                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     71380215                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 195478777861                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 195550158076                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.998054                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.711207                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.711277                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 139142.719298                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 135934.172805                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 135935.317000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2238.337797                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5018168                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1863494                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.692881                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118291                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.541406                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.005945                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   144.655543                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2085.134904                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001109                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000246                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.035316                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.509066                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.546469                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2304                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1474                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        82154246                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       82154246                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257127958                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  95291072531                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5758893                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5545667                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3583396                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           3020590                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               321                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              321                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            1678504                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           1678504                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5758898                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5580088                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5579488                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571501                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      5571599                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                22302676                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    238017344                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    237993792                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    237660544                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    237664768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                951336448                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4722418                       # Total snoops (count)
system.l3bus.snoopTraffic                   108916992                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           12283662                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000638                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 12283657    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        5      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             12283662                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           7534937963                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1244986180                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          1244938078                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1243398117                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          1243193205                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       661885                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       661770                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       659436                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       659553                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             2642644                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       661885                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       661770                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       659436                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       659553                       # number of overall hits
system.l3cache.overall_hits::total            2642644                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          517                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1198306                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          514                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1198258                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          514                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1198092                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          513                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1198008                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4794758                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          517                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1198306                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          514                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1198258                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          514                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1198092                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          513                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1198008                       # number of overall misses
system.l3cache.overall_misses::total          4794758                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     72624302                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 221647559573                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     69076851                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 220710354554                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     75839084                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 220487036148                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     69270989                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 221205992307                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 884337753808                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     72624302                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 221647559573                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     69076851                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 220710354554                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     75839084                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 220487036148                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     69270989                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 221205992307                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 884337753808                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          517                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1860191                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          514                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1860028                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          514                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1857528                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          513                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1857561                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         7437402                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          517                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1860191                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          514                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1860028                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          514                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1857528                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          513                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1857561                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        7437402                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.644184                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.644215                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.644993                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.644936                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.644682                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.644184                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.644215                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.644993                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.644936                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.644682                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 140472.537718                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 184967.411974                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 134390.760700                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 184192.681838                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 147546.856031                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 184031.807364                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 135031.167641                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 184644.837353                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 184438.454205                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 140472.537718                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 184967.411974                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 134390.760700                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 184192.681838                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 147546.856031                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 184031.807364                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 135031.167641                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 184644.837353                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 184438.454205                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1701828                       # number of writebacks
system.l3cache.writebacks::total              1701828                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          517                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1198306                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          514                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1198258                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          514                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1198092                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          513                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1198008                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4794722                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          517                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1198306                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          514                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1198258                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          514                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1198092                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          513                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1198008                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4794722                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     69181082                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 213666841613                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     65653611                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 212729956274                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     72415844                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 212507743428                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     65854409                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 213227259027                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 852404905288                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     69181082                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 213666841613                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     65653611                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 212729956274                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     72415844                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 212507743428                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     65854409                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 213227259027                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 852404905288                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.644184                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.644215                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.644993                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.644936                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.644677                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.644184                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.644215                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.644993                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.644936                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.644677                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 133812.537718                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 178307.411974                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 127730.760700                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 177532.681838                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 140886.856031                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 177371.807364                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 128371.167641                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 177984.837353                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 177779.839016                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 133812.537718                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 178307.411974                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 127730.760700                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 177532.681838                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 140886.856031                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 177371.807364                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 128371.167641                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 177984.837353                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 177779.839016                       # average overall mshr miss latency
system.l3cache.replacements                   4722418                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3843839                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3843839                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3843839                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3843839                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3583396                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3583396                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3583396                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3583396                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          174                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          140                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             316                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             5                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          321                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.005714                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.014085                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.015576                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        33300                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        17649                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        84249                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.005714                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.014085                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.015576                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17649                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total 16849.800000                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       195426                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       195444                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       195222                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       195240                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           781332                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data       224298                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       224291                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       224298                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       224281                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         897172                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  38371823344                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  38391530897                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  38394876562                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  38383739079                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 153541969882                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       419724                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       419735                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       419520                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       419521                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      1678504                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.534394                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.534363                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.534654                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.534612                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.534507                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 171075.191682                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 171168.396846                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 171177.971101                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 171141.287398                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 171139.948507                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       224298                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       224291                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       224298                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       224281                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       897168                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  36877998664                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  36897752837                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  36901051882                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  36890027619                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 147566831002                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.534394                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.534363                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.534654                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.534612                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.534505                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 164415.191682                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 164508.396846                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 164517.971101                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 164481.287398                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 164480.711530                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       466459                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       466326                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       464214                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       464313                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1861312                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          517                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       974008                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          514                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       973967                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       973794                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          513                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       973727                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      3897586                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     72624302                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 183275736229                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     69076851                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 182318823657                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     75839084                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 182092159586                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     69270989                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 182822253228                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 730795783926                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          517                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1440467                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1440293                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1438008                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          513                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1438040                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5758898                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.676175                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.676228                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.677183                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.677121                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.676794                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 140472.537718                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 188166.561495                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 134390.760700                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 187191.992806                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 147546.856031                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 186992.484638                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 135031.167641                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 187755.144130                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 187499.591780                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          517                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       974008                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          514                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       973967                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          514                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       973794                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          513                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       973727                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      3897554                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     69181082                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 176788842949                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     65653611                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 175832203437                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     72415844                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 175606691546                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     65854409                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 176337231408                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 704838074286                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.676175                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.676228                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.677183                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.677121                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.676788                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 133812.537718                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 181506.561495                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 127730.760700                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 180531.992806                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 140886.856031                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 180332.484638                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 128371.167641                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 181095.144130                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 180841.131203                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            63868.009017                       # Cycle average of tags in use
system.l3cache.tags.total_refs               10070195                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              7427221                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.355850                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651316945737                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 63868.009017                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.974548                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.974548                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61843                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          685                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6109                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        39857                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        15192                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.943649                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            245266549                       # Number of tag accesses
system.l3cache.tags.data_accesses           245266549                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1701828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1197565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1197553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1197429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1197325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001064541584                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       105247                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       105247                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7214730                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1624884                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4794722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1701828                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4794722                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1701828                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2792                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       905                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4794722                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1701828                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  367148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  400155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  382079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  410900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  436289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  446976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  377867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  335952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  302421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  272333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 226979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 191086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 147927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 120327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  97190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  79655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  59862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  48900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  40037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  29937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   8157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   4580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   2252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   1365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  29564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  38530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  47946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  57526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  66727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  76358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  85937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  95999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 106139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 114631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 123120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 128203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 125743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  55490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  43465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  34465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  28086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  22651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  18812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  15754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  13323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  11786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  10263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   9147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   8261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   7142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   6784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   6168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   5944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   5811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   5577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   5353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   5271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   5164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   5237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   5396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   5849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   8553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   9605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  10593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 11534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 12215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 12674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 12925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 12989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 12902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 12998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 13263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 13256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  9141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  5150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  1052                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       105247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.523825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    202.909964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       105136     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           84      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           20      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        105247                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       105247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.169383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.108869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.508731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        105087     99.85%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           109      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            24      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1584-1599            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        105247                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  178688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               306862208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            108916992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3220.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1142.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   95290917363                       # Total gap between requests
system.mem_ctrls.avgGap                      14667.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        33088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     76644160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     76643392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     76635456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        32832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     76628800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    108913856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 347230.812382006960                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 804316185.358332991600                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 345215.933393329964                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 804308125.842378258705                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 345215.933393329964                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 804224844.177513003349                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 344544.307063770946                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 804154995.039238810539                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1142959583.490598440170                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1198306                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1198258                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1198092                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          513                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1198008                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1701828                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     49785373                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 168668402208                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     46353042                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 167736036445                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     53130666                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 167517268806                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     46594839                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 168238969834                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6056841140344                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     96296.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    140755.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     90181.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    139983.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    103367.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    139820.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     90828.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    140432.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3559020.74                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          2689300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              23465                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    57627                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 167775                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        33088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     76691584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     76688512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     76677888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        32832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     76672512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     306864512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       132480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    108916992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    108916992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1198306                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1198258                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1198092                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          513                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1198008                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4794758                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1701828                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1701828                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       347231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    804813860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       345216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    804781622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       345216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    804670132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       344544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    804613716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3220285717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       347231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       345216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       345216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       344544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1390267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1142992493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1142992493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1142992493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       347231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    804813860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       345216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    804781622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       345216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    804670132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       344544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    804613716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4363278210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4791930                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1701779                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       151397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       151878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       147328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       147289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       154731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       154765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       139613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       139525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       153889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       153842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       148884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       148901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       145320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       145371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       147859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       147871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       158006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       157493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       147809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       147819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       152220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       152281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       155787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       155839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       147944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       147952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       145628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       145683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       151607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       151577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       147924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       147898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        50428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        50516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        56991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        56991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        48730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        48751                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        56990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        56970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        47379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        47366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        59269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        59300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        47075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        47088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        57941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        57956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        47706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        47579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        58704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        58722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        48963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        48976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        62087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        62121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        45327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        45324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        59011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        59014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        46477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        46450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        57795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        57782                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            588536101653                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15966710760                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       672356541213                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               122818.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          140310.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3188233                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             616085                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           36.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2689383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   154.532230                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.284092                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   200.993470                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1546522     57.50%     57.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       767260     28.53%     86.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       128883      4.79%     90.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        62954      2.34%     93.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        38953      1.45%     94.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        28201      1.05%     95.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        23308      0.87%     96.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        19390      0.72%     97.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        73912      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2689383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             306683520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          108913856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3218.386357                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1142.959583                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   22.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               16.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    8387543560.031922                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    11151098459.726583                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   20156375663.423916                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6396129564.384224                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 33972230174.206875                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 79164535994.207596                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1378976700.595502                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  160606890116.568268                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1685.434627                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1382032066                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8582700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85326340465                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3897586                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1701828                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3020588                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq            897172                       # Transaction distribution
system.membus.trans_dist::ReadExResp           897172                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3897586                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     14311937                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     14311937                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               14311937                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    415781504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    415781504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               415781504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4794763                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4794763    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4794763                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          5436562757                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8736730767                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       28545775                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     20485454                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        19026                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      9265710                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        9265248                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.995014                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2181073                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2306230                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2305404                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          826                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       710593                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        18901                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    285965763                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.443241                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.877709                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    214072962     74.86%     74.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     11957755      4.18%     79.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4543617      1.59%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5268579      1.84%     82.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3243583      1.13%     83.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2150807      0.75%     84.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1647048      0.58%     84.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2395213      0.84%     85.77% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     40686199     14.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    285965763                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249999945                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     412717464                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           96736343                       # Number of memory references committed
system.switch_cpus0.commit.loads             69246932                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28461133                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         185446632                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          289170471                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2180878                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    221582463     53.69%     53.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     12496933      3.03%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8951504      2.17%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5331016      1.29%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     30057661      7.28%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6587606      1.60%     69.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      3034039      0.74%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     27027746      6.55%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     26698894      6.47%     83.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     13453228      3.26%     86.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     42548038     10.31%     96.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     14036183      3.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    412717464                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     40686199                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4131033                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    222128664                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         54238747                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5545191                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         20786                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      9251122                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          129                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     413724880                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          641                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           69383415                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           27538921                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1092542                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                14186                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        85180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250969120                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           28545775                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     13751725                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            285958314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          41826                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         30573272                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    286064431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.447661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.890134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       219352647     76.68%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5816376      2.03%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2613723      0.91%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6774311      2.37%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2483925      0.87%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3033701      1.06%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3386200      1.18%     85.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3492289      1.22%     86.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39111259     13.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    286064431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.099755                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.877026                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           30573276                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            4331523                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         180901                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2250                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        105963                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            34                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  95291082531                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         20786                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         6404064                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       88346294                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         57411495                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    133881782                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     413597336                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       139506                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       7361022                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      32608258                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      96324988                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    448921391                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1010649247                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       406080334                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        302445322                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    448024325                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          896915                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         27960300                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               658707621                       # The number of ROB reads
system.switch_cpus0.rob.writes              826955006                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249999945                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          412717464                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       28545656                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20485390                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        19024                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      9265643                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        9265190                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.995111                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2181062                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2306206                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2305405                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          801                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           75                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       710410                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        18902                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    285967170                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.443234                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.877747                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    214080364     74.86%     74.86% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     11952831      4.18%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4542130      1.59%     80.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5267971      1.84%     82.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3243399      1.13%     83.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2150559      0.75%     84.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1647854      0.58%     84.93% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2393457      0.84%     85.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     40688605     14.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    285967170                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     412717558                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           96736354                       # Number of memory references committed
system.switch_cpus1.commit.loads             69246941                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28461135                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         185446675                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          289170534                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2180879                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    221582523     53.69%     53.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     12496939      3.03%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8951504      2.17%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5331020      1.29%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     30057671      7.28%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      6587606      1.60%     69.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      3034039      0.74%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     27027749      6.55%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     26698895      6.47%     83.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     13453230      3.26%     86.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     42548046     10.31%     96.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     14036183      3.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    412717558                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     40688605                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4129040                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    222133495                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         54235617                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      5546862                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         20768                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9251152                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     413725129                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          645                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           69383371                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           27538841                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1092551                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                14186                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        85257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250968405                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           28545656                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13751657                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            285959593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          41790                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         30573091                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    286065792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.447651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.890127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       219354185     76.68%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5816001      2.03%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2614118      0.91%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         6774897      2.37%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         2482933      0.87%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3034683      1.06%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3384760      1.18%     85.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3493049      1.22%     86.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        39111166     13.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    286065792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.099754                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.877023                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           30573098                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4333393                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         180851                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2234                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        105951                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  95291082531                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         20768                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6402305                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       88509415                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         57410769                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    133722525                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     413597507                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       131964                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       7400569                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      32501098                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      96272782                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    448921715                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1010649854                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       406080889                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        302445330                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    448024440                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          897164                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         27961995                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               658706533                       # The number of ROB reads
system.switch_cpus1.rob.writes              826954761                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          412717558                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       28543441                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     20483529                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        19004                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      9265211                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        9264758                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.995111                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2180924                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2306214                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2305301                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          913                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           71                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       708270                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        18889                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    285953442                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.443184                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.877696                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    214070321     74.86%     74.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     11953571      4.18%     79.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4542558      1.59%     80.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5268377      1.84%     82.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3242936      1.13%     83.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2149668      0.75%     84.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1646764      0.58%     84.93% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2395074      0.84%     85.77% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     40684173     14.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    285953442                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249979535                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     412683388                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           96727668                       # Number of memory references committed
system.switch_cpus2.commit.loads             69240692                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          28458938                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         185430589                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          289147332                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2180738                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    221565296     53.69%     53.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        17852      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     12495451      3.03%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8950758      2.17%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5330597      1.29%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     30055033      7.28%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      6586907      1.60%     69.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3034015      0.74%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     27025536      6.55%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       506021      0.12%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     26696277      6.47%     83.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     13451857      3.26%     86.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     42544415     10.31%     96.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     14035119      3.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    412683388                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     40684173                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         4125958                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    222124436                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         54237031                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      5543514                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         20768                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      9250745                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     413689418                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          645                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69375986                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           27536233                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1092276                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                14185                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        80341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250944902                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           28543441                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13750983                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            285950389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          41790                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         30570672                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    286051717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.447589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.890102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       219346808     76.68%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5816760      2.03%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2613388      0.91%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6773028      2.37%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2481863      0.87%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3033504      1.06%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3385690      1.18%     85.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3491748      1.22%     86.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        39108928     13.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    286051717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.099747                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.876941                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30570686                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   39                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            4332048                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         180062                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2245                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        105739                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  95291082531                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         20768                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         6396417                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       88456673                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         57410988                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    133766861                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     413561868                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       135109                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       7323299                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      32345275                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      96474410                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    448884046                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1010559953                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       406044876                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        302418430                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    447988807                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          895180                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         27936149                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               658660927                       # The number of ROB reads
system.switch_cpus2.rob.writes              826881768                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249979535                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          412683388                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       28543497                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     20483552                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        19008                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      9265212                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        9264758                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.995100                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2180916                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2306252                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2305289                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          963                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       709156                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        18883                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    285958381                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.443159                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.877619                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    214070750     74.86%     74.86% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     11955586      4.18%     79.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4542984      1.59%     80.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5269673      1.84%     82.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3245387      1.13%     83.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2149762      0.75%     84.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1647722      0.58%     84.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2395913      0.84%     85.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     40680604     14.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    285958381                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249979595                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     412683486                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           96727708                       # Number of memory references committed
system.switch_cpus3.commit.loads             69240704                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          28458947                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         185430623                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          289147415                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2180740                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    221565343     53.69%     53.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        17852      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     12495451      3.03%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8950758      2.17%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5330599      1.29%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     30055034      7.28%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      6586911      1.60%     69.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      3034016      0.74%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     27025539      6.55%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       506021      0.12%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     26696282      6.47%     83.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     13451875      3.26%     86.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     42544422     10.31%     96.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     14035129      3.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    412683486                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     40680604                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         4121375                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    222132714                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         54240825                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5541036                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         20765                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      9250748                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          128                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     413690295                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          657                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           69376213                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           27536316                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1092290                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                14185                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        77332                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250945874                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           28543497                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13750963                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            285958477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          41784                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         30570744                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    286056725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.447568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.890083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       219350970     76.68%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5816053      2.03%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2615419      0.91%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         6773317      2.37%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         2482165      0.87%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3032211      1.06%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3385577      1.18%     85.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3491481      1.22%     86.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        39109532     13.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    286056725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.099747                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.876944                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           30570748                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15746548200489                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            4330362                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         180400                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2247                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        105868                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            58                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  95291082531                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         20765                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         6393449                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       88561774                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         57411052                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    133669675                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     413562558                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       135573                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7424138                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      32389679                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      96334093                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    448884648                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1010561938                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       406046034                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        302418812                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    447988885                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          895668                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         27939079                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               658670419                       # The number of ROB reads
system.switch_cpus3.rob.writes              826883814                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249979595                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          412683486                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
