# Reading D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
vdel -all -lib work
do tb_p4_adder_compile_script.tcl
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(23): near "=": expecting ':'
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(24): (vcom-1136) Unknown identifier "n_bit_log2".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(24): (vcom-1136) Unknown identifier "charvector".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(24): Cannot resolve expression type.
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(24): Type error in range expression.
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(74): (vcom-1348) Prefix (indexed name) of indexed name is not an array.
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(79): (vcom-1348) Prefix (indexed name) of indexed name is not an array.
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(93): (vcom-1348) Prefix (indexed name) of indexed name is not an array.
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(105): (vcom-1348) Prefix (indexed name) of indexed name is not an array.
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(122): (vcom-1136) Unknown identifier "carry".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(134): (vcom-1136) Unknown identifier "carry".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(140): (vcom-1136) Unknown identifier "carry".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(144): VHDL Compiler exiting
# ** Error: D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./tb_p4_adder_compile_script.tcl line 33
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom "../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd""
do tb_p4_adder_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(24): (vcom-1136) Unknown identifier "charvector".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(74): (vcom-1348) Prefix (indexed name) of indexed name is not an array.
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(79): (vcom-1348) Prefix (indexed name) of indexed name is not an array.
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(93): (vcom-1348) Prefix (indexed name) of indexed name is not an array.
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(105): (vcom-1348) Prefix (indexed name) of indexed name is not an array.
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(122): (vcom-1136) Unknown identifier "carry".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(134): (vcom-1136) Unknown identifier "carry".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(140): (vcom-1136) Unknown identifier "carry".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(144): VHDL Compiler exiting
# ** Error: D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./tb_p4_adder_compile_script.tcl line 33
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom "../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd""
do tb_p4_adder_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(122): (vcom-1136) Unknown identifier "carry".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(134): (vcom-1136) Unknown identifier "carry".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(140): (vcom-1136) Unknown identifier "carry".
# 
# ** Error: ../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd(144): VHDL Compiler exiting
# ** Error: D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./tb_p4_adder_compile_script.tcl line 33
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom "../simulation/components/adders/p4_components/p4_carries_generator_components/p4_carries_logic_network.vhd""
do tb_p4_adder_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_p4_adder
# -- Compiling architecture behavioral of tb_p4_adder
# -- Compiling configuration cfg_tb_p4_adder_structural
# -- Loading entity tb_p4_adder
# -- Loading architecture behavioral of tb_p4_adder
# -- Loading entity p4_adder
# -- Loading configuration cfg_p4_adder_structural
vsim -voptargs=+acc work.p4_carries_logic_network
# vsim -voptargs=+acc work.p4_carries_logic_network 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate(behavioral)
# Loading work.pg_block(structural)
run
add waves
# bad option "waves": should be one of...
#   add atv ?options? ?arg arg ...?
#   add button text action ?disable? ?options? ?help?
#   add dataflow ?options? ?arg arg ...?
#   add lists ?options? ?arg arg ...?
#   add log ?options? ?arg arg ...?
#   add memory options ?arg arg ...?
#   add message ?options? ?arg arg ...?
#   add monitor ?options? ?arg arg ...?
#   add schematic ?options? ?arg arg ...?
#   add testbrowser ?options? ?arg arg ...?
#   add virtual ?options? ?arg arg ...?
#   add watch ?options? ?arg arg ...?
#   add wave ?options? ?arg arg ...?
add wave *
vsim -voptargs=+acc work.tb_p4_adder
# vsim -voptargs=+acc work.tb_p4_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_p4_adder(behavioral)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.and_gate(behavioral)
# Loading work.xor_gate(behavioral)
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.or_gate(behavioral)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.mux_n_2_1(structural)
# Loading work.not_gate(behavioral)
# Loading work.and_gate_n(structural)
# Loading work.or_gate_n(structural)
# ** Warning: Design size of 806 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave *
run -all
# ** Failure: Testbench finished!
#    Time: 5 ns  Iteration: 0  Process: /tb_p4_adder/line__43 File: ../simulation/components/adders/tb_p4_adder.vhd
# Break in Process line__43 at ../simulation/components/adders/tb_p4_adder.vhd line 63
do tb_p4_adder_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_p4_adder
# -- Compiling architecture behavioral of tb_p4_adder
# -- Compiling configuration cfg_tb_p4_adder_structural
# -- Loading entity tb_p4_adder
# -- Loading architecture behavioral of tb_p4_adder
# -- Loading entity p4_adder
# -- Loading configuration cfg_p4_adder_structural
vsim -voptargs=+acc work.tb_p4_adder
# vsim -voptargs=+acc work.tb_p4_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_p4_adder(behavioral)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.and_gate(behavioral)
# Loading work.xor_gate(behavioral)
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.or_gate(behavioral)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.mux_n_2_1(structural)
# Loading work.not_gate(behavioral)
# Loading work.and_gate_n(structural)
# Loading work.or_gate_n(structural)
add wave *
run -all
# ** Failure: Testbench finished!
#    Time: 5 ns  Iteration: 0  Process: /tb_p4_adder/line__43 File: ../simulation/components/adders/tb_p4_adder.vhd
# Break in Process line__43 at ../simulation/components/adders/tb_p4_adder.vhd line 63
restart
add wave dut/*
add wave dut/p4_sum_generator/*
# (vish-4014) No objects found matching 'dut/p4_sum_generator/*'.
add wave dut/sum_generator/*
# (vish-4014) No objects found matching 'dut/sum_generator/*'.
add wave dut/sg/*
add wave dut/cg/*
run -all
# ** Failure: Testbench finished!
#    Time: 5 ns  Iteration: 0  Process: /tb_p4_adder/line__43 File: ../simulation/components/adders/tb_p4_adder.vhd
# Break in Process line__43 at ../simulation/components/adders/tb_p4_adder.vhd line 63
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_p4_adder
# -- Compiling architecture behavioral of tb_p4_adder
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd(58): No feasible entries for prefix operator "not".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd(58): Bad expression in right operand of infix expression "+".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd(58): No feasible entries for subprogram "CONV_STD_LOGIC_VECTOR".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd(67): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_p4_adder
# -- Compiling architecture behavioral of tb_p4_adder
# -- Compiling configuration cfg_tb_p4_adder_structural
# -- Loading entity tb_p4_adder
# -- Loading architecture behavioral of tb_p4_adder
# -- Loading entity p4_adder
# -- Loading configuration cfg_p4_adder_structural
vsim -voptargs=+acc work.tb_p4_adder
# vsim -voptargs=+acc work.tb_p4_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_p4_adder(behavioral)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.and_gate(behavioral)
# Loading work.xor_gate(behavioral)
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.or_gate(behavioral)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.mux_n_2_1(structural)
# Loading work.not_gate(behavioral)
# Loading work.and_gate_n(structural)
# Loading work.or_gate_n(structural)
add wave *
run -all
# ** Failure: Testbench finished!
#    Time: 5 ns  Iteration: 0  Process: /tb_p4_adder/line__43 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd
# Break in Process line__43 at D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd line 64
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_p4_adder
# -- Compiling architecture behavioral of tb_p4_adder
# -- Compiling configuration cfg_tb_p4_adder_structural
# -- Loading entity tb_p4_adder
# -- Loading architecture behavioral of tb_p4_adder
# -- Loading entity p4_adder
# -- Loading configuration cfg_p4_adder_structural
vsim -voptargs=+acc work.tb_p4_adder
# vsim -voptargs=+acc work.tb_p4_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_p4_adder(behavioral)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.and_gate(behavioral)
# Loading work.xor_gate(behavioral)
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.or_gate(behavioral)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.mux_n_2_1(structural)
# Loading work.not_gate(behavioral)
# Loading work.and_gate_n(structural)
# Loading work.or_gate_n(structural)
add wve *
# bad option "wve": should be one of...
#   add atv ?options? ?arg arg ...?
#   add button text action ?disable? ?options? ?help?
#   add dataflow ?options? ?arg arg ...?
#   add lists ?options? ?arg arg ...?
#   add log ?options? ?arg arg ...?
#   add memory options ?arg arg ...?
#   add message ?options? ?arg arg ...?
#   add monitor ?options? ?arg arg ...?
#   add schematic ?options? ?arg arg ...?
#   add testbrowser ?options? ?arg arg ...?
#   add virtual ?options? ?arg arg ...?
#   add watch ?options? ?arg arg ...?
#   add wave ?options? ?arg arg ...?
add wave *
run -all
# ** Failure: Testbench finished!
#    Time: 5 ns  Iteration: 0  Process: /tb_p4_adder/line__43 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd
# Break in Process line__43 at D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd line 67
restart
add wave */*
# (vish-4014) No objects found matching '*/*'.
add wave *
do tb_p4_adder_run.tcl
# vsim work.tb_p4_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_p4_adder(behavioral)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.and_gate(behavioral)
# Loading work.xor_gate(behavioral)
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.or_gate(behavioral)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.mux_n_2_1(structural)
# Loading work.not_gate(behavioral)
# Loading work.and_gate_n(structural)
# Loading work.or_gate_n(structural)
# ** Error: Group must be before any context items: -group tb
# Error in macro ./tb_p4_adder_run.tcl line 6
# Group must be before any context items: -group tb
#     while executing
# "add wave * -group tb"
do tb_p4_adder_run.tcl
# vsim work.tb_p4_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_p4_adder(behavioral)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.and_gate(behavioral)
# Loading work.xor_gate(behavioral)
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.or_gate(behavioral)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.mux_n_2_1(structural)
# Loading work.not_gate(behavioral)
# Loading work.and_gate_n(structural)
# Loading work.or_gate_n(structural)
# ** Failure: Testbench finished!
#    Time: 5 ns  Iteration: 0  Process: /tb_p4_adder/line__43 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd
# Break in Process line__43 at D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd line 67
# Simulation Breakpoint: Break in Process line__43 at D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd line 67
# MACRO ./tb_p4_adder_run.tcl PAUSED at line 11
add wave *
# (vish-4014) No objects found matching '*'.
do tb_p4_adder_run.tcl
# vsim work.tb_p4_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_p4_adder(behavioral)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.and_gate(behavioral)
# Loading work.xor_gate(behavioral)
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.or_gate(behavioral)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.mux_n_2_1(structural)
# Loading work.not_gate(behavioral)
# Loading work.and_gate_n(structural)
# Loading work.or_gate_n(structural)
# ** Failure: Testbench finished!
#    Time: 5 ns  Iteration: 0  Process: /tb_p4_adder/line__43 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd
# Break in Process line__43 at D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd line 67
# Simulation Breakpoint: Break in Process line__43 at D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd line 67
# MACRO ./tb_p4_adder_run.tcl PAUSED at line 11
restart
add wave dut/sg/csbx(1)/*
# (vish-4014) No objects found matching 'dut/sg/csbx(1)/*'.
add wave dut/sg/csbx_1/*
# (vish-4014) No objects found matching 'dut/sg/csbx_1/*'.
add wave dut/sg/csbx/*
# (vish-4014) No objects found matching 'dut/sg/csbx/*'.
add wave dut/sg/csb_gen(1)/csbx/*
run -all
# ** Failure: Testbench finished!
#    Time: 5 ns  Iteration: 0  Process: /tb_p4_adder/line__43 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd
# Break in Process line__43 at D:/Workspace/Microelectronics/dlx-project/simulation/components/adders/tb_p4_adder.vhd line 67
do tb_p4_adder_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_p4_adder
# -- Compiling architecture behavioral of tb_p4_adder
# -- Compiling configuration cfg_tb_p4_adder_structural
# -- Loading entity tb_p4_adder
# -- Loading architecture behavioral of tb_p4_adder
# -- Loading entity p4_adder
# -- Loading configuration cfg_p4_adder_structural
do tb_p4_adder_run.tcl
# vsim work.tb_p4_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_p4_adder(behavioral)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.and_gate(behavioral)
# Loading work.xor_gate(behavioral)
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.or_gate(behavioral)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.mux_n_2_1(structural)
# Loading work.not_gate(behavioral)
# Loading work.and_gate_n(structural)
# Loading work.or_gate_n(structural)
# ** Failure: Testbench finished!
#    Time: 5 ns  Iteration: 0  Process: /tb_p4_adder/line__43 File: ../simulation/components/adders/tb_p4_adder.vhd
# Break in Process line__43 at ../simulation/components/adders/tb_p4_adder.vhd line 67
# Simulation Breakpoint: Break in Process line__43 at ../simulation/components/adders/tb_p4_adder.vhd line 67
# MACRO ./tb_p4_adder_run.tcl PAUSED at line 11
vdel -all -lib work
do tb_alu_compile_script.tcl
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(108): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(109): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(110): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(111): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(112): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(113): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(114): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(115): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(116): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 25 ns  Iteration: 0  Process: /tb_alu/line__45 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
# Simulation Breakpoint: Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(108): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(109): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(110): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(111): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(112): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(113): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(114): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(115): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(116): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 25 ns  Iteration: 0  Process: /tb_alu/line__45 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
# Simulation Breakpoint: Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
# MACRO ./tb_alu_run.tcl PAUSED at line 8
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
force -freeze sim:/tb_alu/in_1 {11111001} 0
# Value length (9) does not equal array index length (8).
# 
# ** Error: (vsim-4011) Invalid force value: {11111001} 0.
# 
run -all
# ** Failure: testbench terminated!!!
#    Time: 25 ns  Iteration: 0  Process: /tb_alu/line__45 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
force -freeze sim:/tb_alu/in_1 {111110001} 0
# Value length (10) does not equal array index length (8).
# 
# ** Error: (vsim-4011) Invalid force value: {111110001} 0.
# 
force -freeze sim:/tb_alu/in_1 {111001} 0
# Value length (7) does not equal array index length (8).
# 
# ** Error: (vsim-4011) Invalid force value: {111001} 0.
# 
force -freeze sim:/tb_alu/in_1 {1110001} 0
# ** Error: (vsim-4026) Value "''" does not represent a literal of the enumeration type.
# ** Error: (vsim-4011) Invalid force value: {1110001} 0.
# 
force -freeze sim:/tb_alu/in_1 1110001 0
# Value length (6) does not equal array index length (8).
# 
# ** Error: (vsim-4011) Invalid force value: 111000 1 0.
# 
force -freeze sim:/tb_alu/in_1 111000001 0
run -all
# ** Failure: testbench terminated!!!
#    Time: 50 ns  Iteration: 0  Process: /tb_alu/line__45 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
do tb_alu_c
# Cannot open macro file: tb_alu_c
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(108): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(109): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(110): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(111): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(112): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(113): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(114): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(115): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(116): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 25 ns  Iteration: 0  Process: /tb_alu/line__45 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
# Simulation Breakpoint: Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
# MACRO ./tb_alu_run.tcl PAUSED at line 8
force -freeze sim:/tb_alu/in_1 11100111 0
run -all
# ** Failure: testbench terminated!!!
#    Time: 50 ns  Iteration: 0  Process: /tb_alu/line__45 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
# Simulation Breakpoint: Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 102
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__45 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 110
# Simulation Breakpoint: Break in Process line__45 at ../simulation/components/alu/tb_alu.vhd line 110
# MACRO ./tb_alu_run.tcl PAUSED at line 8
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): near "else": expecting ';'
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): near "else": expecting ';'
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): near "else": expecting ';'
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): near "else": expecting ';'
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): near "z": expecting GENERATE or THEN
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): near "else": expecting ';'
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): near "else": expecting ';'
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): near "else": expecting ';'
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): near "else": expecting ';'
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): near "else": expecting ';'
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): near "when": syntax error
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): near "z": expecting GENERATE or THEN
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): near "when": syntax error
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): near "z": expecting GENERATE or THEN
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): near "when": syntax error
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): near "z": expecting GENERATE or THEN
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): near "when": syntax error
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(48): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(50): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): near "z": expecting GENERATE or THEN
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): near "when": syntax error
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): near "z": expecting GENERATE or THEN
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): near "when": syntax error
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): No feasible entries for subprogram "CONV_UNSIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): No feasible entries for subprogram "CONV_SIGNED".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(48): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(50): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Operator "=" is ambiguous.
#    Feasible operators are:
#       (explicit) STD_LOGIC_SIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_signed.vhd(176)
#       (explicit) STD_LOGIC_UNSIGNED."="[STD_LOGIC_VECTOR, STD_LOGIC_VECTOR return BOOLEAN] at $MODEL_TECH/../vhdl_src/synopsys/mti_std_logic_unsigned.vhd(166)
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(48): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(50): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.






















vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(48): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(50): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(155): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(160): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(165): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(170): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(175): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(180): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(185): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(117): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(49): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(51): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): (vcom-1136) Unknown identifier "conv_unsigned".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): (vcom-1136) Unknown identifier "conv_signed".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(192): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(49): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(51): (vcom-1136) Unknown identifier "conv_std_logic_vector".
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Signal "in_1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): near "<>": expecting GENERATE or THEN
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): near "when": syntax error
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Signal "in_1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): near "<>": expecting GENERATE or THEN
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): near "when": syntax error
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Signal "in_1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.BOOLEAN.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): near "!": expecting GENERATE or THEN
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): near "WHEN": syntax error
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): near "when": syntax error
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__46 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Break in Process line__46 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 111
# Simulation Breakpoint: Break in Process line__46 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 111
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__46 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Break in Process line__46 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 111
# Simulation Breakpoint: Break in Process line__46 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 111
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(147): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(152): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(157): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(162): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(167): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(172): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(177): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(182): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(187): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Error: ../simulation/components/alu/tb_alu.vhd(122): No feasible entries for infix operator "+".
# ** Error: ../simulation/components/alu/tb_alu.vhd(122): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: ../simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: ../simulation/components/alu/tb_alu.vhd(196): VHDL Compiler exiting
# ** Error: D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./tb_alu_compile_script.tcl line 83
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom "../simulation/components/alu/tb_alu.vhd""
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): No feasible entries for infix operator "+".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(196): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# ** Warning: [14] D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1272) Length of expected is 8; length of actual is 16.
# 
# ** Warning: [14] D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1272) Length of expected is 8; length of actual is 16.
# 
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 16 (15 downto 0).
#    Time: 1300 ps  Iteration: 1  Process: /tb_alu/line__118 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Fatal error in Process line__118 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 140
# 
# HDL call sequence:
# Stopped at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd 140 Process line__118
# 
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Ambiguous type in infix expression; ieee.std_logic_1164.STD_LOGIC_VECTOR or ieee.std_logic_arith.UNSIGNED.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Illegal type conversion to ieee.std_logic_1164.STD_LOGIC_VECTOR (operand type is not known).
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Ambiguous type in infix expression; ieee.std_logic_1164.STD_LOGIC_VECTOR or ieee.std_logic_arith.SIGNED.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Illegal type conversion to ieee.std_logic_1164.STD_LOGIC_VECTOR (operand type is not known).
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(199): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): near "(": expecting ';'
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): near "(": expecting ';'
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(199): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# Cannot open macro file: tb_alu_run.tcl
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(327): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(330): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(334): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(337): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(340): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(343): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(346): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(349): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(353): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(357): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(361): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(365): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(369): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(374): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(377): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(381): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(386): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(391): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(396): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(401): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(406): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(411): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(416): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(421): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(426): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(329): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(332): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(336): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(339): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(342): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(345): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(348): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(351): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(355): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(359): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(363): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(367): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(371): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(376): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(379): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(383): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(388): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(393): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(398): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(403): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(408): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(413): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(418): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(423): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(428): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(329): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(332): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(336): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(339): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(342): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(345): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(348): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(351): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(355): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(359): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(363): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(367): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(371): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(376): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(379): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(383): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(388): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(393): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(398): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(403): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(408): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(413): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(418): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(423): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(428): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(329): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(332): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(336): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(339): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(342): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(345): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(348): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(351): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(355): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(359): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(363): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(367): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(371): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(376): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(379): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(383): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(388): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(393): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(398): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(403): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(408): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(413): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(418): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(423): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(428): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(329): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(332): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(336): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(339): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(342): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(345): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(348): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(351): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(355): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(359): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(363): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(367): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(371): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(376): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(379): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(383): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(388): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(393): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(398): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(403): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(408): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(413): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(418): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(423): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(428): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(329): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(332): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(336): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(339): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(342): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(345): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(348): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(351): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(355): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(359): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(363): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(367): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(371): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(376): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(379): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(383): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(388): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(393): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(398): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(403): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(408): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(413): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(418): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(423): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(428): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(329): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(332): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(336): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(339): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(342): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(345): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(348): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(351): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(355): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(359): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(363): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(367): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(371): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(376): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(379): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(383): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(388): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(393): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(398): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(403): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(408): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(413): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(418): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(423): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(428): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 1102500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
do tb_alu_compile_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture behavioral of or_gate
# -- Compiling configuration cfg_or_gate_behavioral
# -- Loading entity or_gate
# -- Loading architecture behavioral of or_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate
# -- Compiling architecture behavioral of and_gate
# -- Compiling configuration cfg_and_gate_behavioral
# -- Loading entity and_gate
# -- Loading architecture behavioral of and_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_gate
# -- Compiling architecture behavioral of xor_gate
# -- Compiling configuration cfg_xor_gate_behavioral
# -- Loading entity xor_gate
# -- Loading architecture behavioral of xor_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package my_arith_functions
# -- Compiling package body my_arith_functions
# -- Loading package my_arith_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# -- Compiling architecture structural of full_adder
# -- Loading entity full_adder
# -- Compiling configuration cfg_full_adder_behavioral
# -- Loading entity full_adder
# -- Loading architecture behavioral of full_adder
# -- Compiling configuration cfg_full_adder_structural
# -- Loading entity full_adder
# -- Loading architecture structural of full_adder
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate
# -- Compiling architecture behavioral of not_gate
# -- Compiling configuration cfg_not_gate_behavioral
# -- Loading entity not_gate
# -- Loading architecture behavioral of not_gate
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate_n
# -- Compiling architecture behavioral of or_gate_n
# -- Compiling architecture structural of or_gate_n
# -- Loading entity or_gate_n
# -- Compiling configuration cfg_or_gate_n_behavioral
# -- Loading entity or_gate_n
# -- Loading architecture behavioral of or_gate_n
# -- Compiling configuration cfg_or_gate_n_structural
# -- Loading entity or_gate_n
# -- Loading architecture structural of or_gate_n
# -- Loading entity or_gate
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_n
# -- Compiling architecture behavioral of and_gate_n
# -- Compiling architecture structural of and_gate_n
# -- Loading entity and_gate_n
# -- Compiling configuration cfg_and_gate_n_behavioral
# -- Loading entity and_gate_n
# -- Loading architecture behavioral of and_gate_n
# -- Compiling configuration cfg_and_gate_n_structural
# -- Loading entity and_gate_n
# -- Loading architecture structural of and_gate_n
# -- Loading entity and_gate
# -- Loading configuration cfg_and_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_n_2_1
# -- Compiling architecture behavioral of mux_n_2_1
# -- Compiling architecture structural of mux_n_2_1
# -- Loading entity mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_behavioral
# -- Loading entity mux_n_2_1
# -- Loading architecture behavioral of mux_n_2_1
# -- Compiling configuration cfg_mux_n_2_1_structural
# -- Loading entity mux_n_2_1
# -- Loading architecture structural of mux_n_2_1
# -- Loading entity not_gate
# -- Loading entity and_gate_n
# -- Loading entity or_gate_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_and_gate_n_behavioral
# -- Loading configuration cfg_or_gate_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_gate_n
# -- Compiling architecture behavioral of not_gate_n
# -- Compiling architecture structural of not_gate_n
# -- Loading entity not_gate_n
# -- Compiling configuration cfg_not_gate_n_behavioral
# -- Loading entity not_gate_n
# -- Loading architecture behavioral of not_gate_n
# -- Compiling configuration cfg_not_gate_n_structural
# -- Loading entity not_gate_n
# -- Loading architecture structural of not_gate_n
# -- Loading entity not_gate
# -- Loading configuration cfg_not_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rca_n
# -- Compiling architecture structural of rca_n
# -- Compiling configuration cfg_rca_n_structural_1
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_behavioral
# -- Compiling configuration cfg_rca_n_structural_2
# -- Loading entity rca_n
# -- Loading architecture structural of rca_n
# -- Loading entity full_adder
# -- Loading configuration cfg_full_adder_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_gate_single_n
# -- Compiling architecture behavioral of and_gate_single_n
# -- Compiling configuration cfg_and_gate_single_n_behavioral
# -- Loading entity and_gate_single_n
# -- Loading architecture behavioral of and_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network_block
# -- Compiling architecture behavioral of pg_network_block
# -- Compiling architecture structural of pg_network_block
# -- Loading entity pg_network_block
# -- Compiling configuration cfg_pg_network_block_behavioral
# -- Loading entity pg_network_block
# -- Loading architecture behavioral of pg_network_block
# -- Compiling configuration cfg_pg_network_block_structural
# -- Loading entity pg_network_block
# -- Loading architecture structural of pg_network_block
# -- Loading entity and_gate
# -- Loading entity xor_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_xor_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_block
# -- Compiling architecture behavioral of g_block
# -- Compiling architecture structural of g_block
# -- Loading entity g_block
# -- Compiling configuration cfg_g_block_behavioral
# -- Loading entity g_block
# -- Loading architecture behavioral of g_block
# -- Compiling configuration cfg_g_block_structural
# -- Loading entity g_block
# -- Loading architecture structural of g_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_block
# -- Compiling architecture behavioral of pg_block
# -- Compiling architecture structural of pg_block
# -- Loading entity pg_block
# -- Compiling configuration cfg_pg_block_behavioral
# -- Loading entity pg_block
# -- Loading architecture behavioral of pg_block
# -- Compiling configuration cfg_pg_block_structural
# -- Loading entity pg_block
# -- Loading architecture structural of pg_block
# -- Loading entity and_gate
# -- Loading entity or_gate
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_or_gate_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling package p4_carries_logic_network_functions
# -- Compiling package body p4_carries_logic_network_functions
# -- Loading package p4_carries_logic_network_functions
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package logicals_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package booth_generator_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder_block
# -- Compiling architecture structural of booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_block_structural
# -- Loading entity booth_encoder_block
# -- Loading architecture structural of booth_encoder_block
# -- Loading entity not_gate_n
# -- Loading entity xor_gate
# -- Loading entity and_gate
# -- Loading entity and_gate_single_n
# -- Loading entity or_gate
# -- Loading configuration cfg_not_gate_n_structural
# -- Loading configuration cfg_xor_gate_behavioral
# -- Loading configuration cfg_and_gate_behavioral
# -- Loading configuration cfg_and_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_gate_single_n
# -- Compiling architecture behavioral of nand_gate_single_n
# -- Compiling configuration cfg_nand_gate_single_n_behavioral
# -- Loading entity nand_gate_single_n
# -- Loading architecture behavioral of nand_gate_single_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Compiling entity p4_carries_logic_network
# -- Compiling architecture structural of p4_carries_logic_network
# -- Compiling configuration cfg_p4_carries_logic_network_structural
# -- Loading entity p4_carries_logic_network
# -- Loading architecture structural of p4_carries_logic_network
# -- Loading entity g_block
# -- Loading entity pg_block
# -- Loading configuration cfg_g_block_structural
# -- Loading configuration cfg_pg_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling configuration cfg_pg_network_structural_1
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_behavioral
# -- Compiling configuration cfg_pg_network_structural_2
# -- Loading entity pg_network
# -- Loading architecture structural of pg_network
# -- Loading entity pg_network_block
# -- Loading configuration cfg_pg_network_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carry_select_block
# -- Compiling architecture structural of p4_carry_select_block
# -- Compiling configuration cfg_p4_carry_select_block_structural
# -- Loading entity p4_carry_select_block
# -- Loading architecture structural of p4_carry_select_block
# -- Loading entity rca_n
# -- Loading entity mux_n_2_1
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_rca_n_structural_1
# -- Loading configuration cfg_rca_n_structural_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package booth_generator_types
# -- Compiling entity booth_generator
# -- Compiling architecture behavioral of booth_generator
# -- Compiling configuration cfg_booth_generator_behavioral
# -- Loading entity booth_generator
# -- Loading architecture behavioral of booth_generator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_5_1
# -- Compiling architecture behavioral of mux_n_5_1
# -- Compiling configuration cfg_mux_n_5_1_behavioral
# -- Loading entity mux_n_5_1
# -- Loading architecture behavioral of mux_n_5_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity booth_encoder
# -- Compiling architecture structural of booth_encoder
# -- Compiling configuration cfg_booth_encoder_structural_1
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# -- Compiling configuration cfg_booth_encoder_structural_2
# -- Loading entity booth_encoder
# -- Loading architecture structural of booth_encoder
# -- Loading entity booth_encoder_block
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals
# -- Compiling architecture behavioral of logicals
# -- Compiling architecture structural of logicals
# -- Loading entity logicals
# -- Compiling configuration cfg_logicals_behavioral
# -- Loading entity logicals
# -- Loading architecture behavioral of logicals
# -- Compiling configuration cfg_logicals_structural
# -- Loading entity logicals
# -- Loading architecture structural of logicals
# -- Loading entity not_gate
# -- Loading entity nand_gate_single_n
# -- Loading configuration cfg_not_gate_behavioral
# -- Loading configuration cfg_nand_gate_single_n_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_sum_generator
# -- Compiling architecture structural of p4_sum_generator
# -- Compiling configuration cfg_p4_sum_generator_structural
# -- Loading entity p4_sum_generator
# -- Loading architecture structural of p4_sum_generator
# -- Loading entity p4_carry_select_block
# -- Loading configuration cfg_p4_carry_select_block_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_carries_generator
# -- Compiling architecture structural of p4_carries_generator
# -- Compiling configuration cfg_p4_carries_generator_structural
# -- Loading entity p4_carries_generator
# -- Loading architecture structural of p4_carries_generator
# -- Loading entity pg_network
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading package p4_carries_logic_network_types
# -- Loading package p4_carries_logic_network_functions
# -- Loading entity p4_carries_logic_network
# -- Loading configuration cfg_pg_network_structural_2
# -- Loading configuration cfg_p4_carries_logic_network_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package alu_types
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator
# -- Compiling architecture behavioral of comparator
# -- Compiling configuration cfg_comparator_behavioral
# -- Loading entity comparator
# -- Loading architecture behavioral of comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zero_comparator
# -- Compiling architecture behavioral of zero_comparator
# -- Compiling configuration cfg_zero_comparator_behavioral
# -- Loading entity zero_comparator
# -- Loading architecture behavioral of zero_comparator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Compiling configuration cfg_p4_adder_structural
# -- Loading entity p4_adder
# -- Loading architecture structural of p4_adder
# -- Loading entity p4_carries_generator
# -- Loading entity p4_sum_generator
# -- Loading configuration cfg_p4_carries_generator_structural
# -- Loading configuration cfg_p4_sum_generator_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package logicals_types
# -- Compiling entity logicals_n
# -- Compiling architecture behavioral of logicals_n
# -- Compiling architecture structural of logicals_n
# -- Loading entity logicals_n
# -- Compiling configuration cfg_logicals_n_behavioral
# -- Loading entity logicals_n
# -- Loading architecture behavioral of logicals_n
# -- Compiling configuration cfg_logicals_n_structural_1
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_behavioral
# -- Compiling configuration cfg_logicals_n_structural_2
# -- Loading entity logicals_n
# -- Loading architecture structural of logicals_n
# -- Loading entity logicals
# -- Loading configuration cfg_logicals_structural
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package booth_generator_types
# -- Compiling entity booth_multiplier
# -- Compiling architecture structural of booth_multiplier
# -- Compiling configuration cfg_booth_multiplier_structural
# -- Loading entity booth_multiplier
# -- Loading architecture structural of booth_multiplier
# -- Loading entity booth_encoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity booth_generator
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mux_n_5_1
# -- Loading entity rca_n
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rotator
# -- Compiling architecture behavioral of rotator
# -- Compiling configuration cfg_rotator_behavioral
# -- Loading entity rotator
# -- Loading architecture behavioral of rotator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture behavioral of shifter
# -- Compiling configuration cfg_shifter_behavioral
# -- Loading entity shifter
# -- Loading architecture behavioral of shifter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_n_6_1
# -- Compiling architecture behavioral of mux_n_6_1
# -- Compiling configuration cfg_mux_n_6_1_behavioral
# -- Loading entity mux_n_6_1
# -- Loading architecture behavioral of mux_n_6_1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package alu_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../simulation/components/alu/alu.vhd(329): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(332): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(336): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(339): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(342): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(345): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(348): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(351): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(355): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(359): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(363): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(367): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(371): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(376): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(379): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(383): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(388): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(393): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(398): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(403): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(408): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(413): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(418): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(423): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/alu.vhd(428): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_alu_behavioral
# -- Loading entity alu
# -- Loading architecture behavioral of alu
# -- Loading entity not_gate_n
# -- Loading entity mux_n_2_1
# -- Loading package booth_generator_types
# -- Loading entity booth_multiplier
# -- Loading entity p4_adder
# -- Loading entity logicals_n
# -- Loading entity zero_comparator
# -- Loading entity comparator
# -- Loading entity shifter
# -- Loading entity rotator
# -- Loading entity mux_n_6_1
# -- Loading configuration cfg_not_gate_n_behavioral
# -- Loading configuration cfg_mux_n_2_1_structural
# -- Loading configuration cfg_booth_multiplier_structural
# -- Loading configuration cfg_p4_adder_structural
# -- Loading configuration cfg_logicals_n_structural_2
# -- Loading configuration cfg_zero_comparator_behavioral
# -- Loading configuration cfg_comparator_behavioral
# -- Loading configuration cfg_mux_n_6_1_behavioral
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: ../simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: ../simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 62500 ps  Iteration: 0  Process: /tb_alu/line__49 File: ../simulation/components/alu/tb_alu.vhd
# Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# Simulation Breakpoint: Break in Process line__49 at ../simulation/components/alu/tb_alu.vhd line 114
# MACRO ./tb_alu_run.tcl PAUSED at line 8
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): No feasible entries for infix operator "sll".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): No feasible entries for infix operator "sll".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): (vcom-1136) Unknown identifier "to_integer".
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): No feasible entries for infix operator "sll".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Type error resolving infix expression "*" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Type error resolving infix expression "*" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): (vcom-1078) Identifier "unsigned" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): Type error resolving infix expression ">=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(194): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(196): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(196): (vcom-1078) Identifier "signed" is not directly visible.
# 
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(196): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(119): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(194): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(202): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): No feasible entries for subprogram "CONV_INTEGER".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(194): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(194): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(202): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): No feasible entries for infix operator "sll".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(194): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(154): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(159): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(164): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(169): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(174): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(179): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(184): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(189): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(194): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(202): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): No feasible entries for infix operator "sll".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): No feasible entries for infix operator "sll".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Type error resolving infix expression "sll" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Illegal type conversion from ieee.std_logic_1164.STD_LOGIC_VECTOR to std.STANDARD.INTEGER (array to numeric).
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): No feasible entries for infix operator "sll".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): No feasible entries for subprogram "To_StdLogicVector".
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Illegal type conversion from ieee.std_logic_arith.UNSIGNED to std.STANDARD.INTEGER (array to numeric).
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): No feasible entries for infix operator "srl".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Type error resolving infix expression "srl" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): No feasible entries for infix operator "sra".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Type error resolving infix expression "sra" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): No feasible entries for infix operator "rol".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Type error resolving infix expression "rol" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): No feasible entries for infix operator "ror".
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Type error resolving infix expression "ror" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(201): VHDL Compiler exiting
# D:/Programs/Program Files/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(118): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(120): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(153): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(158): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(163): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(168): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(173): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(178): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(183): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(188): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(193): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 62500 ps  Iteration: 0  Process: /tb_alu/line__46 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Break in Process line__46 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 111
# Simulation Breakpoint: Break in Process line__46 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 111
# MACRO ./tb_alu_run.tcl PAUSED at line 8
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(121): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(123): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(125): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(127): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(129): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(131): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(133): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(135): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(137): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(139): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(141): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(143): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(145): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(147): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(149): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(151): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(156): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(161): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(166): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(171): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(176): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(181): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(186): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(191): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(196): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 62500 ps  Iteration: 0  Process: /tb_alu/line__45 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Break in Process line__45 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 110
# Simulation Breakpoint: Break in Process line__45 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 110
# MACRO ./tb_alu_run.tcl PAUSED at line 8
vcom -O0 D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_types
# -- Compiling entity tb_alu
# -- Compiling architecture behavioral of tb_alu
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(122): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(124): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(126): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(128): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(130): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(132): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(134): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(136): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(138): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(140): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(142): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(144): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(146): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(148): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(150): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(152): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(157): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(162): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(167): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(172): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(177): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(182): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(187): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(192): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd(197): Choice in CASE statement alternative must be locally static.
# -- Compiling configuration cfg_tb_alu_behavioral
# -- Loading entity tb_alu
# -- Loading architecture behavioral of tb_alu
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package logicals_types
# -- Loading package MATH_REAL
# -- Loading package my_arith_functions
# -- Loading entity alu
# -- Loading configuration cfg_alu_behavioral
do tb_alu_run.tcl
# vsim work.tb_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_types
# Loading work.tb_alu(behavioral)
# Loading ieee.std_logic_signed(body)
# Loading work.logicals_types
# Loading ieee.math_real(body)
# Loading work.my_arith_functions(body)
# Loading work.alu(behavioral)
# Loading work.not_gate_n(structural)
# Loading work.not_gate(behavioral)
# Loading work.mux_n_2_1(structural)
# Loading work.and_gate_n(structural)
# Loading work.and_gate(behavioral)
# Loading work.or_gate_n(structural)
# Loading work.or_gate(behavioral)
# Loading work.booth_generator_types
# Loading work.booth_multiplier(structural)
# Loading work.booth_encoder(structural)
# Loading work.booth_encoder_block(structural)
# Loading work.xor_gate(behavioral)
# Loading work.and_gate_single_n(behavioral)
# Loading work.booth_generator(behavioral)
# Loading work.mux_n_5_1(behavioral)
# Loading work.rca_n(structural)
# Loading work.full_adder(structural)
# Loading work.p4_adder(structural)
# Loading work.p4_carries_generator(structural)
# Loading work.pg_network(structural)
# Loading work.pg_network_block(structural)
# Loading work.p4_carries_logic_network_types
# Loading work.p4_carries_logic_network_functions(body)
# Loading work.p4_carries_logic_network(structural)
# Loading work.g_block(structural)
# Loading work.pg_block(structural)
# Loading work.p4_sum_generator(structural)
# Loading work.p4_carry_select_block(structural)
# Loading work.logicals_n(structural)
# Loading work.logicals(structural)
# Loading work.nand_gate_single_n(behavioral)
# Loading work.zero_comparator(behavioral)
# Loading work.comparator(behavioral)
# Loading work.shifter(behavioral)
# Loading work.rotator(behavioral)
# Loading work.mux_n_6_1(behavioral)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_alu/dut/booth_multiplier_comp/booth_generator_comp
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(1)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 7  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(0)/mux_x
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 8  Instance: /tb_alu/dut/booth_multiplier_comp/muxes_gen(2)/mux_x
# ** Failure: testbench terminated!!!
#    Time: 62500 ps  Iteration: 0  Process: /tb_alu/line__45 File: D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd
# Break in Process line__45 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 110
# Simulation Breakpoint: Break in Process line__45 at D:/Workspace/Microelectronics/dlx-project/simulation/components/alu/tb_alu.vhd line 110
# MACRO ./tb_alu_run.tcl PAUSED at line 8
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
