--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue May 12 13:50:24 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets osc_OSC]
            865 items scored, 507 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.642ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \globalClockArea_toggler/timeout_counter_value_208__i2  (from osc_OSC +)
   Destination:    FD1S3IX    CD             \globalClockArea_toggler/timeout_counter_value_208__i0  (to osc_OSC +)

   Delay:                   8.496ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.496ns data_path \globalClockArea_toggler/timeout_counter_value_208__i2 to \globalClockArea_toggler/timeout_counter_value_208__i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.642ns

 Path Details: \globalClockArea_toggler/timeout_counter_value_208__i2 to \globalClockArea_toggler/timeout_counter_value_208__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_toggler/timeout_counter_value_208__i2 (from osc_OSC)
Route         2   e 1.002                                  \globalClockArea_toggler/timeout_counter_value[2]
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i981_2_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1113
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1003_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1135
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i4_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n12
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1032_4_lut
Route         2   e 0.954                                  \globalClockArea_toggler/timeout_counter_willOverflowIfInc
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i38_2_lut
Route        23   e 1.533                                  \globalClockArea_toggler/n63
                  --------
                    8.496  (31.1% logic, 68.9% route), 6 logic levels.


Error:  The following path violates requirements by 3.642ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \globalClockArea_toggler/timeout_counter_value_208__i2  (from osc_OSC +)
   Destination:    FD1S3IX    CD             \globalClockArea_toggler/timeout_counter_value_208__i1  (to osc_OSC +)

   Delay:                   8.496ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.496ns data_path \globalClockArea_toggler/timeout_counter_value_208__i2 to \globalClockArea_toggler/timeout_counter_value_208__i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.642ns

 Path Details: \globalClockArea_toggler/timeout_counter_value_208__i2 to \globalClockArea_toggler/timeout_counter_value_208__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_toggler/timeout_counter_value_208__i2 (from osc_OSC)
Route         2   e 1.002                                  \globalClockArea_toggler/timeout_counter_value[2]
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i981_2_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1113
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1003_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1135
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i4_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n12
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1032_4_lut
Route         2   e 0.954                                  \globalClockArea_toggler/timeout_counter_willOverflowIfInc
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i38_2_lut
Route        23   e 1.533                                  \globalClockArea_toggler/n63
                  --------
                    8.496  (31.1% logic, 68.9% route), 6 logic levels.


Error:  The following path violates requirements by 3.642ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \globalClockArea_toggler/timeout_counter_value_208__i2  (from osc_OSC +)
   Destination:    FD1S3IX    CD             \globalClockArea_toggler/timeout_counter_value_208__i2  (to osc_OSC +)

   Delay:                   8.496ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.496ns data_path \globalClockArea_toggler/timeout_counter_value_208__i2 to \globalClockArea_toggler/timeout_counter_value_208__i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.642ns

 Path Details: \globalClockArea_toggler/timeout_counter_value_208__i2 to \globalClockArea_toggler/timeout_counter_value_208__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_toggler/timeout_counter_value_208__i2 (from osc_OSC)
Route         2   e 1.002                                  \globalClockArea_toggler/timeout_counter_value[2]
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i981_2_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1113
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1003_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1135
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i4_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n12
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1032_4_lut
Route         2   e 0.954                                  \globalClockArea_toggler/timeout_counter_willOverflowIfInc
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i38_2_lut
Route        23   e 1.533                                  \globalClockArea_toggler/n63
                  --------
                    8.496  (31.1% logic, 68.9% route), 6 logic levels.

Warning: 8.642 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets io_jtag_tck_c]
            1252 items scored, 892 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.381ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \globalClockArea_jtag/ctrl_tap_instruction_i7  (from io_jtag_tck_c +)
   Destination:    FD1S3AX    D              \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_76  (to io_jtag_tck_c -)

   Delay:                   6.735ns  (32.6% logic, 67.4% route), 5 logic levels.

 Constraint Details:

      6.735ns data_path \globalClockArea_jtag/ctrl_tap_instruction_i7 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_76 violates
      2.500ns delay constraint less
      0.146ns L_S requirement (totaling 2.354ns) by 4.381ns

 Path Details: \globalClockArea_jtag/ctrl_tap_instruction_i7 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_76

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_jtag/ctrl_tap_instruction_i7 (from io_jtag_tck_c)
Route         2   e 1.002                                  \globalClockArea_jtag/ctrl_tap_instruction[7]
LUT4        ---     0.448              D to Z              \globalClockArea_jtag/i4_4_lut
Route         1   e 0.788                                  \globalClockArea_jtag/n10
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/i5_3_lut
Route         5   e 1.174                                  \globalClockArea_jtag/n1093
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/n1285_bdd_4_lut
Route         1   e 0.788                                  \globalClockArea_jtag/n1317
LUT4        ---     0.448              A to Z              \globalClockArea_jtag/n1275_bdd_3_lut
Route         1   e 0.788                                  \globalClockArea_jtag/ctrl_tap_tdoUnbufferd
                  --------
                    6.735  (32.6% logic, 67.4% route), 5 logic levels.


Error:  The following path violates requirements by 4.381ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \globalClockArea_jtag/ctrl_tap_instruction_i5  (from io_jtag_tck_c +)
   Destination:    FD1S3AX    D              \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_76  (to io_jtag_tck_c -)

   Delay:                   6.735ns  (32.6% logic, 67.4% route), 5 logic levels.

 Constraint Details:

      6.735ns data_path \globalClockArea_jtag/ctrl_tap_instruction_i5 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_76 violates
      2.500ns delay constraint less
      0.146ns L_S requirement (totaling 2.354ns) by 4.381ns

 Path Details: \globalClockArea_jtag/ctrl_tap_instruction_i5 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_76

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_jtag/ctrl_tap_instruction_i5 (from io_jtag_tck_c)
Route         2   e 1.002                                  \globalClockArea_jtag/ctrl_tap_instruction[5]
LUT4        ---     0.448              A to Z              \globalClockArea_jtag/i4_4_lut
Route         1   e 0.788                                  \globalClockArea_jtag/n10
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/i5_3_lut
Route         5   e 1.174                                  \globalClockArea_jtag/n1093
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/n1285_bdd_4_lut
Route         1   e 0.788                                  \globalClockArea_jtag/n1317
LUT4        ---     0.448              A to Z              \globalClockArea_jtag/n1275_bdd_3_lut
Route         1   e 0.788                                  \globalClockArea_jtag/ctrl_tap_tdoUnbufferd
                  --------
                    6.735  (32.6% logic, 67.4% route), 5 logic levels.


Error:  The following path violates requirements by 4.381ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \globalClockArea_jtag/ctrl_tap_instruction_i3  (from io_jtag_tck_c +)
   Destination:    FD1S3AX    D              \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_76  (to io_jtag_tck_c -)

   Delay:                   6.735ns  (32.6% logic, 67.4% route), 5 logic levels.

 Constraint Details:

      6.735ns data_path \globalClockArea_jtag/ctrl_tap_instruction_i3 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_76 violates
      2.500ns delay constraint less
      0.146ns L_S requirement (totaling 2.354ns) by 4.381ns

 Path Details: \globalClockArea_jtag/ctrl_tap_instruction_i3 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_76

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_jtag/ctrl_tap_instruction_i3 (from io_jtag_tck_c)
Route         2   e 1.002                                  \globalClockArea_jtag/ctrl_tap_instruction[3]
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/i4_4_lut
Route         1   e 0.788                                  \globalClockArea_jtag/n10
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/i5_3_lut
Route         5   e 1.174                                  \globalClockArea_jtag/n1093
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/n1285_bdd_4_lut
Route         1   e 0.788                                  \globalClockArea_jtag/n1317
LUT4        ---     0.448              A to Z              \globalClockArea_jtag/n1275_bdd_3_lut
Route         1   e 0.788                                  \globalClockArea_jtag/ctrl_tap_tdoUnbufferd
                  --------
                    6.735  (32.6% logic, 67.4% route), 5 logic levels.

Warning: 6.881 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets osc_OSC]                 |     5.000 ns|     8.642 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets io_jtag_tck_c]           |     5.000 ns|    13.762 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\globalClockArea_toggler/timeout_counter|        |        |
_willOverflowIfInc                      |       2|     499|     35.67%
                                        |        |        |
\globalClockArea_toggler/n63            |      23|     483|     34.52%
                                        |        |        |
\globalClockArea_jtag/n1093             |       5|     408|     29.16%
                                        |        |        |
\globalClockArea_toggler/n12            |       1|     407|     29.09%
                                        |        |        |
\globalClockArea_jtag/io_jtag_tck_c_enab|        |        |
le_56                                   |      32|     288|     20.59%
                                        |        |        |
\globalClockArea_jtag/n10               |       1|     272|     19.44%
                                        |        |        |
\globalClockArea_toggler/n1135          |       1|     192|     13.72%
                                        |        |        |
\globalClockArea_jtag/n483              |      19|     190|     13.58%
                                        |        |        |
\globalClockArea_jtag/n1326             |      15|     159|     11.37%
                                        |        |        |
\globalClockArea_jtag/n1323             |       1|     152|     10.86%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1399  Score: 2287608

Constraints cover  2117 paths, 226 nets, and 675 connections (95.7% coverage)


Peak memory: 203657216 bytes, TRCE: 1028096 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
