*This repo contains the VHDL projects covered in 2nd year of my B.Tech Degree*

Basys Board:
[!BasysBoard](https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180306_160126.jpg)
[!BasysBoxFront](https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180306_160154.jpg)
[!BasysBoxBack](https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180306_160213.jpg)


Atlys Board:
[!AtlysBoard](https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180120_152941.jpg)
[!AtlysBox](https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180120_152912.jpg)