INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:20:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.165ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_6_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.504ns (33.356%)  route 3.005ns (66.644%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3321, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X31Y69         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]/Q
                         net (fo=24, routed)          0.430     1.154    lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I1_O)        0.043     1.197 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_24__0/O
                         net (fo=1, routed)           0.000     1.197    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_24__0_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.448 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.448    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.497 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.497    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.642 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5/O[3]
                         net (fo=1, routed)           0.180     1.822    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[11]
    SLICE_X27Y70         LUT4 (Prop_lut4_I0_O)        0.120     1.942 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_3__0/O
                         net (fo=35, routed)          0.494     2.435    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_3__0_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I0_O)        0.043     2.478 r  lsq3/handshake_lsq_lsq3_core/i__i_8/O
                         net (fo=1, routed)           0.094     2.572    lsq3/handshake_lsq_lsq3_core/i__i_8_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.043     2.615 r  lsq3/handshake_lsq_lsq3_core/i__i_2/O
                         net (fo=5, routed)           0.260     2.875    lsq3/handshake_lsq_lsq3_core/lsq3_ldData_0_valid
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.043     2.918 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18/O
                         net (fo=16, routed)          0.332     3.250    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18_n_0
    SLICE_X30Y73         LUT4 (Prop_lut4_I3_O)        0.043     3.293 r  lsq3/handshake_lsq_lsq3_core/stq_data_6_q[31]_i_3__0/O
                         net (fo=3, routed)           0.273     3.566    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_6_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     3.757 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.806 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.806    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_7_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     3.913 f  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_6__0/O[2]
                         net (fo=1, routed)           0.315     4.228    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_110_out[14]
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.118     4.346 r  lsq3/handshake_lsq_lsq3_core/stq_data_6_q[31]_i_2__0/O
                         net (fo=34, routed)          0.182     4.528    lsq3/handshake_lsq_lsq3_core/stq_data_wen_6
    SLICE_X29Y77         LUT2 (Prop_lut2_I0_O)        0.043     4.571 r  lsq3/handshake_lsq_lsq3_core/stq_data_6_q[31]_i_1__0/O
                         net (fo=32, routed)          0.446     5.017    lsq3/handshake_lsq_lsq3_core/stq_data_6_q[31]_i_1__0_n_0
    SLICE_X26Y76         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_6_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=3321, unset)         0.483     4.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X26Y76         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_6_q_reg[0]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X26Y76         FDRE (Setup_fdre_C_R)       -0.295     3.852    lsq3/handshake_lsq_lsq3_core/stq_data_6_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                 -1.165    




