#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 11 13:44:59 2025
# Process ID: 3784
# Current directory: /home/hieu/workspace/vhdl_pj_end
# Command line: vivado
# Log file: /home/hieu/workspace/vhdl_pj_end/vivado.log
# Journal file: /home/hieu/workspace/vhdl_pj_end/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/hieu/workspace/vhdl_pj_end/project_1 -part xc7k70tfbv676-1
add_files {/home/hieu/workspace/vhdl_pj_end/Regn.vhd /home/hieu/workspace/vhdl_pj_end/Compute.vhd /home/hieu/workspace/vhdl_pj_end/Contronller.vhd /home/hieu/workspace/vhdl_pj_end/Datapath.vhd /home/hieu/workspace/vhdl_pj_end/MyLib.vhd /home/hieu/workspace/vhdl_pj_end/Memory.vhd /home/hieu/workspace/vhdl_pj_end/Counter.vhd {/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd} /home/hieu/workspace/vhdl_pj_end/tb.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top IntegralImage [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files {/home/hieu/workspace/vhdl_pj_end/Regn.vhd /home/hieu/workspace/vhdl_pj_end/Compute.vhd /home/hieu/workspace/vhdl_pj_end/Datapath.vhd /home/hieu/workspace/vhdl_pj_end/MyLib.vhd /home/hieu/workspace/vhdl_pj_end/Controller.vhd /home/hieu/workspace/vhdl_pj_end/Memory.vhd /home/hieu/workspace/vhdl_pj_end/Counter.vhd {/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd} /home/hieu/workspace/vhdl_pj_end/tb.vhd}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb_IntegralImage.tcl
restart
run all
run all
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
restart
run all
relaunch_sim
relaunch_sim
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/clk}} {{/tb_IntegralImage/rst}} {{/tb_IntegralImage/Start}} {{/tb_IntegralImage/Done}} {{/tb_IntegralImage/base_input_addr}} {{/tb_IntegralImage/base_output_addr}} {{/tb_IntegralImage/mem_addr}} {{/tb_IntegralImage/Data_in}} {{/tb_IntegralImage/Data_out}} {{/tb_IntegralImage/WE}} {{/tb_IntegralImage/RE}} {{/tb_IntegralImage/IMAGE_WIDTH}} {{/tb_IntegralImage/IMAGE_HEIGHT}} {{/tb_IntegralImage/size_error_o}} {{/tb_IntegralImage/out_value}} {{/tb_IntegralImage/RAM}} {{/tb_IntegralImage/addr_counter}} {{/tb_IntegralImage/DATA_WIDTH}} {{/tb_IntegralImage/ADDR_WIDTH}} {{/tb_IntegralImage/IMG_W}} {{/tb_IntegralImage/IMG_H}} {{/tb_IntegralImage/BASE_INPUT}} {{/tb_IntegralImage/BASE_OUTPUT}} 
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/RST}} {{/tb_IntegralImage/uut/CONTROLLER_INST/CLK}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Start}} {{/tb_IntegralImage/uut/CONTROLLER_INST/size_err}} {{/tb_IntegralImage/uut/CONTROLLER_INST/iMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/jMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/mem_d_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_RE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_WE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_A}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_B}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_C}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_D}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_Compute}} {{/tb_IntegralImage/uut/CONTROLLER_INST/compute_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_store_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/init_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Done}} {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/RST}} {{/tb_IntegralImage/uut/CONTROLLER_INST/CLK}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Start}} {{/tb_IntegralImage/uut/CONTROLLER_INST/size_err}} {{/tb_IntegralImage/uut/CONTROLLER_INST/iMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/jMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/mem_d_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_RE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_WE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_A}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_B}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_C}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_D}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_Compute}} {{/tb_IntegralImage/uut/CONTROLLER_INST/compute_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_store_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/init_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Done}} {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
close_sim
launch_simulation
source tb_IntegralImage.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
relaunch_sim
relaunch_sim
close_sim
