Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 17 16:12:20 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (7332)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: iRst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7332)
---------------------------------
 There are 7332 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.601        0.000                      0                 7449        0.049        0.000                      0                 7449        2.000        0.000                       0                  7338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         20.601        0.000                      0                 7449        0.209        0.000                      0                 7449       19.500        0.000                       0                  7334  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       20.614        0.000                      0                 7449        0.209        0.000                      0                 7449       19.500        0.000                       0                  7334  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         20.601        0.000                      0                 7449        0.049        0.000                      0                 7449  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       20.601        0.000                      0                 7449        0.049        0.000                      0                 7449  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.601ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.168ns  (logic 1.670ns (8.712%)  route 17.498ns (91.288%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          2.016    18.048    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X93Y35         LUT4 (Prop_lut4_I1_O)        0.124    18.172 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][5]_i_1/O
                         net (fo=1, routed)           0.000    18.172    design_1_i/ScreenBufferMem_0/inst/rMem[522][5]_i_1_n_0
    SLICE_X93Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.617    38.449    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/C
                         clock pessimism              0.452    38.901    
                         clock uncertainty           -0.160    38.741    
    SLICE_X93Y35         FDRE (Setup_fdre_C_D)        0.032    38.773    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 20.601    

Slack (MET) :             20.608ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.205ns  (logic 1.670ns (8.696%)  route 17.535ns (91.304%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          2.053    18.085    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X92Y32         LUT4 (Prop_lut4_I1_O)        0.124    18.209 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][6]_i_1/O
                         net (fo=1, routed)           0.000    18.209    design_1_i/ScreenBufferMem_0/inst/rMem[522][6]_i_1_n_0
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)        0.079    38.817    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]
  -------------------------------------------------------------------
                         required time                         38.817    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                 20.608    

Slack (MET) :             20.723ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 1.670ns (8.770%)  route 17.373ns (91.230%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.890    17.922    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    18.046 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][7]_i_1/O
                         net (fo=1, routed)           0.000    18.046    design_1_i/ScreenBufferMem_0/inst/rMem[522][7]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X91Y32         FDRE (Setup_fdre_C_D)        0.032    38.770    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                 20.723    

Slack (MET) :             20.821ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 1.670ns (8.792%)  route 17.325ns (91.208%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.842    17.875    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X90Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.999 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][4]_i_1/O
                         net (fo=1, routed)           0.000    17.999    design_1_i/ScreenBufferMem_0/inst/rMem[522][4]_i_1_n_0
    SLICE_X90Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.617    38.449    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X90Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/C
                         clock pessimism              0.452    38.901    
                         clock uncertainty           -0.160    38.741    
    SLICE_X90Y36         FDRE (Setup_fdre_C_D)        0.079    38.820    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]
  -------------------------------------------------------------------
                         required time                         38.820    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 20.821    

Slack (MET) :             21.100ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.610ns  (logic 1.670ns (8.974%)  route 16.940ns (91.027%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.458    17.490    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X89Y35         LUT3 (Prop_lut3_I0_O)        0.124    17.614 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_1/O
                         net (fo=1, routed)           0.000    17.614    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_1_n_0
    SLICE_X89Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/C
                         clock pessimism              0.452    38.842    
                         clock uncertainty           -0.160    38.682    
    SLICE_X89Y35         FDRE (Setup_fdre_C_D)        0.032    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -17.614    
  -------------------------------------------------------------------
                         slack                                 21.100    

Slack (MET) :             21.112ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.699ns  (logic 1.670ns (8.931%)  route 17.029ns (91.069%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.767    17.578    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X92Y32         LUT4 (Prop_lut4_I1_O)        0.124    17.702 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][6]_i_1/O
                         net (fo=1, routed)           0.000    17.702    design_1_i/ScreenBufferMem_0/inst/rMem[520][6]_i_1_n_0
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)        0.077    38.815    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                 21.112    

Slack (MET) :             21.192ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 1.670ns (8.996%)  route 16.895ns (91.004%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 38.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.412    17.444    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X86Y34         LUT4 (Prop_lut4_I1_O)        0.124    17.568 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][10]_i_1/O
                         net (fo=1, routed)           0.000    17.568    design_1_i/ScreenBufferMem_0/inst/rMem[522][10]_i_1_n_0
    SLICE_X86Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.557    38.389    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/C
                         clock pessimism              0.452    38.841    
                         clock uncertainty           -0.160    38.681    
    SLICE_X86Y34         FDRE (Setup_fdre_C_D)        0.079    38.760    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]
  -------------------------------------------------------------------
                         required time                         38.760    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                 21.192    

Slack (MET) :             21.367ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.398ns  (logic 1.670ns (9.077%)  route 16.728ns (90.923%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.466    17.277    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    17.401 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][7]_i_1/O
                         net (fo=1, routed)           0.000    17.401    design_1_i/ScreenBufferMem_0/inst/rMem[520][7]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X91Y32         FDRE (Setup_fdre_C_D)        0.031    38.769    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]
  -------------------------------------------------------------------
                         required time                         38.769    
                         arrival time                         -17.401    
  -------------------------------------------------------------------
                         slack                                 21.367    

Slack (MET) :             21.457ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 1.670ns (9.127%)  route 16.627ns (90.873%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 38.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.144    17.177    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X82Y35         LUT3 (Prop_lut3_I0_O)        0.124    17.301 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][3]_i_1/O
                         net (fo=1, routed)           0.000    17.301    design_1_i/ScreenBufferMem_0/inst/rMem[522][3]_i_1_n_0
    SLICE_X82Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.557    38.389    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/C
                         clock pessimism              0.452    38.841    
                         clock uncertainty           -0.160    38.681    
    SLICE_X82Y35         FDRE (Setup_fdre_C_D)        0.077    38.758    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -17.301    
  -------------------------------------------------------------------
                         slack                                 21.457    

Slack (MET) :             21.527ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 1.670ns (9.155%)  route 16.570ns (90.845%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 f  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.309    17.120    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X91Y37         LUT3 (Prop_lut3_I0_O)        0.124    17.244 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][4]_i_1/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/ScreenBufferMem_0/inst/rMem[520][4]_i_1_n_0
    SLICE_X91Y37         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y37         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/C
                         clock pessimism              0.452    38.902    
                         clock uncertainty           -0.160    38.742    
    SLICE_X91Y37         FDRE (Setup_fdre_C_D)        0.029    38.771    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -17.244    
  -------------------------------------------------------------------
                         slack                                 21.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/Q
                         net (fo=2, routed)           0.114    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[226][10]
    SLICE_X71Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  design_1_i/ScreenBufferMem_0/inst/rMem[226][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem[226][10]_i_1_n_0
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.843    -0.897    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
                         clock pessimism              0.243    -0.654    
    SLICE_X71Y29         FDRE (Hold_fdre_C_D)         0.091    -0.563    design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.574    -0.657    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/Q
                         net (fo=2, routed)           0.114    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[336][9]
    SLICE_X63Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[336][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[336][9]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
                         clock pessimism              0.241    -0.657    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.091    -0.566    design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/Q
                         net (fo=2, routed)           0.114    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[81][10]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[81][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[81][10]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091    -0.565    design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.580    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/Q
                         net (fo=2, routed)           0.114    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[119][9]
    SLICE_X89Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/ScreenBufferMem_0/inst/rMem[119][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/ScreenBufferMem_0/inst/rMem[119][9]_i_1_n_0
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.845    -0.895    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
                         clock pessimism              0.243    -0.652    
    SLICE_X89Y22         FDRE (Hold_fdre_C_D)         0.091    -0.561    design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[92][4]
    SLICE_X67Y18         LUT5 (Prop_lut5_I4_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[92][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[92][4]_i_1_n_0
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X67Y18         FDRE (Hold_fdre_C_D)         0.092    -0.562    design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.588    -0.644    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/Q
                         net (fo=2, routed)           0.117    -0.385    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[509][6]
    SLICE_X73Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  design_1_i/ScreenBufferMem_0/inst/rMem[509][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    design_1_i/ScreenBufferMem_0/inst/rMem[509][6]_i_1_n_0
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.855    -0.885    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
                         clock pessimism              0.241    -0.644    
    SLICE_X73Y45         FDRE (Hold_fdre_C_D)         0.092    -0.552    design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.580    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/Q
                         net (fo=2, routed)           0.117    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[591][7]
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[591][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[591][7]_i_1_n_0
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X79Y30         FDRE (Hold_fdre_C_D)         0.092    -0.560    design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.581    -0.651    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/Q
                         net (fo=2, routed)           0.117    -0.392    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[599][6]
    SLICE_X67Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.347 r  design_1_i/ScreenBufferMem_0/inst/rMem[599][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/ScreenBufferMem_0/inst/rMem[599][6]_i_1_n_0
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.848    -0.892    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X67Y35         FDRE (Hold_fdre_C_D)         0.092    -0.559    design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.558    -0.674    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/Q
                         net (fo=2, routed)           0.117    -0.415    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[62][6]
    SLICE_X41Y15         LUT4 (Prop_lut4_I2_O)        0.045    -0.370 r  design_1_i/ScreenBufferMem_0/inst/rMem[62][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/ScreenBufferMem_0/inst/rMem[62][6]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.823    -0.917    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
                         clock pessimism              0.243    -0.674    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092    -0.582    design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/Q
                         net (fo=2, routed)           0.118    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[142][3]
    SLICE_X25Y19         LUT3 (Prop_lut3_I1_O)        0.045    -0.344 r  design_1_i/ScreenBufferMem_0/inst/rMem[142][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem[142][3]_i_1_n_0
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.849    -0.891    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
                         clock pessimism              0.242    -0.649    
    SLICE_X25Y19         FDRE (Hold_fdre_C_D)         0.092    -0.557    design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y23     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y19     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y21     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y27     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y19     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y27     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y23     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y24     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y24     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48     design_1_i/ScreenBufferMem_0/inst/rMem_reg[334][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48     design_1_i/ScreenBufferMem_0/inst/rMem_reg[334][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     design_1_i/ScreenBufferMem_0/inst/rMem_reg[334][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     design_1_i/ScreenBufferMem_0/inst/rMem_reg[334][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y49     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y49     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y47     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y41     design_1_i/ScreenBufferMem_0/inst/rMem_reg[418][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.614ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.168ns  (logic 1.670ns (8.712%)  route 17.498ns (91.288%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          2.016    18.048    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X93Y35         LUT4 (Prop_lut4_I1_O)        0.124    18.172 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][5]_i_1/O
                         net (fo=1, routed)           0.000    18.172    design_1_i/ScreenBufferMem_0/inst/rMem[522][5]_i_1_n_0
    SLICE_X93Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.617    38.449    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/C
                         clock pessimism              0.452    38.901    
                         clock uncertainty           -0.147    38.754    
    SLICE_X93Y35         FDRE (Setup_fdre_C_D)        0.032    38.786    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 20.614    

Slack (MET) :             20.621ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.205ns  (logic 1.670ns (8.696%)  route 17.535ns (91.304%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          2.053    18.085    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X92Y32         LUT4 (Prop_lut4_I1_O)        0.124    18.209 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][6]_i_1/O
                         net (fo=1, routed)           0.000    18.209    design_1_i/ScreenBufferMem_0/inst/rMem[522][6]_i_1_n_0
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.147    38.751    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)        0.079    38.830    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                 20.621    

Slack (MET) :             20.736ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 1.670ns (8.770%)  route 17.373ns (91.230%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.890    17.922    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    18.046 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][7]_i_1/O
                         net (fo=1, routed)           0.000    18.046    design_1_i/ScreenBufferMem_0/inst/rMem[522][7]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.147    38.751    
    SLICE_X91Y32         FDRE (Setup_fdre_C_D)        0.032    38.783    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                 20.736    

Slack (MET) :             20.834ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 1.670ns (8.792%)  route 17.325ns (91.208%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.842    17.875    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X90Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.999 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][4]_i_1/O
                         net (fo=1, routed)           0.000    17.999    design_1_i/ScreenBufferMem_0/inst/rMem[522][4]_i_1_n_0
    SLICE_X90Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.617    38.449    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X90Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/C
                         clock pessimism              0.452    38.901    
                         clock uncertainty           -0.147    38.754    
    SLICE_X90Y36         FDRE (Setup_fdre_C_D)        0.079    38.833    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]
  -------------------------------------------------------------------
                         required time                         38.833    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 20.834    

Slack (MET) :             21.113ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.610ns  (logic 1.670ns (8.974%)  route 16.940ns (91.027%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.458    17.490    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X89Y35         LUT3 (Prop_lut3_I0_O)        0.124    17.614 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_1/O
                         net (fo=1, routed)           0.000    17.614    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_1_n_0
    SLICE_X89Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/C
                         clock pessimism              0.452    38.842    
                         clock uncertainty           -0.147    38.695    
    SLICE_X89Y35         FDRE (Setup_fdre_C_D)        0.032    38.727    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                         -17.614    
  -------------------------------------------------------------------
                         slack                                 21.113    

Slack (MET) :             21.125ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.699ns  (logic 1.670ns (8.931%)  route 17.029ns (91.069%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.767    17.578    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X92Y32         LUT4 (Prop_lut4_I1_O)        0.124    17.702 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][6]_i_1/O
                         net (fo=1, routed)           0.000    17.702    design_1_i/ScreenBufferMem_0/inst/rMem[520][6]_i_1_n_0
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.147    38.751    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)        0.077    38.828    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                 21.125    

Slack (MET) :             21.204ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 1.670ns (8.996%)  route 16.895ns (91.004%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 38.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.412    17.444    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X86Y34         LUT4 (Prop_lut4_I1_O)        0.124    17.568 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][10]_i_1/O
                         net (fo=1, routed)           0.000    17.568    design_1_i/ScreenBufferMem_0/inst/rMem[522][10]_i_1_n_0
    SLICE_X86Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.557    38.389    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/C
                         clock pessimism              0.452    38.841    
                         clock uncertainty           -0.147    38.694    
    SLICE_X86Y34         FDRE (Setup_fdre_C_D)        0.079    38.773    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                 21.204    

Slack (MET) :             21.380ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.398ns  (logic 1.670ns (9.077%)  route 16.728ns (90.923%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.466    17.277    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    17.401 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][7]_i_1/O
                         net (fo=1, routed)           0.000    17.401    design_1_i/ScreenBufferMem_0/inst/rMem[520][7]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.147    38.751    
    SLICE_X91Y32         FDRE (Setup_fdre_C_D)        0.031    38.782    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                         -17.401    
  -------------------------------------------------------------------
                         slack                                 21.380    

Slack (MET) :             21.470ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 1.670ns (9.127%)  route 16.627ns (90.873%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 38.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.144    17.177    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X82Y35         LUT3 (Prop_lut3_I0_O)        0.124    17.301 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][3]_i_1/O
                         net (fo=1, routed)           0.000    17.301    design_1_i/ScreenBufferMem_0/inst/rMem[522][3]_i_1_n_0
    SLICE_X82Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.557    38.389    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/C
                         clock pessimism              0.452    38.841    
                         clock uncertainty           -0.147    38.694    
    SLICE_X82Y35         FDRE (Setup_fdre_C_D)        0.077    38.771    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -17.301    
  -------------------------------------------------------------------
                         slack                                 21.470    

Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 1.670ns (9.155%)  route 16.570ns (90.845%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 f  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.309    17.120    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X91Y37         LUT3 (Prop_lut3_I0_O)        0.124    17.244 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][4]_i_1/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/ScreenBufferMem_0/inst/rMem[520][4]_i_1_n_0
    SLICE_X91Y37         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y37         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/C
                         clock pessimism              0.452    38.902    
                         clock uncertainty           -0.147    38.755    
    SLICE_X91Y37         FDRE (Setup_fdre_C_D)        0.029    38.784    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                         -17.244    
  -------------------------------------------------------------------
                         slack                                 21.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/Q
                         net (fo=2, routed)           0.114    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[226][10]
    SLICE_X71Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  design_1_i/ScreenBufferMem_0/inst/rMem[226][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem[226][10]_i_1_n_0
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.843    -0.897    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
                         clock pessimism              0.243    -0.654    
    SLICE_X71Y29         FDRE (Hold_fdre_C_D)         0.091    -0.563    design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.574    -0.657    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/Q
                         net (fo=2, routed)           0.114    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[336][9]
    SLICE_X63Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[336][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[336][9]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
                         clock pessimism              0.241    -0.657    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.091    -0.566    design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/Q
                         net (fo=2, routed)           0.114    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[81][10]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[81][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[81][10]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091    -0.565    design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.580    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/Q
                         net (fo=2, routed)           0.114    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[119][9]
    SLICE_X89Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/ScreenBufferMem_0/inst/rMem[119][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/ScreenBufferMem_0/inst/rMem[119][9]_i_1_n_0
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.845    -0.895    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
                         clock pessimism              0.243    -0.652    
    SLICE_X89Y22         FDRE (Hold_fdre_C_D)         0.091    -0.561    design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[92][4]
    SLICE_X67Y18         LUT5 (Prop_lut5_I4_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[92][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[92][4]_i_1_n_0
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X67Y18         FDRE (Hold_fdre_C_D)         0.092    -0.562    design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.588    -0.644    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/Q
                         net (fo=2, routed)           0.117    -0.385    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[509][6]
    SLICE_X73Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  design_1_i/ScreenBufferMem_0/inst/rMem[509][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    design_1_i/ScreenBufferMem_0/inst/rMem[509][6]_i_1_n_0
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.855    -0.885    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
                         clock pessimism              0.241    -0.644    
    SLICE_X73Y45         FDRE (Hold_fdre_C_D)         0.092    -0.552    design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.580    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/Q
                         net (fo=2, routed)           0.117    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[591][7]
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[591][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[591][7]_i_1_n_0
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X79Y30         FDRE (Hold_fdre_C_D)         0.092    -0.560    design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.581    -0.651    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/Q
                         net (fo=2, routed)           0.117    -0.392    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[599][6]
    SLICE_X67Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.347 r  design_1_i/ScreenBufferMem_0/inst/rMem[599][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/ScreenBufferMem_0/inst/rMem[599][6]_i_1_n_0
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.848    -0.892    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X67Y35         FDRE (Hold_fdre_C_D)         0.092    -0.559    design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.558    -0.674    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/Q
                         net (fo=2, routed)           0.117    -0.415    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[62][6]
    SLICE_X41Y15         LUT4 (Prop_lut4_I2_O)        0.045    -0.370 r  design_1_i/ScreenBufferMem_0/inst/rMem[62][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/ScreenBufferMem_0/inst/rMem[62][6]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.823    -0.917    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
                         clock pessimism              0.243    -0.674    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092    -0.582    design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/Q
                         net (fo=2, routed)           0.118    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[142][3]
    SLICE_X25Y19         LUT3 (Prop_lut3_I1_O)        0.045    -0.344 r  design_1_i/ScreenBufferMem_0/inst/rMem[142][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem[142][3]_i_1_n_0
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.849    -0.891    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
                         clock pessimism              0.242    -0.649    
    SLICE_X25Y19         FDRE (Hold_fdre_C_D)         0.092    -0.557    design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y23     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y19     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y21     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y27     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X53Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y19     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y27     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[168][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y26     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y23     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y24     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y24     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y20     design_1_i/ScreenBufferMem_0/inst/rMem_reg[169][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48     design_1_i/ScreenBufferMem_0/inst/rMem_reg[334][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48     design_1_i/ScreenBufferMem_0/inst/rMem_reg[334][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     design_1_i/ScreenBufferMem_0/inst/rMem_reg[334][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     design_1_i/ScreenBufferMem_0/inst/rMem_reg[334][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y49     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y49     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y49     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y47     design_1_i/ScreenBufferMem_0/inst/rMem_reg[335][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y41     design_1_i/ScreenBufferMem_0/inst/rMem_reg[418][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.601ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.168ns  (logic 1.670ns (8.712%)  route 17.498ns (91.288%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          2.016    18.048    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X93Y35         LUT4 (Prop_lut4_I1_O)        0.124    18.172 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][5]_i_1/O
                         net (fo=1, routed)           0.000    18.172    design_1_i/ScreenBufferMem_0/inst/rMem[522][5]_i_1_n_0
    SLICE_X93Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.617    38.449    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/C
                         clock pessimism              0.452    38.901    
                         clock uncertainty           -0.160    38.741    
    SLICE_X93Y35         FDRE (Setup_fdre_C_D)        0.032    38.773    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 20.601    

Slack (MET) :             20.608ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.205ns  (logic 1.670ns (8.696%)  route 17.535ns (91.304%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          2.053    18.085    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X92Y32         LUT4 (Prop_lut4_I1_O)        0.124    18.209 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][6]_i_1/O
                         net (fo=1, routed)           0.000    18.209    design_1_i/ScreenBufferMem_0/inst/rMem[522][6]_i_1_n_0
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)        0.079    38.817    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]
  -------------------------------------------------------------------
                         required time                         38.817    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                 20.608    

Slack (MET) :             20.723ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 1.670ns (8.770%)  route 17.373ns (91.230%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.890    17.922    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    18.046 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][7]_i_1/O
                         net (fo=1, routed)           0.000    18.046    design_1_i/ScreenBufferMem_0/inst/rMem[522][7]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X91Y32         FDRE (Setup_fdre_C_D)        0.032    38.770    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                 20.723    

Slack (MET) :             20.821ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 1.670ns (8.792%)  route 17.325ns (91.208%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.842    17.875    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X90Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.999 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][4]_i_1/O
                         net (fo=1, routed)           0.000    17.999    design_1_i/ScreenBufferMem_0/inst/rMem[522][4]_i_1_n_0
    SLICE_X90Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.617    38.449    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X90Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/C
                         clock pessimism              0.452    38.901    
                         clock uncertainty           -0.160    38.741    
    SLICE_X90Y36         FDRE (Setup_fdre_C_D)        0.079    38.820    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]
  -------------------------------------------------------------------
                         required time                         38.820    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 20.821    

Slack (MET) :             21.100ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.610ns  (logic 1.670ns (8.974%)  route 16.940ns (91.027%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.458    17.490    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X89Y35         LUT3 (Prop_lut3_I0_O)        0.124    17.614 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_1/O
                         net (fo=1, routed)           0.000    17.614    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_1_n_0
    SLICE_X89Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/C
                         clock pessimism              0.452    38.842    
                         clock uncertainty           -0.160    38.682    
    SLICE_X89Y35         FDRE (Setup_fdre_C_D)        0.032    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -17.614    
  -------------------------------------------------------------------
                         slack                                 21.100    

Slack (MET) :             21.112ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.699ns  (logic 1.670ns (8.931%)  route 17.029ns (91.069%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.767    17.578    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X92Y32         LUT4 (Prop_lut4_I1_O)        0.124    17.702 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][6]_i_1/O
                         net (fo=1, routed)           0.000    17.702    design_1_i/ScreenBufferMem_0/inst/rMem[520][6]_i_1_n_0
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)        0.077    38.815    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                 21.112    

Slack (MET) :             21.192ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 1.670ns (8.996%)  route 16.895ns (91.004%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 38.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.412    17.444    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X86Y34         LUT4 (Prop_lut4_I1_O)        0.124    17.568 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][10]_i_1/O
                         net (fo=1, routed)           0.000    17.568    design_1_i/ScreenBufferMem_0/inst/rMem[522][10]_i_1_n_0
    SLICE_X86Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.557    38.389    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/C
                         clock pessimism              0.452    38.841    
                         clock uncertainty           -0.160    38.681    
    SLICE_X86Y34         FDRE (Setup_fdre_C_D)        0.079    38.760    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]
  -------------------------------------------------------------------
                         required time                         38.760    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                 21.192    

Slack (MET) :             21.367ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.398ns  (logic 1.670ns (9.077%)  route 16.728ns (90.923%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.466    17.277    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    17.401 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][7]_i_1/O
                         net (fo=1, routed)           0.000    17.401    design_1_i/ScreenBufferMem_0/inst/rMem[520][7]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X91Y32         FDRE (Setup_fdre_C_D)        0.031    38.769    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]
  -------------------------------------------------------------------
                         required time                         38.769    
                         arrival time                         -17.401    
  -------------------------------------------------------------------
                         slack                                 21.367    

Slack (MET) :             21.457ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 1.670ns (9.127%)  route 16.627ns (90.873%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 38.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.144    17.177    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X82Y35         LUT3 (Prop_lut3_I0_O)        0.124    17.301 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][3]_i_1/O
                         net (fo=1, routed)           0.000    17.301    design_1_i/ScreenBufferMem_0/inst/rMem[522][3]_i_1_n_0
    SLICE_X82Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.557    38.389    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/C
                         clock pessimism              0.452    38.841    
                         clock uncertainty           -0.160    38.681    
    SLICE_X82Y35         FDRE (Setup_fdre_C_D)        0.077    38.758    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -17.301    
  -------------------------------------------------------------------
                         slack                                 21.457    

Slack (MET) :             21.527ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 1.670ns (9.155%)  route 16.570ns (90.845%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 f  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.309    17.120    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X91Y37         LUT3 (Prop_lut3_I0_O)        0.124    17.244 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][4]_i_1/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/ScreenBufferMem_0/inst/rMem[520][4]_i_1_n_0
    SLICE_X91Y37         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y37         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/C
                         clock pessimism              0.452    38.902    
                         clock uncertainty           -0.160    38.742    
    SLICE_X91Y37         FDRE (Setup_fdre_C_D)        0.029    38.771    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -17.244    
  -------------------------------------------------------------------
                         slack                                 21.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/Q
                         net (fo=2, routed)           0.114    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[226][10]
    SLICE_X71Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  design_1_i/ScreenBufferMem_0/inst/rMem[226][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem[226][10]_i_1_n_0
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.843    -0.897    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
                         clock pessimism              0.243    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X71Y29         FDRE (Hold_fdre_C_D)         0.091    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.574    -0.657    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/Q
                         net (fo=2, routed)           0.114    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[336][9]
    SLICE_X63Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[336][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[336][9]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
                         clock pessimism              0.241    -0.657    
                         clock uncertainty            0.160    -0.497    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.091    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/Q
                         net (fo=2, routed)           0.114    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[81][10]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[81][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[81][10]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.160    -0.495    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091    -0.404    design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.580    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/Q
                         net (fo=2, routed)           0.114    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[119][9]
    SLICE_X89Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/ScreenBufferMem_0/inst/rMem[119][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/ScreenBufferMem_0/inst/rMem[119][9]_i_1_n_0
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.845    -0.895    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
                         clock pessimism              0.243    -0.652    
                         clock uncertainty            0.160    -0.491    
    SLICE_X89Y22         FDRE (Hold_fdre_C_D)         0.091    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[92][4]
    SLICE_X67Y18         LUT5 (Prop_lut5_I4_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[92][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[92][4]_i_1_n_0
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X67Y18         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.588    -0.644    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/Q
                         net (fo=2, routed)           0.117    -0.385    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[509][6]
    SLICE_X73Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  design_1_i/ScreenBufferMem_0/inst/rMem[509][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    design_1_i/ScreenBufferMem_0/inst/rMem[509][6]_i_1_n_0
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.855    -0.885    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
                         clock pessimism              0.241    -0.644    
                         clock uncertainty            0.160    -0.483    
    SLICE_X73Y45         FDRE (Hold_fdre_C_D)         0.092    -0.391    design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.580    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/Q
                         net (fo=2, routed)           0.117    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[591][7]
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[591][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[591][7]_i_1_n_0
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.160    -0.491    
    SLICE_X79Y30         FDRE (Hold_fdre_C_D)         0.092    -0.399    design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.581    -0.651    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/Q
                         net (fo=2, routed)           0.117    -0.392    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[599][6]
    SLICE_X67Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.347 r  design_1_i/ScreenBufferMem_0/inst/rMem[599][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/ScreenBufferMem_0/inst/rMem[599][6]_i_1_n_0
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.848    -0.892    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.160    -0.490    
    SLICE_X67Y35         FDRE (Hold_fdre_C_D)         0.092    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.558    -0.674    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/Q
                         net (fo=2, routed)           0.117    -0.415    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[62][6]
    SLICE_X41Y15         LUT4 (Prop_lut4_I2_O)        0.045    -0.370 r  design_1_i/ScreenBufferMem_0/inst/rMem[62][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/ScreenBufferMem_0/inst/rMem[62][6]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.823    -0.917    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
                         clock pessimism              0.243    -0.674    
                         clock uncertainty            0.160    -0.513    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092    -0.421    design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/Q
                         net (fo=2, routed)           0.118    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[142][3]
    SLICE_X25Y19         LUT3 (Prop_lut3_I1_O)        0.045    -0.344 r  design_1_i/ScreenBufferMem_0/inst/rMem[142][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem[142][3]_i_1_n_0
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.849    -0.891    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
                         clock pessimism              0.242    -0.649    
                         clock uncertainty            0.160    -0.488    
    SLICE_X25Y19         FDRE (Hold_fdre_C_D)         0.092    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.601ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.168ns  (logic 1.670ns (8.712%)  route 17.498ns (91.288%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          2.016    18.048    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X93Y35         LUT4 (Prop_lut4_I1_O)        0.124    18.172 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][5]_i_1/O
                         net (fo=1, routed)           0.000    18.172    design_1_i/ScreenBufferMem_0/inst/rMem[522][5]_i_1_n_0
    SLICE_X93Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.617    38.449    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X93Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]/C
                         clock pessimism              0.452    38.901    
                         clock uncertainty           -0.160    38.741    
    SLICE_X93Y35         FDRE (Setup_fdre_C_D)        0.032    38.773    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][5]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 20.601    

Slack (MET) :             20.608ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.205ns  (logic 1.670ns (8.696%)  route 17.535ns (91.304%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          2.053    18.085    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X92Y32         LUT4 (Prop_lut4_I1_O)        0.124    18.209 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][6]_i_1/O
                         net (fo=1, routed)           0.000    18.209    design_1_i/ScreenBufferMem_0/inst/rMem[522][6]_i_1_n_0
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)        0.079    38.817    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][6]
  -------------------------------------------------------------------
                         required time                         38.817    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                 20.608    

Slack (MET) :             20.723ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 1.670ns (8.770%)  route 17.373ns (91.230%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.890    17.922    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    18.046 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][7]_i_1/O
                         net (fo=1, routed)           0.000    18.046    design_1_i/ScreenBufferMem_0/inst/rMem[522][7]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X91Y32         FDRE (Setup_fdre_C_D)        0.032    38.770    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][7]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                 20.723    

Slack (MET) :             20.821ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.995ns  (logic 1.670ns (8.792%)  route 17.325ns (91.208%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.842    17.875    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X90Y36         LUT3 (Prop_lut3_I0_O)        0.124    17.999 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][4]_i_1/O
                         net (fo=1, routed)           0.000    17.999    design_1_i/ScreenBufferMem_0/inst/rMem[522][4]_i_1_n_0
    SLICE_X90Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.617    38.449    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X90Y36         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]/C
                         clock pessimism              0.452    38.901    
                         clock uncertainty           -0.160    38.741    
    SLICE_X90Y36         FDRE (Setup_fdre_C_D)        0.079    38.820    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][4]
  -------------------------------------------------------------------
                         required time                         38.820    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 20.821    

Slack (MET) :             21.100ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.610ns  (logic 1.670ns (8.974%)  route 16.940ns (91.027%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 38.390 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.458    17.490    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X89Y35         LUT3 (Prop_lut3_I0_O)        0.124    17.614 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_1/O
                         net (fo=1, routed)           0.000    17.614    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_1_n_0
    SLICE_X89Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.558    38.390    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]/C
                         clock pessimism              0.452    38.842    
                         clock uncertainty           -0.160    38.682    
    SLICE_X89Y35         FDRE (Setup_fdre_C_D)        0.032    38.714    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][11]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -17.614    
  -------------------------------------------------------------------
                         slack                                 21.100    

Slack (MET) :             21.112ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.699ns  (logic 1.670ns (8.931%)  route 17.029ns (91.069%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.767    17.578    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X92Y32         LUT4 (Prop_lut4_I1_O)        0.124    17.702 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][6]_i_1/O
                         net (fo=1, routed)           0.000    17.702    design_1_i/ScreenBufferMem_0/inst/rMem[520][6]_i_1_n_0
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X92Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)        0.077    38.815    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][6]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                 21.112    

Slack (MET) :             21.192ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 1.670ns (8.996%)  route 16.895ns (91.004%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 38.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.412    17.444    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X86Y34         LUT4 (Prop_lut4_I1_O)        0.124    17.568 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][10]_i_1/O
                         net (fo=1, routed)           0.000    17.568    design_1_i/ScreenBufferMem_0/inst/rMem[522][10]_i_1_n_0
    SLICE_X86Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.557    38.389    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y34         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]/C
                         clock pessimism              0.452    38.841    
                         clock uncertainty           -0.160    38.681    
    SLICE_X86Y34         FDRE (Setup_fdre_C_D)        0.079    38.760    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][10]
  -------------------------------------------------------------------
                         required time                         38.760    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                 21.192    

Slack (MET) :             21.367ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.398ns  (logic 1.670ns (9.077%)  route 16.728ns (90.923%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 f  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.466    17.277    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.124    17.401 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][7]_i_1/O
                         net (fo=1, routed)           0.000    17.401    design_1_i/ScreenBufferMem_0/inst/rMem[520][7]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.614    38.446    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]/C
                         clock pessimism              0.452    38.898    
                         clock uncertainty           -0.160    38.738    
    SLICE_X91Y32         FDRE (Setup_fdre_C_D)        0.031    38.769    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][7]
  -------------------------------------------------------------------
                         required time                         38.769    
                         arrival time                         -17.401    
  -------------------------------------------------------------------
                         slack                                 21.367    

Slack (MET) :             21.457ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 1.670ns (9.127%)  route 16.627ns (90.873%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 38.389 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.787    15.706    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    16.032 f  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2/O
                         net (fo=12, routed)          1.144    17.177    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_2_n_0
    SLICE_X82Y35         LUT3 (Prop_lut3_I0_O)        0.124    17.301 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][3]_i_1/O
                         net (fo=1, routed)           0.000    17.301    design_1_i/ScreenBufferMem_0/inst/rMem[522][3]_i_1_n_0
    SLICE_X82Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.557    38.389    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]/C
                         clock pessimism              0.452    38.841    
                         clock uncertainty           -0.160    38.681    
    SLICE_X82Y35         FDRE (Setup_fdre_C_D)        0.077    38.758    design_1_i/ScreenBufferMem_0/inst/rMem_reg[522][3]
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -17.301    
  -------------------------------------------------------------------
                         slack                                 21.457    

Slack (MET) :             21.527ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 1.670ns (9.155%)  route 16.570ns (90.845%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.720    -0.996    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y59         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.478 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=12, routed)          1.143     0.664    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X85Y62         LUT2 (Prop_lut2_I1_O)        0.124     0.788 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     1.036 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[2]
                         net (fo=230, routed)        10.552    11.589    design_1_i/ScreenBufferMem_0/inst/iAddrB[4]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.330    11.919 r  design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3/O
                         net (fo=19, routed)          3.567    15.486    design_1_i/ScreenBufferMem_0/inst/rMem[522][11]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I5_O)        0.326    15.812 f  design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2/O
                         net (fo=12, routed)          1.309    17.120    design_1_i/ScreenBufferMem_0/inst/rMem[520][11]_i_2_n_0
    SLICE_X91Y37         LUT3 (Prop_lut3_I0_O)        0.124    17.244 r  design_1_i/ScreenBufferMem_0/inst/rMem[520][4]_i_1/O
                         net (fo=1, routed)           0.000    17.244    design_1_i/ScreenBufferMem_0/inst/rMem[520][4]_i_1_n_0
    SLICE_X91Y37         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        1.618    38.450    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X91Y37         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]/C
                         clock pessimism              0.452    38.902    
                         clock uncertainty           -0.160    38.742    
    SLICE_X91Y37         FDRE (Setup_fdre_C_D)        0.029    38.771    design_1_i/ScreenBufferMem_0/inst/rMem_reg[520][4]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                         -17.244    
  -------------------------------------------------------------------
                         slack                                 21.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/Q
                         net (fo=2, routed)           0.114    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[226][10]
    SLICE_X71Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.353 r  design_1_i/ScreenBufferMem_0/inst/rMem[226][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/ScreenBufferMem_0/inst/rMem[226][10]_i_1_n_0
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.843    -0.897    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X71Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]/C
                         clock pessimism              0.243    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X71Y29         FDRE (Hold_fdre_C_D)         0.091    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg[226][10]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.574    -0.657    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/Q
                         net (fo=2, routed)           0.114    -0.402    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[336][9]
    SLICE_X63Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.357 r  design_1_i/ScreenBufferMem_0/inst/rMem[336][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    design_1_i/ScreenBufferMem_0/inst/rMem[336][9]_i_1_n_0
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.841    -0.899    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y66         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]/C
                         clock pessimism              0.241    -0.657    
                         clock uncertainty            0.160    -0.497    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.091    -0.406    design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.576    -0.656    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/Q
                         net (fo=2, routed)           0.114    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[81][10]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.355 r  design_1_i/ScreenBufferMem_0/inst/rMem[81][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/ScreenBufferMem_0/inst/rMem[81][10]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.842    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X63Y20         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.160    -0.495    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091    -0.404    design_1_i/ScreenBufferMem_0/inst/rMem_reg[81][10]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.580    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/Q
                         net (fo=2, routed)           0.114    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[119][9]
    SLICE_X89Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.351 r  design_1_i/ScreenBufferMem_0/inst/rMem[119][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/ScreenBufferMem_0/inst/rMem[119][9]_i_1_n_0
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.845    -0.895    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X89Y22         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]/C
                         clock pessimism              0.243    -0.652    
                         clock uncertainty            0.160    -0.491    
    SLICE_X89Y22         FDRE (Hold_fdre_C_D)         0.091    -0.400    design_1_i/ScreenBufferMem_0/inst/rMem_reg[119][9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.578    -0.654    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/Q
                         net (fo=2, routed)           0.117    -0.395    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[92][4]
    SLICE_X67Y18         LUT5 (Prop_lut5_I4_O)        0.045    -0.350 r  design_1_i/ScreenBufferMem_0/inst/rMem[92][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ScreenBufferMem_0/inst/rMem[92][4]_i_1_n_0
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.844    -0.896    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y18         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.160    -0.493    
    SLICE_X67Y18         FDRE (Hold_fdre_C_D)         0.092    -0.401    design_1_i/ScreenBufferMem_0/inst/rMem_reg[92][4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.588    -0.644    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/Q
                         net (fo=2, routed)           0.117    -0.385    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[509][6]
    SLICE_X73Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.340 r  design_1_i/ScreenBufferMem_0/inst/rMem[509][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    design_1_i/ScreenBufferMem_0/inst/rMem[509][6]_i_1_n_0
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.855    -0.885    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X73Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]/C
                         clock pessimism              0.241    -0.644    
                         clock uncertainty            0.160    -0.483    
    SLICE_X73Y45         FDRE (Hold_fdre_C_D)         0.092    -0.391    design_1_i/ScreenBufferMem_0/inst/rMem_reg[509][6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.580    -0.652    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/Q
                         net (fo=2, routed)           0.117    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[591][7]
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[591][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[591][7]_i_1_n_0
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.847    -0.893    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X79Y30         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.160    -0.491    
    SLICE_X79Y30         FDRE (Hold_fdre_C_D)         0.092    -0.399    design_1_i/ScreenBufferMem_0/inst/rMem_reg[591][7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.581    -0.651    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/Q
                         net (fo=2, routed)           0.117    -0.392    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[599][6]
    SLICE_X67Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.347 r  design_1_i/ScreenBufferMem_0/inst/rMem[599][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/ScreenBufferMem_0/inst/rMem[599][6]_i_1_n_0
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.848    -0.892    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y35         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.160    -0.490    
    SLICE_X67Y35         FDRE (Hold_fdre_C_D)         0.092    -0.398    design_1_i/ScreenBufferMem_0/inst/rMem_reg[599][6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.558    -0.674    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/Q
                         net (fo=2, routed)           0.117    -0.415    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[62][6]
    SLICE_X41Y15         LUT4 (Prop_lut4_I2_O)        0.045    -0.370 r  design_1_i/ScreenBufferMem_0/inst/rMem[62][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/ScreenBufferMem_0/inst/rMem[62][6]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.823    -0.917    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X41Y15         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]/C
                         clock pessimism              0.243    -0.674    
                         clock uncertainty            0.160    -0.513    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092    -0.421    design_1_i/ScreenBufferMem_0/inst/rMem_reg[62][6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/Q
                         net (fo=2, routed)           0.118    -0.389    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[142][3]
    SLICE_X25Y19         LUT3 (Prop_lut3_I1_O)        0.045    -0.344 r  design_1_i/ScreenBufferMem_0/inst/rMem[142][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/ScreenBufferMem_0/inst/rMem[142][3]_i_1_n_0
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7332, routed)        0.849    -0.891    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X25Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]/C
                         clock pessimism              0.242    -0.649    
                         clock uncertainty            0.160    -0.488    
    SLICE_X25Y19         FDRE (Hold_fdre_C_D)         0.092    -0.396    design_1_i/ScreenBufferMem_0/inst/rMem_reg[142][3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.052    





