// Seed: 2227963062
`default_nettype id_1
`define pp_2 0
module module_0;
  assign id_1 = id_1;
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  reg id_5;
  always begin
    id_5 <= 1;
    id_1 <= 1;
    id_2 <= id_3 & id_4;
    id_3 = id_3;
  end
endmodule
