IP Name		:pgcb
Design name	:tooltb
LIBRARY_NAME	:d04
LIBRARY_VOLTAGE	:0.74
VT_TYPE		:ln
Clock file	:
Constraint file	:
Scripts	:

++RTL_list
$MODEL_ROOT/tools/syn/rtl_links/tooltb.sv
$MODEL_ROOT/tools/syn/rtl_links/tooltb_pgd.sv
$MODEL_ROOT/src/rtl/common/pgcb_ctech_map.sv
$MODEL_ROOT/src/rtl/pgcbunit/pgcbfsm.sv
$MODEL_ROOT/src/rtl/pgcbunit/pgcbdfxovr.sv
$MODEL_ROOT/src/rtl/pgcbunit/pgcbunit.sv
$MODEL_ROOT/src/rtl/common/pgcb_ctech_map.sv
$MODEL_ROOT/tools/syn/rtl_links/pgcbcg.sv
$MODEL_ROOT/src/rtl/pcguunit/pcgu.sv
$MODEL_ROOT/src/rtl/pcguunit/pcgu_aww.sv
$MODEL_ROOT/src/rtl/common/pgcb_ctech_map.sv
$MODEL_ROOT/src/rtl/ClockDomainController/ClockDomainController.sv
$MODEL_ROOT/src/rtl/ClockDomainController/CdcMainClock.sv
$MODEL_ROOT/src/rtl/ClockDomainController/CdcMainCg.sv
$MODEL_ROOT/src/rtl/ClockDomainController/CdcPgClock.sv
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_doublesync_rstb.v
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_doublesync_setb.v
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_mux_2to1.v
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_dq.v
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_clk_gate_te.v
$GLOBAL_CTECH_ROOT/source/p1273/d04/ln/ctech_lib_clk_buf.v
