#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 14:12:50 2020
# Process ID: 17220
# Current directory: C:/eFPGA/5_PRINT_STRING_PS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14284 C:\eFPGA\5_PRINT_STRING_PS\5_PRINT_STRING_PS.xpr
# Log file: C:/eFPGA/5_PRINT_STRING_PS/vivado.log
# Journal file: C:/eFPGA/5_PRINT_STRING_PS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
make_wrapper -files [get_files C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/5_PRINT_STRING_PS/design_1_wrapper.xsa
