#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jul 14 11:20:57 2025
# Process ID: 9008
# Current directory: C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.runs/synth_1
# Command line: vivado.exe -log decimal_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decimal_counter.tcl
# Log file: C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.runs/synth_1/decimal_counter.vds
# Journal file: C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source decimal_counter.tcl -notrace
Command: synth_design -top decimal_counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8864
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1037.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decimal_counter' [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/decimal_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/divider.v:3]
	Parameter DIV5 bound to: 10000000 - type: integer 
	Parameter DIV500 bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'comb_logic' [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/comb_logic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'comb_logic' (3#1) [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/comb_logic.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/shift_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (4#1) [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/shift_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'anode_encoder' [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/anode_encoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'anode_encoder' (5#1) [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/anode_encoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/mux_4x1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/mux_4x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/seven_seg_decoder.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/seven_seg_decoder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (7#1) [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/seven_seg_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter' (8#1) [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/decimal_counter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.789 ; gain = 0.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.789 ; gain = 0.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.789 ; gain = 0.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1037.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/decimal_counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/decimal_counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1143.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1143.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.512 ; gain = 106.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.512 ; gain = 106.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.512 ; gain = 106.367
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.srcs/sources_1/new/seven_seg_decoder.v:10]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1143.512 ; gain = 106.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.512 ; gain = 106.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1143.512 ; gain = 106.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1155.922 ; gain = 118.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.617 ; gain = 119.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.375 ; gain = 126.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.375 ; gain = 126.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.375 ; gain = 126.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.375 ; gain = 126.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.375 ; gain = 126.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.375 ; gain = 126.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     5|
|4     |LUT2   |     4|
|5     |LUT3   |     4|
|6     |LUT4   |    28|
|7     |LUT5   |    77|
|8     |LUT6   |     1|
|9     |FDRE   |    81|
|10    |LD     |     7|
|11    |IBUF   |     6|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.375 ; gain = 126.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1163.375 ; gain = 20.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1163.375 ; gain = 126.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1173.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1175.965 ; gain = 138.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/osher/Verilog_Projects/Decimal_Counter_3D/Decimal_Counter_3D.runs/synth_1/decimal_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decimal_counter_utilization_synth.rpt -pb decimal_counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 11:21:43 2025...
