
---------- Begin Simulation Statistics ----------
final_tick                                 1980101500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726120                       # Number of bytes of host memory used
host_op_rate                                   249368                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.23                       # Real time elapsed on the host
host_tick_rate                               70136422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827082                       # Number of instructions simulated
sim_ops                                       7040185                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001980                       # Number of seconds simulated
sim_ticks                                  1980101500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5069744                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3565998                       # number of cc regfile writes
system.cpu.committedInsts                     3827082                       # Number of Instructions Simulated
system.cpu.committedOps                       7040185                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.034784                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.034784                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    217345                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142922                       # number of floating regfile writes
system.cpu.idleCycles                          131594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84143                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   976766                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.310705                       # Inst execution rate
system.cpu.iew.exec_refs                      1563019                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     487570                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  414530                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1211500                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                240                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8319                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               622147                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10295827                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1075449                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174054                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9150864                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2432                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 87602                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80618                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 90454                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            368                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46981                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37162                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12923127                       # num instructions consuming a value
system.cpu.iew.wb_count                       9040382                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531523                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6868937                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.282807                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9099342                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15145738                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8715316                       # number of integer regfile writes
system.cpu.ipc                               0.966385                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.966385                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182150      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6826307     73.21%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20642      0.22%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632137      6.78%     82.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1317      0.01%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31204      0.33%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12012      0.13%     82.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8937      0.10%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1231      0.01%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             538      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             265      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1024739     10.99%     93.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              450364      4.83%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77238      0.83%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53375      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9324918                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227797                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              437688                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195825                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             355794                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      147923                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015863                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  119898     81.05%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    430      0.29%     81.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.01%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    39      0.03%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3891      2.63%     84.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4946      3.34%     87.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12746      8.62%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5950      4.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9062894                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22206845                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8844557                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13195995                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10293118                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9324918                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2709                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3255636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18164                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2494                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4130064                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3828610                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.435588                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.393812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1372737     35.85%     35.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              303271      7.92%     43.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              452918     11.83%     55.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              437130     11.42%     67.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401719     10.49%     77.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              304915      7.96%     85.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              294177      7.68%     93.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              186036      4.86%     98.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75707      1.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3828610                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.354656                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            219532                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152342                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1211500                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              622147                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3390806                       # number of misc regfile reads
system.cpu.numCycles                          3960204                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10135                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27385                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3928                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2972                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2363                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1184                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3616                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3616                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2972                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        16723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        16723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  16723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       572864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       572864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  572864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6588                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6588    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6588                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21061500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34908250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          895                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5223                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7577                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4722                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37376                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 42098                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       179712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1464128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1643840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7237                       # Total snoops (count)
system.tol2bus.snoopTraffic                    151232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21951                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.179217                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.383662                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  18018     82.08%     82.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3932     17.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21951                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           24664500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19200499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2869999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8017                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8124                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 107                       # number of overall hits
system.l2.overall_hits::.cpu.data                8017                       # number of overall hits
system.l2.overall_hits::total                    8124                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4783                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6590                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1807                       # number of overall misses
system.l2.overall_misses::.cpu.data              4783                       # number of overall misses
system.l2.overall_misses::total                  6590                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146410500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    372352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        518763000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146410500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    372352500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       518763000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14714                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14714                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.944096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.373672                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.447873                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.944096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.373672                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.447873                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81024.073049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77849.153251                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78719.726859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81024.073049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77849.153251                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78719.726859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2363                       # number of writebacks
system.l2.writebacks::total                      2363                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6589                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    324438000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    452788500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    324438000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    452788500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.944096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.373594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.447805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.944096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.373594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.447805                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71029.607084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67845.671267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68718.849598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71029.607084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67845.671267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68718.849598                       # average overall mshr miss latency
system.l2.replacements                           7237                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10077                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10077                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          894                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              894                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          894                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          894                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          239                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           239                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1607                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3616                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    278223500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     278223500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.692322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.692322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76942.339602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76942.339602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    242063500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    242063500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.692322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.692322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66942.339602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66942.339602                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146410500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146410500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.944096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.944096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81024.073049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81024.073049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128350500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128350500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.944096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71029.607084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71029.607084                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     94129000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     94129000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80658.954584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80658.954584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     82374500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     82374500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.153887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.153887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70647.084048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70647.084048                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1921.830390                       # Cycle average of tags in use
system.l2.tags.total_refs                       27139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9285                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.922886                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     466.725327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       305.607175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1149.497887                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.227893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.149222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.561278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.938394                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    118805                       # Number of tag accesses
system.l2.tags.data_accesses                   118805                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000827496750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          137                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          137                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15624                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2206                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6588                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2363                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6588                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2363                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.10                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6588                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2363                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.686131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    251.843052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           136     99.27%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           137                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.065693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.016439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.329553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               77     56.20%     56.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     31.39%     87.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      8.03%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.92%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.73%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           137                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  421632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               151232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    212.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1980083500                       # Total gap between requests
system.mem_ctrls.avgGap                     221213.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       115584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       303104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       149632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 58372765.234509445727                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153074981.257273942232                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 75567843.365605250001                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1806                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4782                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2363                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     54052500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    128541500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  31975535000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29929.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26880.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13531754.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       115584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       306048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        421632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       115584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       115584                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       151232                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       151232                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1806                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4782                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6588                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2363                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2363                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     58372765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    154561774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        212934539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     58372765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     58372765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76375883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76375883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76375883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     58372765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    154561774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       289310422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6542                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2338                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           93                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                59931500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              32710000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          182594000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9161.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27911.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5276                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1926                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   339.491607                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   211.557419                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   320.492139                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          507     30.40%     30.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          363     21.76%     52.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          220     13.19%     65.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          121      7.25%     72.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          133      7.97%     80.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           66      3.96%     84.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           43      2.58%     87.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           37      2.22%     89.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          178     10.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                418688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             149632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              211.447746                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               75.567843                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5590620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2952510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20598900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5021640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 156118560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    425723310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    401855520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1017861060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.044891                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1040361000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     66040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    873700500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6390300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3377550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26110980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7182720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 156118560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    390768630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    431291040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1021239780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.751228                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1117285500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     66040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    796776000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80618                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   959545                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  543166                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1695                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1530137                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                713449                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10883493                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1295                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 207695                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  65912                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 342588                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31444                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14738388                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29347270                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18359657                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254744                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883302                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4855080                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1156077                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       910820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           910820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       910820                       # number of overall hits
system.cpu.icache.overall_hits::total          910820                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2828                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2828                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2828                       # number of overall misses
system.cpu.icache.overall_misses::total          2828                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    202550999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    202550999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    202550999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    202550999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       913648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       913648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       913648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       913648                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71623.408416                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71623.408416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71623.408416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71623.408416                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          610                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    76.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          895                       # number of writebacks
system.cpu.icache.writebacks::total               895                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          914                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          914                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          914                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          914                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150439499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150439499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150439499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150439499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78599.529258                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78599.529258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78599.529258                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78599.529258                       # average overall mshr miss latency
system.cpu.icache.replacements                    895                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       910820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          910820                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2828                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2828                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    202550999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    202550999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       913648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       913648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71623.408416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71623.408416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          914                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          914                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150439499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150439499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78599.529258                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78599.529258                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           954.749267                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              912733                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            477.121275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   954.749267                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.932372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.932372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          729                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3656505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3656505                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       85244                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  418470                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1073                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 368                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 258960                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  622                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    215                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1078156                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      488283                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           354                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           256                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      914378                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           892                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   835575                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1236645                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1392230                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                283542                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80618                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               691443                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4329                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11192456                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19280                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13155522                       # The number of ROB reads
system.cpu.rob.writes                        20865226                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1306815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1306815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314565                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314565                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        40541                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          40541                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41165                       # number of overall misses
system.cpu.dcache.overall_misses::total         41165                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    977567496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    977567496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    977567496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    977567496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1347356                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1347356                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1355730                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1355730                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030364                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24113.058287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24113.058287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23747.540289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23747.540289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6163                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          426                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               256                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.074219                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          142                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10077                       # number of writebacks
system.cpu.dcache.writebacks::total             10077                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        28164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        28164                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28164                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12800                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    467440997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    467440997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    476402997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    476402997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009186                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009186                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009441                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37766.906116                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37766.906116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37218.984141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37218.984141                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11776                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       948153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          948153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    669074500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    669074500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       983465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       983465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18947.510761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18947.510761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7154                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    164386500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    164386500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22978.263908                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22978.263908                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       358662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         358662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    308492996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    308492996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014370                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014370                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58996.556894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58996.556894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    303054497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    303054497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58023.070458                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58023.070458                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7750                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7750                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          624                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          624                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.074516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.074516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          423                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          423                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      8962000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8962000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050513                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050513                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 21186.761229                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 21186.761229                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           948.786719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1327365                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.700391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   948.786719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.926550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          533                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5435720                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5435720                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1980101500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1370963                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1194861                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81100                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               741237                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  734369                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.073441                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41383                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           16366                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11186                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5180                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          783                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3169509                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77563                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3384870                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.079898                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.676950                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1391682     41.11%     41.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          641248     18.94%     60.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          304786      9.00%     69.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325023      9.60%     78.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151376      4.47%     83.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           71481      2.11%     85.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46472      1.37%     86.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49861      1.47%     88.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          402941     11.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3384870                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827082                       # Number of instructions committed
system.cpu.commit.opsCommitted                7040185                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156217                       # Number of memory references committed
system.cpu.commit.loads                        793030                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810956                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820465                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29687                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138427      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100442     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20122      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765272     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343590      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7040185                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        402941                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827082                       # Number of Instructions committed
system.cpu.thread0.numOps                     7040185                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1008239                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6624139                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1370963                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             786938                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2730352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169634                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  688                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4460                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    913648                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29327                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3828610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.084617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.469789                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1891871     49.41%     49.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84493      2.21%     51.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146649      3.83%     55.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   163379      4.27%     59.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   119907      3.13%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   150895      3.94%     66.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   136716      3.57%     70.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   190133      4.97%     75.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   944567     24.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3828610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.346185                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.672676                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
