\hypertarget{group___p_i_t___peripheral___access___layer}{}\section{P\+IT Peripheral Access Layer}
\label{group___p_i_t___peripheral___access___layer}\index{PIT Peripheral Access Layer@{PIT Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___p_i_t___register___masks}{P\+I\+T Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_p_i_t___type}{P\+I\+T\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE}}~(0x40037000u)
\item 
\#define \mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf181c9e6602b6432a0bf1a9243808968}{P\+IT}}~((\mbox{\hyperlink{struct_p_i_t___type}{P\+I\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___p_i_t___peripheral___access___layer_ga79085fa95893e4423661373b7be2f0a7}{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___p_i_t___peripheral___access___layer_ga403e0ed71b80cfe3e085fe6b56b5eff0}{P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf181c9e6602b6432a0bf1a9243808968}{P\+IT}} \}
\item 
\#define \mbox{\hyperlink{group___p_i_t___peripheral___access___layer_ga5f0ae6317a2c8c12e46e49c6e2e29dda}{P\+I\+T\+\_\+\+I\+R\+QS}}~\{ \{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357}{P\+I\+T\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357}{P\+I\+T\+\_\+\+I\+R\+Qn}} \} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_i_t___peripheral___access___layer_gaf181c9e6602b6432a0bf1a9243808968}\label{group___p_i_t___peripheral___access___layer_gaf181c9e6602b6432a0bf1a9243808968}} 
\index{PIT Peripheral Access Layer@{PIT Peripheral Access Layer}!PIT@{PIT}}
\index{PIT@{PIT}!PIT Peripheral Access Layer@{PIT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PIT}{PIT}}
{\footnotesize\ttfamily \#define P\+IT~((\mbox{\hyperlink{struct_p_i_t___type}{P\+I\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE}})}

Peripheral P\+IT base pointer \mbox{\Hypertarget{group___p_i_t___peripheral___access___layer_gaf00b86ba33a2cfe7bb100b4f01905f41}\label{group___p_i_t___peripheral___access___layer_gaf00b86ba33a2cfe7bb100b4f01905f41}} 
\index{PIT Peripheral Access Layer@{PIT Peripheral Access Layer}!PIT\_BASE@{PIT\_BASE}}
\index{PIT\_BASE@{PIT\_BASE}!PIT Peripheral Access Layer@{PIT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PIT\_BASE}{PIT\_BASE}}
{\footnotesize\ttfamily \#define P\+I\+T\+\_\+\+B\+A\+SE~(0x40037000u)}

Peripheral P\+IT base address \mbox{\Hypertarget{group___p_i_t___peripheral___access___layer_ga79085fa95893e4423661373b7be2f0a7}\label{group___p_i_t___peripheral___access___layer_ga79085fa95893e4423661373b7be2f0a7}} 
\index{PIT Peripheral Access Layer@{PIT Peripheral Access Layer}!PIT\_BASE\_ADDRS@{PIT\_BASE\_ADDRS}}
\index{PIT\_BASE\_ADDRS@{PIT\_BASE\_ADDRS}!PIT Peripheral Access Layer@{PIT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PIT\_BASE\_ADDRS}{PIT\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf00b86ba33a2cfe7bb100b4f01905f41}{P\+I\+T\+\_\+\+B\+A\+SE}} \}}

Array initializer of P\+IT peripheral base addresses \mbox{\Hypertarget{group___p_i_t___peripheral___access___layer_ga403e0ed71b80cfe3e085fe6b56b5eff0}\label{group___p_i_t___peripheral___access___layer_ga403e0ed71b80cfe3e085fe6b56b5eff0}} 
\index{PIT Peripheral Access Layer@{PIT Peripheral Access Layer}!PIT\_BASE\_PTRS@{PIT\_BASE\_PTRS}}
\index{PIT\_BASE\_PTRS@{PIT\_BASE\_PTRS}!PIT Peripheral Access Layer@{PIT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PIT\_BASE\_PTRS}{PIT\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define P\+I\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___p_i_t___peripheral___access___layer_gaf181c9e6602b6432a0bf1a9243808968}{P\+IT}} \}}

Array initializer of P\+IT peripheral base pointers \mbox{\Hypertarget{group___p_i_t___peripheral___access___layer_ga5f0ae6317a2c8c12e46e49c6e2e29dda}\label{group___p_i_t___peripheral___access___layer_ga5f0ae6317a2c8c12e46e49c6e2e29dda}} 
\index{PIT Peripheral Access Layer@{PIT Peripheral Access Layer}!PIT\_IRQS@{PIT\_IRQS}}
\index{PIT\_IRQS@{PIT\_IRQS}!PIT Peripheral Access Layer@{PIT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PIT\_IRQS}{PIT\_IRQS}}
{\footnotesize\ttfamily \#define P\+I\+T\+\_\+\+I\+R\+QS~\{ \{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357}{P\+I\+T\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357}{P\+I\+T\+\_\+\+I\+R\+Qn}} \} \}}

Interrupt vectors for the P\+IT peripheral type 