{"vcs1":{"timestamp_begin":1713224943.336321424, "rt":0.92, "ut":0.54, "st":0.31}}
{"vcselab":{"timestamp_begin":1713224944.455609388, "rt":0.90, "ut":0.59, "st":0.28}}
{"link":{"timestamp_begin":1713224945.515463779, "rt":0.47, "ut":0.19, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713224942.260642341}
{"VCS_COMP_START_TIME": 1713224942.260642341}
{"VCS_COMP_END_TIME": 1713224946.167689176}
{"VCS_USER_OPTIONS": "-sverilog lab5/alu.sv lab5/constants.sv lab5/controlpath.sv lab5/datapath.sv lab5/library.sv lab5/memory.sv lab5/regfile.sv lab5/RISC240.sv"}
{"vcs1": {"peak_mem": 337716}}
{"stitch_vcselab": {"peak_mem": 238996}}
