/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [16:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [21:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[61];
  assign celloutsig_1_4z = ~celloutsig_1_0z[0];
  assign celloutsig_0_13z = ~celloutsig_0_2z[5];
  assign celloutsig_1_18z = ~((celloutsig_1_17z | celloutsig_1_11z[6]) & (celloutsig_1_2z | celloutsig_1_17z));
  assign celloutsig_0_11z = ~((celloutsig_0_8z | celloutsig_0_0z) & (celloutsig_0_0z | in_data[64]));
  assign celloutsig_0_21z = ~((celloutsig_0_15z[0] | celloutsig_0_14z) & (celloutsig_0_17z[1] | celloutsig_0_11z));
  assign celloutsig_0_34z = celloutsig_0_33z[1] | celloutsig_0_4z;
  assign celloutsig_1_1z = celloutsig_1_0z[2] | celloutsig_1_0z[1];
  assign celloutsig_0_23z = celloutsig_0_4z | celloutsig_0_6z;
  assign celloutsig_0_27z = celloutsig_0_25z[1] | celloutsig_0_20z;
  assign celloutsig_0_3z = celloutsig_0_2z[9] | celloutsig_0_1z;
  assign celloutsig_0_44z = ~(celloutsig_0_4z ^ celloutsig_0_26z[0]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z[1] ^ celloutsig_1_0z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[16] ^ celloutsig_0_2z[19]);
  assign celloutsig_0_9z = { celloutsig_0_7z[14:12], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } + { celloutsig_0_2z[20:13], celloutsig_0_8z };
  assign celloutsig_0_35z = { celloutsig_0_2z[14:1], celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_21z } / { 1'h1, celloutsig_0_2z[12:9], celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_16z = celloutsig_0_2z[11:7] / { 1'h1, celloutsig_0_2z[0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_8z = in_data[34:20] === { celloutsig_0_7z[12:2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_20z = ! { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_10z = { celloutsig_0_2z[17:12], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z } || { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_4z = celloutsig_0_2z[17:15] < { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_18z = { in_data[91:82], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_15z } < { celloutsig_0_17z[3], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[179:177] % { 1'h1, in_data[141:140] };
  assign celloutsig_1_3z = { in_data[125:118], celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_7z = celloutsig_1_2z ? { in_data[189], celloutsig_1_5z, 1'h1 } : { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_2z[12:11] != { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_9z = - { in_data[161:154], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_30z = & celloutsig_0_9z[6:2];
  assign celloutsig_0_47z = | { celloutsig_0_25z[2:1], celloutsig_0_15z };
  assign celloutsig_1_2z = | in_data[191:172];
  assign celloutsig_1_8z = | { celloutsig_1_3z[5:3], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_10z = | celloutsig_1_9z[11:1];
  assign celloutsig_0_1z = | in_data[83:80];
  assign celloutsig_0_12z = | in_data[27:21];
  assign celloutsig_1_17z = ~^ { celloutsig_1_9z[15:0], celloutsig_1_10z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_2z[17:12], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_17z = in_data[46:42] << { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[67:46] << { in_data[24:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_17z[2:0], celloutsig_0_7z } << { celloutsig_0_7z[9:7], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_33z = celloutsig_0_2z[20:18] << { celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_0_36z = celloutsig_0_35z[10:3] >> { celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_34z, celloutsig_0_5z };
  assign celloutsig_0_37z = { celloutsig_0_16z[4], celloutsig_0_4z, celloutsig_0_14z } >> celloutsig_0_35z[16:14];
  assign celloutsig_1_11z = { celloutsig_1_3z[9:1], celloutsig_1_1z } >> { celloutsig_1_3z[8:7], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_7z = { celloutsig_0_2z[21:8], celloutsig_0_6z } >> { celloutsig_0_2z[16:3], celloutsig_0_6z };
  assign celloutsig_0_48z = { celloutsig_0_14z, celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_5z, celloutsig_0_34z } >>> { celloutsig_0_36z[7:4], celloutsig_0_5z, celloutsig_0_37z };
  assign celloutsig_0_15z = celloutsig_0_7z[5:0] ~^ { in_data[20:18], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_2z[3:1] ~^ celloutsig_0_7z[5:3];
  assign celloutsig_0_26z = { celloutsig_0_9z[8:1], celloutsig_0_3z } ~^ { celloutsig_0_22z[16:9], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_43z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_43z = { celloutsig_0_22z[3], celloutsig_0_25z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_1z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
