

================================================================
== Vitis HLS Report for 'open_port'
================================================================
* Date:           Tue Jul 19 22:46:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        echo_server_application_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  0.542 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axis_listen_port_status_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_listen_port_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specreset_ln0 = specreset void @_ssdm_op_SpecReset, i2 %state_V, i64 1, void @empty_4"   --->   Operation 6 'specreset' 'specreset_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:106]   --->   Operation 7 'specpipeline' 'specpipeline_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_V_load = load i2 %state_V"   --->   Operation 8 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns)   --->   "%switch_ln117 = switch i2 %state_V_load, void %._crit_edge, i2 0, void, i2 1, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:117]   --->   Operation 9 'switch' 'switch_ln117' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_listen_port_status_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 10 'nbreadreq' 'tmp' <Predicate = (state_V_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %tmp, void %._crit_edge, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:124]   --->   Operation 11 'br' 'br_ln124' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s_axis_listen_port_status_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_listen_port_status_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'read' 's_axis_listen_port_status_V_read' <Predicate = (state_V_load == 1 & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%listenDone = trunc i8 %s_axis_listen_port_status_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'trunc' 'listenDone' <Predicate = (state_V_load == 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %listenDone, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:127]   --->   Operation 14 'br' 'br_ln127' <Predicate = (state_V_load == 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.41ns)   --->   "%store_ln133 = store i2 0, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:133]   --->   Operation 15 'store' 'store_ln133' <Predicate = (state_V_load == 1 & tmp & !listenDone)> <Delay = 0.41>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 16 'br' 'br_ln0' <Predicate = (state_V_load == 1 & tmp & !listenDone)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.41ns)   --->   "%store_ln129 = store i2 2, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:129]   --->   Operation 17 'store' 'store_ln129' <Predicate = (state_V_load == 1 & tmp & listenDone)> <Delay = 0.41>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln130 = br void %._crit_edge" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:130]   --->   Operation 18 'br' 'br_ln130' <Predicate = (state_V_load == 1 & tmp & listenDone)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.41ns)   --->   "%store_ln121 = store i2 1, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:121]   --->   Operation 19 'store' 'store_ln121' <Predicate = (state_V_load == 0)> <Delay = 0.41>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port_V, i16 7" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'write' 'write_ln174' <Predicate = (state_V_load == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port_V, i16 7" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 21 'write' 'write_ln174' <Predicate = (state_V_load == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln122 = br void %._crit_edge" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:122]   --->   Operation 22 'br' 'br_ln122' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln142 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:142]   --->   Operation 23 'ret' 'ret_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 0.542ns
The critical path consists of the following:
	'load' operation ('state_V_load') on static variable 'state_V' [9]  (0 ns)
	blocking operation 0.542 ns on control path)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
