/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _04_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_6z[2], celloutsig_0_6z[4], celloutsig_0_6z[2], celloutsig_0_0z };
  assign { _00_, _01_, _02_[2], _02_[0] } = _04_;
  assign celloutsig_0_0z = ~(in_data[67] & in_data[29]);
  assign celloutsig_1_7z = ~(in_data[165] & in_data[109]);
  assign celloutsig_1_13z = ~(celloutsig_1_10z & celloutsig_1_12z[2]);
  assign celloutsig_0_10z = ~(_00_ & celloutsig_0_2z[4]);
  assign celloutsig_0_19z = ~(celloutsig_0_17z & 1'h0);
  assign celloutsig_0_27z = ~(celloutsig_0_18z & celloutsig_0_21z);
  assign celloutsig_0_18z = celloutsig_0_14z | celloutsig_0_9z[1];
  assign celloutsig_1_16z = celloutsig_1_5z ^ celloutsig_1_12z[5];
  assign celloutsig_0_5z = ~(celloutsig_0_2z[5] ^ celloutsig_0_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_17z ^ celloutsig_1_0z);
  reg [3:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _15_ <= 4'h0;
    else _15_ <= { celloutsig_0_2z[5:4], celloutsig_0_2z[4], celloutsig_0_2z[5] };
  assign out_data[35:32] = _15_;
  reg [12:0] _16_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _16_ <= 13'h0000;
    else _16_ <= { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_2z[5:4], celloutsig_0_2z[4], celloutsig_0_2z[5], celloutsig_0_2z[5:4] };
  assign out_data[12:0] = _16_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_13z[10:6], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_14z = { in_data[160:154], celloutsig_1_5z, celloutsig_1_10z } === { celloutsig_1_2z[14:10], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_2z[4], celloutsig_0_2z[4], celloutsig_0_2z[5], celloutsig_0_2z[5] } === { in_data[17:16], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_17z = celloutsig_1_3z[13:9] === celloutsig_1_9z[7:3];
  assign celloutsig_1_6z = in_data[125:122] && celloutsig_1_3z[7:4];
  assign celloutsig_0_1z = in_data[91:61] && { in_data[60:32], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[128:126] < in_data[110:108];
  assign celloutsig_1_1z = { in_data[126:125], celloutsig_1_0z } < in_data[140:138];
  assign celloutsig_1_18z = { celloutsig_1_8z[7:1], celloutsig_1_14z, celloutsig_1_14z } < { celloutsig_1_12z[4:0], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_14z = { celloutsig_0_2z[4], celloutsig_0_2z[4], celloutsig_0_2z[5], celloutsig_0_2z[5], _00_, _01_, _02_[2], 1'h0, _02_[0] } < { celloutsig_0_6z[4], celloutsig_0_6z[2], celloutsig_0_6z[4], celloutsig_0_6z[2], celloutsig_0_6z[4], celloutsig_0_6z[4], celloutsig_0_6z[2], celloutsig_0_6z[4], celloutsig_0_6z[2] };
  assign celloutsig_1_10z = in_data[171] & ~(celloutsig_1_9z[6]);
  assign celloutsig_1_2z = { in_data[154:140], celloutsig_1_0z } * { in_data[117:108], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_3z[13:5] * { celloutsig_1_3z[9:3], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_4z = { in_data[35:33], celloutsig_0_0z, 1'h0, celloutsig_0_1z, celloutsig_0_2z[5:4], celloutsig_0_2z[5] } != { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z[5:4], celloutsig_0_2z[5], celloutsig_0_2z[5:4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = - { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_13z = - { celloutsig_0_11z, _00_, _01_, _02_[2], 1'h0, _02_[0], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_9z[2:1], 1'h1, _00_, _01_, _02_[2], 1'h0, _02_[0] } !== { celloutsig_0_6z[4], celloutsig_0_6z[4], celloutsig_0_6z[2], celloutsig_0_6z[4], celloutsig_0_4z, _03_ };
  assign celloutsig_1_4z = | celloutsig_1_2z[11:7];
  assign celloutsig_1_5z = | { celloutsig_1_2z[12:8], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[14:1], celloutsig_1_0z } ~^ { in_data[110:97], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z } ~^ { celloutsig_1_2z[11:0], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_3z[9:2], celloutsig_1_4z } ~^ celloutsig_1_8z;
  assign celloutsig_0_17z = ~((celloutsig_0_14z & _03_[2]) | (celloutsig_0_14z & _00_));
  assign celloutsig_0_2z[5:4] = ~ { celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_6z[4], celloutsig_0_6z[2] } = ~ { celloutsig_0_5z, celloutsig_0_4z };
  assign { celloutsig_0_9z[1], celloutsig_0_9z[2] } = { celloutsig_0_5z, celloutsig_0_2z[4] } ~^ { celloutsig_0_4z, celloutsig_0_6z[2] };
  assign celloutsig_0_29z = ~celloutsig_0_27z;
  assign { _02_[4:3], _02_[1] } = { _00_, _01_, 1'h0 };
  assign celloutsig_0_2z[3:0] = { celloutsig_0_2z[4], celloutsig_0_2z[5], celloutsig_0_2z[5:4] };
  assign { celloutsig_0_6z[3], celloutsig_0_6z[1:0] } = { celloutsig_0_6z[4], celloutsig_0_6z[4], celloutsig_0_6z[2] };
  assign celloutsig_0_9z[0] = 1'h1;
  assign { out_data[128], out_data[96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
