# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_cpu_lab.srcs/sources_1/new/state_transition.v" \
"../../../../project_cpu_lab.srcs/sim_1/new/tb_state_transiation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
