// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fn1_fn1,hls_ip_2020_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0,HLS_VERSION=2020_2}" *)

module fn1 (
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_address0,
        p_ce0,
        p_we0,
        p_d0,
        p_q0,
        p_address1,
        p_ce1,
        p_we1,
        p_d1,
        p_q1,
        p_11,
        p_13,
        p_17,
        ap_return
);


input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] p_address0;
output   p_ce0;
output   p_we0;
output  [63:0] p_d0;
input  [63:0] p_q0;
output  [5:0] p_address1;
output   p_ce1;
output   p_we1;
output  [63:0] p_d1;
input  [63:0] p_q1;
input  [31:0] p_11;
input  [63:0] p_13;
input  [63:0] p_17;
output  [63:0] ap_return;

wire    ap_ce_reg;

assign ap_done = ap_start;

assign ap_idle = 1'b1;

assign ap_ready = ap_start;

assign ap_return = 64'd0;

assign p_address0 = 6'd0;

assign p_address1 = 6'd0;

assign p_ce0 = 1'b0;

assign p_ce1 = 1'b0;

assign p_d0 = 64'd0;

assign p_d1 = 64'd0;

assign p_we0 = 1'b0;

assign p_we1 = 1'b0;

endmodule //fn1
