# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../multislave_AHB.srcs/sources_1/new/ahb_master.v" \
"../../../../multislave_AHB.srcs/sources_1/new/ahb_slave.v" \
"../../../../multislave_AHB.srcs/sources_1/new/one_master_slave.v" \
"../../../../multislave_AHB.srcs/sim_1/new/tb_one_master_slave.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
