{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492777413525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492777413526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 15:23:33 2017 " "Processing started: Fri Apr 21 15:23:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492777413526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492777413526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_lab5 -c soc_lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_lab5 -c soc_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492777413527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1492777413748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_alu_v1.v 5 5 " "Found 5 design units, including 5 entities, in source file lab_alu_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_alu_v1 " "Found entity 1: lab_alu_v1" {  } { { "lab_alu_v1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492777427069 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_sum " "Found entity 2: alu_sum" {  } { { "lab_alu_v1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492777427069 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu_mul " "Found entity 3: alu_mul" {  } { { "lab_alu_v1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492777427069 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu_dec " "Found entity 4: alu_dec" {  } { { "lab_alu_v1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492777427069 ""} { "Info" "ISGN_ENTITY_NAME" "5 alu_retop " "Found entity 5: alu_retop" {  } { { "lab_alu_v1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492777427069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492777427069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_alu_v1 " "Elaborating entity \"lab_alu_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492777427121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 lab_alu_v1.v(69) " "Verilog HDL assignment warning at lab_alu_v1.v(69): truncated value with size 9 to match size of target (5)" {  } { { "lab_alu_v1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492777427124 "|lab_alu_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sum alu_sum:sum_op " "Elaborating entity \"alu_sum\" for hierarchy \"alu_sum:sum_op\"" {  } { { "lab_alu_v1.v" "sum_op" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492777427133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mul alu_mul:mul_op " "Elaborating entity \"alu_mul\" for hierarchy \"alu_mul:mul_op\"" {  } { { "lab_alu_v1.v" "mul_op" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492777427136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dec alu_dec:dec_op " "Elaborating entity \"alu_dec\" for hierarchy \"alu_dec:dec_op\"" {  } { { "lab_alu_v1.v" "dec_op" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492777427139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_retop alu_retop:ret_op " "Elaborating entity \"alu_retop\" for hierarchy \"alu_retop:ret_op\"" {  } { { "lab_alu_v1.v" "ret_op" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492777427141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1492777427736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492777427821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492777428198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492777428198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBtn2 " "No output dependent on input pin \"inBtn2\"" {  } { { "lab_alu_v1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab5/quartus_prj/lab_alu_v1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492777428232 "|lab_alu_v1|inBtn2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492777428232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492777428232 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492777428232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492777428232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492777428232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1225 " "Peak virtual memory: 1225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492777428239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 15:23:48 2017 " "Processing ended: Fri Apr 21 15:23:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492777428239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492777428239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492777428239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492777428239 ""}
