// Seed: 1310362270
module module_0 ();
  wire id_1 = id_1;
  module_3();
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output wor   id_2,
    output tri   id_3,
    input  wor   id_4
);
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(1);
  module_0();
endmodule
module module_2 ();
  assign id_1 = id_1;
  wire id_2, id_3;
  module_0(); id_4(
      .id_0(1), .id_1(1'd0)
  );
endmodule
module module_3 ();
  wire id_1;
  wire id_4;
  assign id_1 = id_2;
endmodule
