

================================================================
== Vivado HLS Report for 'mul1'
================================================================
* Date:           Tue Apr 20 12:12:48 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Mul
* Solution:       solution6
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   31|   31|   31|   31|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   30|   30|         5|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_7), !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_6), !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_5), !map !20"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_4), !map !26"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_3), !map !32"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_2), !map !38"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_1), !map !44"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_0), !map !50"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_7), !map !56"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_6), !map !60"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_5), !map !64"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_4), !map !68"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_3), !map !72"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_2), !map !76"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_1), !map !80"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_0), !map !84"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18 x i32]* %sparse_new), !map !88"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mul1_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.66ns)   --->   "br label %1" [Mul/new_sparse(s5).c:8]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %i, -2" [Mul/new_sparse(s5).c:8]   --->   Operation 27 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.68ns)   --->   "%i_1 = add i3 %i, 1" [Mul/new_sparse(s5).c:8]   --->   Operation 29 'add' 'i_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [Mul/new_sparse(s5).c:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %i to i6" [Mul/new_sparse(s5).c:8]   --->   Operation 31 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)" [Mul/new_sparse(s5).c:8]   --->   Operation 32 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_3 to i6" [Mul/new_sparse(s5).c:12]   --->   Operation 33 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.86ns)   --->   "%tmp_4 = sub i6 %p_shl_cast, %tmp_cast" [Mul/new_sparse(s5).c:12]   --->   Operation 34 'sub' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i6 %tmp_4 to i64" [Mul/new_sparse(s5).c:12]   --->   Operation 35 'sext' 'tmp_4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sparse_new_addr = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_4_cast" [Mul/new_sparse(s5).c:12]   --->   Operation 36 'getelementptr' 'sparse_new_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.94ns)   --->   "%tmp_7 = add i6 %tmp_4, 1" [Mul/new_sparse(s5).c:13]   --->   Operation 37 'add' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i6 %tmp_7 to i64" [Mul/new_sparse(s5).c:13]   --->   Operation 38 'sext' 'tmp_7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sparse_new_addr_1 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_7_cast" [Mul/new_sparse(s5).c:13]   --->   Operation 39 'getelementptr' 'sparse_new_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s5).c:12]   --->   Operation 40 'load' 'r' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [2/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s5).c:13]   --->   Operation 41 'load' 'c' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [Mul/new_sparse(s5).c:21]   --->   Operation 42 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 43 [1/1] (1.94ns)   --->   "%tmp_8 = add i6 %tmp_4, 2" [Mul/new_sparse(s5).c:14]   --->   Operation 43 'add' 'tmp_8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i6 %tmp_8 to i64" [Mul/new_sparse(s5).c:14]   --->   Operation 44 'sext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sparse_new_addr_2 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_8_cast" [Mul/new_sparse(s5).c:14]   --->   Operation 45 'getelementptr' 'sparse_new_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s5).c:12]   --->   Operation 46 'load' 'r' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s5).c:13]   --->   Operation 47 'load' 'c' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 48 [2/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s5).c:14]   --->   Operation 48 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = sext i32 %c to i64" [Mul/new_sparse(s5).c:18]   --->   Operation 49 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = sext i32 %r to i64" [Mul/new_sparse(s5).c:18]   --->   Operation 50 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [8 x i32]* %B_0, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 51 'getelementptr' 'B_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.15ns)   --->   "%B_0_load = load i32* %B_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 52 'load' 'B_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [8 x i32]* %C_0, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 53 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [8 x i32]* %B_1, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 54 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.15ns)   --->   "%B_1_load = load i32* %B_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 55 'load' 'B_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [8 x i32]* %C_1, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 56 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [8 x i32]* %B_2, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 57 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.15ns)   --->   "%B_2_load = load i32* %B_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 58 'load' 'B_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [8 x i32]* %C_2, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 59 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [8 x i32]* %B_3, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 60 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.15ns)   --->   "%B_3_load = load i32* %B_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 61 'load' 'B_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [8 x i32]* %C_3, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 62 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [8 x i32]* %B_4, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 63 'getelementptr' 'B_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.15ns)   --->   "%B_4_load = load i32* %B_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 64 'load' 'B_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [8 x i32]* %C_4, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 65 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [8 x i32]* %B_5, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 66 'getelementptr' 'B_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.15ns)   --->   "%B_5_load = load i32* %B_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 67 'load' 'B_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [8 x i32]* %C_5, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 68 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [8 x i32]* %B_6, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 69 'getelementptr' 'B_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.15ns)   --->   "%B_6_load = load i32* %B_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 70 'load' 'B_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [8 x i32]* %C_6, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 71 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [8 x i32]* %B_7, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 72 'getelementptr' 'B_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.15ns)   --->   "%B_7_load = load i32* %B_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 73 'load' 'B_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [8 x i32]* %C_7, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 74 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 75 [1/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s5).c:14]   --->   Operation 75 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 76 [1/2] (2.15ns)   --->   "%B_0_load = load i32* %B_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 76 'load' 'B_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 77 [1/2] (2.15ns)   --->   "%B_1_load = load i32* %B_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 77 'load' 'B_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 78 [1/2] (2.15ns)   --->   "%B_2_load = load i32* %B_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 78 'load' 'B_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 79 [1/2] (2.15ns)   --->   "%B_3_load = load i32* %B_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 79 'load' 'B_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 80 [1/2] (2.15ns)   --->   "%B_4_load = load i32* %B_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 80 'load' 'B_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 81 [1/2] (2.15ns)   --->   "%B_5_load = load i32* %B_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 81 'load' 'B_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 82 [1/2] (2.15ns)   --->   "%B_6_load = load i32* %B_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 82 'load' 'B_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 83 [1/2] (2.15ns)   --->   "%B_7_load = load i32* %B_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 83 'load' 'B_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 84 [1/1] (8.47ns)   --->   "%tmp_5 = mul nsw i32 %B_0_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 84 'mul' 'tmp_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [2/2] (2.15ns)   --->   "%C_0_load = load i32* %C_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 85 'load' 'C_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 86 [1/1] (8.47ns)   --->   "%tmp_5_1 = mul nsw i32 %B_1_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 86 'mul' 'tmp_5_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/2] (2.15ns)   --->   "%C_1_load = load i32* %C_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 87 'load' 'C_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 88 [1/1] (8.47ns)   --->   "%tmp_5_2 = mul nsw i32 %B_2_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 88 'mul' 'tmp_5_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/2] (2.15ns)   --->   "%C_2_load = load i32* %C_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 89 'load' 'C_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 90 [1/1] (8.47ns)   --->   "%tmp_5_3 = mul nsw i32 %B_3_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 90 'mul' 'tmp_5_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/2] (2.15ns)   --->   "%C_3_load = load i32* %C_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 91 'load' 'C_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 92 [1/1] (8.47ns)   --->   "%tmp_5_4 = mul nsw i32 %B_4_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 92 'mul' 'tmp_5_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [2/2] (2.15ns)   --->   "%C_4_load = load i32* %C_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 93 'load' 'C_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 94 [1/1] (8.47ns)   --->   "%tmp_5_5 = mul nsw i32 %B_5_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 94 'mul' 'tmp_5_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [2/2] (2.15ns)   --->   "%C_5_load = load i32* %C_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 95 'load' 'C_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 96 [1/1] (8.47ns)   --->   "%tmp_5_6 = mul nsw i32 %B_6_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 96 'mul' 'tmp_5_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [2/2] (2.15ns)   --->   "%C_6_load = load i32* %C_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 97 'load' 'C_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 98 [1/1] (8.47ns)   --->   "%tmp_5_7 = mul nsw i32 %B_7_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 98 'mul' 'tmp_5_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [2/2] (2.15ns)   --->   "%C_7_load = load i32* %C_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 99 'load' 'C_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 100 [1/2] (2.15ns)   --->   "%C_0_load = load i32* %C_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 100 'load' 'C_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 101 [1/1] (2.70ns)   --->   "%tmp_6 = add nsw i32 %tmp_5, %C_0_load" [Mul/new_sparse(s5).c:18]   --->   Operation 101 'add' 'tmp_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (2.15ns)   --->   "store i32 %tmp_6, i32* %C_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 103 [1/2] (2.15ns)   --->   "%C_1_load = load i32* %C_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 103 'load' 'C_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 104 [1/1] (2.70ns)   --->   "%tmp_6_1 = add nsw i32 %tmp_5_1, %C_1_load" [Mul/new_sparse(s5).c:18]   --->   Operation 104 'add' 'tmp_6_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (2.15ns)   --->   "store i32 %tmp_6_1, i32* %C_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 106 [1/2] (2.15ns)   --->   "%C_2_load = load i32* %C_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 106 'load' 'C_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 107 [1/1] (2.70ns)   --->   "%tmp_6_2 = add nsw i32 %tmp_5_2, %C_2_load" [Mul/new_sparse(s5).c:18]   --->   Operation 107 'add' 'tmp_6_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (2.15ns)   --->   "store i32 %tmp_6_2, i32* %C_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 109 [1/2] (2.15ns)   --->   "%C_3_load = load i32* %C_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 109 'load' 'C_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 110 [1/1] (2.70ns)   --->   "%tmp_6_3 = add nsw i32 %tmp_5_3, %C_3_load" [Mul/new_sparse(s5).c:18]   --->   Operation 110 'add' 'tmp_6_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (2.15ns)   --->   "store i32 %tmp_6_3, i32* %C_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 112 [1/2] (2.15ns)   --->   "%C_4_load = load i32* %C_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 112 'load' 'C_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 113 [1/1] (2.70ns)   --->   "%tmp_6_4 = add nsw i32 %tmp_5_4, %C_4_load" [Mul/new_sparse(s5).c:18]   --->   Operation 113 'add' 'tmp_6_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (2.15ns)   --->   "store i32 %tmp_6_4, i32* %C_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 114 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 115 [1/2] (2.15ns)   --->   "%C_5_load = load i32* %C_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 115 'load' 'C_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 116 [1/1] (2.70ns)   --->   "%tmp_6_5 = add nsw i32 %tmp_5_5, %C_5_load" [Mul/new_sparse(s5).c:18]   --->   Operation 116 'add' 'tmp_6_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (2.15ns)   --->   "store i32 %tmp_6_5, i32* %C_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 117 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 118 [1/2] (2.15ns)   --->   "%C_6_load = load i32* %C_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 118 'load' 'C_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 119 [1/1] (2.70ns)   --->   "%tmp_6_6 = add nsw i32 %tmp_5_6, %C_6_load" [Mul/new_sparse(s5).c:18]   --->   Operation 119 'add' 'tmp_6_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (2.15ns)   --->   "store i32 %tmp_6_6, i32* %C_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 121 [1/2] (2.15ns)   --->   "%C_7_load = load i32* %C_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 121 'load' 'C_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 122 [1/1] (2.70ns)   --->   "%tmp_6_7 = add nsw i32 %tmp_5_7, %C_7_load" [Mul/new_sparse(s5).c:18]   --->   Operation 122 'add' 'tmp_6_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (2.15ns)   --->   "store i32 %tmp_6_7, i32* %C_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br label %1" [Mul/new_sparse(s5).c:8]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Mul/new_sparse(s5).c:8) [38]  (1.66 ns)

 <State 2>: 5.96ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Mul/new_sparse(s5).c:8) [38]  (0 ns)
	'sub' operation ('tmp_4', Mul/new_sparse(s5).c:12) [47]  (1.86 ns)
	'add' operation ('tmp_7', Mul/new_sparse(s5).c:13) [50]  (1.95 ns)
	'getelementptr' operation ('sparse_new_addr_1', Mul/new_sparse(s5).c:13) [52]  (0 ns)
	'load' operation ('c', Mul/new_sparse(s5).c:13) on array 'sparse_new' [57]  (2.15 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'load' operation ('c', Mul/new_sparse(s5).c:13) on array 'sparse_new' [57]  (2.15 ns)
	'getelementptr' operation ('B_0_addr', Mul/new_sparse(s5).c:18) [61]  (0 ns)
	'load' operation ('B_0_load', Mul/new_sparse(s5).c:18) on array 'B_0' [62]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'load' operation ('val', Mul/new_sparse(s5).c:14) on array 'sparse_new' [58]  (2.15 ns)

 <State 5>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_5', Mul/new_sparse(s5).c:18) [63]  (8.47 ns)

 <State 6>: 7.01ns
The critical path consists of the following:
	'load' operation ('C_0_load', Mul/new_sparse(s5).c:18) on array 'C_0' [65]  (2.15 ns)
	'add' operation ('tmp_6', Mul/new_sparse(s5).c:18) [66]  (2.7 ns)
	'store' operation (Mul/new_sparse(s5).c:18) of variable 'tmp_6', Mul/new_sparse(s5).c:18 on array 'C_0' [67]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
