Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb  2 11:10:09 2022
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.801       -5.446                     12                32147        0.051        0.000                      0                32127        2.750        0.000                       0                 10881  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
CAM_PCLK        {0.000 13.850}       27.700          36.101          
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 12.500}       25.000          40.000          
  clk0_bufgin   {0.000 20.000}       40.000          25.000          
  clk1_bufgin   {-2.500 17.500}      40.000          25.000          
  clkfb_bufgin  {0.000 12.500}       25.000          40.000          
rd_clk          {0.000 20.000}       40.000          25.000          
wr_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0           -0.439       -2.112                     10                31019        0.051        0.000                      0                31019        2.750        0.000                       0                 10416  
clk_fpga_1           20.250        0.000                      0                  212        0.132        0.000                      0                  212        7.500        0.000                       0                    97  
  clk0_bufgin        35.355        0.000                      0                   58        0.195        0.000                      0                   58       19.500        0.000                       0                    46  
  clk1_bufgin                                                                                                                                                    37.845        0.000                       0                     2  
  clkfb_bufgin                                                                                                                                                   22.845        0.000                       0                     3  
rd_clk               34.743        0.000                      0                  185        0.119        0.000                      0                  185       19.020        0.000                       0                   130  
wr_clk                3.326        0.000                      0                  310        0.103        0.000                      0                  310        3.500        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wr_clk        clk_fpga_0          3.517        0.000                      0                   89        0.062        0.000                      0                   89  
clk_fpga_0    clk0_bufgin         4.673        0.000                      0                    1        0.301        0.000                      0                    1  
rd_clk        clk0_bufgin        37.070        0.000                      0                   27        0.060        0.000                      0                   27  
clk_fpga_0    rd_clk              1.047        0.000                      0                   38        0.744        0.000                      0                   38  
wr_clk        rd_clk              6.537        0.000                      0                   10                                                                        
clk_fpga_0    wr_clk             -1.801       -3.334                      2                  256        0.102        0.000                      0                  256  
rd_clk        wr_clk              4.900        0.000                      0                   13        0.196        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.035        0.000                      0                   81        0.207        0.000                      0                   81  
**async_default**  rd_clk             rd_clk                  37.417        0.000                      0                   27        0.172        0.000                      0                   27  
**async_default**  wr_clk             wr_clk                   5.638        0.000                      0                   44        0.440        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.439ns,  Total Violation       -2.112ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 3.547ns (43.478%)  route 4.611ns (56.522%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 10.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.390    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.629 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__4/O[2]
                         net (fo=5, routed)           0.851     8.480    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[22]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.297     8.777 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15/O
                         net (fo=1, routed)           0.478     9.255    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.332     9.587 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4/O
                         net (fo=2, routed)           0.580    10.166    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.290 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_8/O
                         net (fo=1, routed)           0.000    10.290    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[27]_0[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.822 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.822    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.156 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.156    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[29]
    SLICE_X48Y87         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.473    10.652    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y87         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]/C
                         clock pessimism              0.129    10.781    
                         clock uncertainty           -0.125    10.656    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.062    10.718    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[29]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 3.526ns (43.332%)  route 4.611ns (56.668%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 10.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.390    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.629 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__4/O[2]
                         net (fo=5, routed)           0.851     8.480    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[22]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.297     8.777 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15/O
                         net (fo=1, routed)           0.478     9.255    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.332     9.587 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4/O
                         net (fo=2, routed)           0.580    10.166    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.290 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_8/O
                         net (fo=1, routed)           0.000    10.290    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[27]_0[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.822 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.822    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.135 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__6/O[3]
                         net (fo=1, routed)           0.000    11.135    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[31]
    SLICE_X48Y87         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.473    10.652    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y87         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]/C
                         clock pessimism              0.129    10.781    
                         clock uncertainty           -0.125    10.656    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.062    10.718    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[31]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 3.452ns (42.812%)  route 4.611ns (57.188%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 10.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.390    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.629 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__4/O[2]
                         net (fo=5, routed)           0.851     8.480    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[22]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.297     8.777 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15/O
                         net (fo=1, routed)           0.478     9.255    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.332     9.587 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4/O
                         net (fo=2, routed)           0.580    10.166    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.290 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_8/O
                         net (fo=1, routed)           0.000    10.290    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[27]_0[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.822 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.822    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.061 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.061    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[30]
    SLICE_X48Y87         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.473    10.652    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y87         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]/C
                         clock pessimism              0.129    10.781    
                         clock uncertainty           -0.125    10.656    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.062    10.718    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[30]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 3.436ns (42.698%)  route 4.611ns (57.302%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 10.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.390    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.629 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__4/O[2]
                         net (fo=5, routed)           0.851     8.480    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[22]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.297     8.777 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15/O
                         net (fo=1, routed)           0.478     9.255    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.332     9.587 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4/O
                         net (fo=2, routed)           0.580    10.166    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.290 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_8/O
                         net (fo=1, routed)           0.000    10.290    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[27]_0[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.822 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.822    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.045 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.045    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[28]
    SLICE_X48Y87         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.473    10.652    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y87         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]/C
                         clock pessimism              0.129    10.781    
                         clock uncertainty           -0.125    10.656    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.062    10.718    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[28]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 3.287ns (41.617%)  route 4.611ns (58.383%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.390    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.629 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__4/O[2]
                         net (fo=5, routed)           0.851     8.480    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[22]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.297     8.777 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15/O
                         net (fo=1, routed)           0.478     9.255    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.332     9.587 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4/O
                         net (fo=2, routed)           0.580    10.166    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.290 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_8/O
                         net (fo=1, routed)           0.000    10.290    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[27]_0[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.896 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.896    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[27]
    SLICE_X48Y86         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472    10.651    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y86         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]/C
                         clock pessimism              0.129    10.780    
                         clock uncertainty           -0.125    10.655    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.062    10.717    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[27]
  -------------------------------------------------------------------
                         required time                         10.717    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 3.296ns (41.829%)  route 4.584ns (58.171%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.401 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/O[2]
                         net (fo=5, routed)           0.574     7.975    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[14]
    SLICE_X50Y83         LUT3 (Prop_lut3_I2_O)        0.294     8.269 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_15/O
                         net (fo=1, routed)           0.469     8.738    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_15_n_0
    SLICE_X50Y83         LUT5 (Prop_lut5_I4_O)        0.328     9.066 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_4/O
                         net (fo=2, routed)           0.837     9.904    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[19][0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.430 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__3_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.544    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__4_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.878 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.878    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[25]
    SLICE_X48Y86         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472    10.651    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y86         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]/C
                         clock pessimism              0.129    10.780    
                         clock uncertainty           -0.125    10.655    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.062    10.717    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[25]
  -------------------------------------------------------------------
                         required time                         10.717    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 3.228ns (41.178%)  route 4.611ns (58.822%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.276    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.390    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__3_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.629 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__4/O[2]
                         net (fo=5, routed)           0.851     8.480    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[22]
    SLICE_X48Y88         LUT3 (Prop_lut3_I2_O)        0.297     8.777 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15/O
                         net (fo=1, routed)           0.478     9.255    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_15_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.332     9.587 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4/O
                         net (fo=2, routed)           0.580    10.166    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_4_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.290 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__5_i_8/O
                         net (fo=1, routed)           0.000    10.290    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[27]_0[0]
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.837 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.837    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[26]
    SLICE_X48Y86         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472    10.651    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y86         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]/C
                         clock pessimism              0.129    10.780    
                         clock uncertainty           -0.125    10.655    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.062    10.717    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[26]
  -------------------------------------------------------------------
                         required time                         10.717    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 3.185ns (40.997%)  route 4.584ns (59.003%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.401 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/O[2]
                         net (fo=5, routed)           0.574     7.975    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[14]
    SLICE_X50Y83         LUT3 (Prop_lut3_I2_O)        0.294     8.269 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_15/O
                         net (fo=1, routed)           0.469     8.738    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_15_n_0
    SLICE_X50Y83         LUT5 (Prop_lut5_I4_O)        0.328     9.066 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_4/O
                         net (fo=2, routed)           0.837     9.904    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[19][0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.430 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__3_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.544 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.544    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__4_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.767 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.767    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[24]
    SLICE_X48Y86         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472    10.651    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y86         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]/C
                         clock pessimism              0.129    10.780    
                         clock uncertainty           -0.125    10.655    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.062    10.717    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[24]
  -------------------------------------------------------------------
                         required time                         10.717    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 3.182ns (40.975%)  route 4.584ns (59.025%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.401 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/O[2]
                         net (fo=5, routed)           0.574     7.975    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[14]
    SLICE_X50Y83         LUT3 (Prop_lut3_I2_O)        0.294     8.269 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_15/O
                         net (fo=1, routed)           0.469     8.738    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_15_n_0
    SLICE_X50Y83         LUT5 (Prop_lut5_I4_O)        0.328     9.066 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_4/O
                         net (fo=2, routed)           0.837     9.904    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[19][0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.430 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__3_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.764 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.764    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[21]
    SLICE_X48Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472    10.651    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]/C
                         clock pessimism              0.129    10.780    
                         clock uncertainty           -0.125    10.655    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.062    10.717    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[21]
  -------------------------------------------------------------------
                         required time                         10.717    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 3.161ns (40.815%)  route 4.584ns (59.185%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 10.651 - 8.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.704     2.998    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X56Y83         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/draw_0/inst/sha256_regctrl/i_H_reg[10]/Q
                         net (fo=3, routed)           1.212     4.666    design_1_i/draw_0/inst/sha256_regctrl/i_H[10]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.790 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9/O
                         net (fo=2, routed)           0.801     5.591    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_9_n_0
    SLICE_X49Y82         LUT3 (Prop_lut3_I1_O)        0.153     5.744 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1/O
                         net (fo=2, routed)           0.690     6.434    design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_1_n_0
    SLICE_X49Y82         LUT4 (Prop_lut4_I3_O)        0.327     6.761 r  design_1_i/draw_0/inst/sha256_regctrl/U3__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__1_i_7_0[3]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.162 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.401 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/U3__2_carry__2/O[2]
                         net (fo=5, routed)           0.574     7.975    design_1_i/draw_0/inst/sha256_regctrl/p_1_in[14]
    SLICE_X50Y83         LUT3 (Prop_lut3_I2_O)        0.294     8.269 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_15/O
                         net (fo=1, routed)           0.469     8.738    design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_15_n_0
    SLICE_X50Y83         LUT5 (Prop_lut5_I4_O)        0.328     9.066 r  design_1_i/draw_0/inst/sha256_regctrl/o_A__2_carry__3_i_4/O
                         net (fo=2, routed)           0.837     9.904    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A_reg[19][0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.430 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.430    design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__3_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.743 r  design_1_i/draw_0/inst/sha256_regctrl/sha256_round/o_A__2_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.743    design_1_i/draw_0/inst/sha256_regctrl/tmp_A[23]
    SLICE_X48Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472    10.651    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X48Y85         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]/C
                         clock pessimism              0.129    10.780    
                         clock uncertainty           -0.125    10.655    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.062    10.717    design_1_i/draw_0/inst/sha256_regctrl/o_A_reg[23]
  -------------------------------------------------------------------
                         required time                         10.717    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                 -0.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.755%)  route 0.289ns (67.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.539     0.875    design_1_i/axi_smc_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X52Y75         FDRE                                         r  design_1_i/axi_smc_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  design_1_i/axi_smc_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/Q
                         net (fo=1, routed)           0.289     1.305    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIC1
    SLICE_X42Y76         RAMD32                                       r  design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.809     1.175    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y76         RAMD32                                       r  design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X42Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.254    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/draw_0/inst/sha256_regctrl/i_F_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/o_G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.954%)  route 0.201ns (61.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.546     0.882    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X49Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_F_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_1_i/draw_0/inst/sha256_regctrl/i_F_reg[5]/Q
                         net (fo=4, routed)           0.201     1.210    design_1_i/draw_0/inst/sha256_regctrl/tmp_G[5]
    SLICE_X51Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.809     1.175    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X51Y79         FDRE                                         r  design_1_i/draw_0/inst/sha256_regctrl/o_G_reg[5]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.017     1.157    design_1_i/draw_0/inst/sha256_regctrl/o_G_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.226ns (55.224%)  route 0.183ns (44.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.586     0.922    design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X65Y49         FDSE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDSE (Prop_fdse_C_Q)         0.128     1.050 r  design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0]/Q
                         net (fo=7, routed)           0.183     1.233    design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[0]
    SLICE_X64Y50         LUT2 (Prop_lut2_I0_O)        0.098     1.331 r  design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[1]_i_1__2_n_0
    SLICE_X64Y50         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.849     1.215    design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X64Y50         FDRE                                         r  design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.092     1.277    design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WDATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/draw_0/inst/sha256_regctrl/i_A_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.141%)  route 0.239ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y84         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WDATA_reg[0]/Q
                         net (fo=14, routed)          0.239     1.267    design_1_i/draw_0/inst/sha256_regctrl/WDATA[0]
    SLICE_X51Y85         FDSE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.815     1.181    design_1_i/draw_0/inst/sha256_regctrl/ACLK
    SLICE_X51Y85         FDSE                                         r  design_1_i/draw_0/inst/sha256_regctrl/i_A_reg[0]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y85         FDSE (Hold_fdse_C_D)         0.066     1.212    design_1_i/draw_0/inst/sha256_regctrl/i_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y63         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=110, routed)         0.129     1.157    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/ADDRD4
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     1.185    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y63         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=110, routed)         0.129     1.157    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/ADDRD4
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     1.185    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y63         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=110, routed)         0.129     1.157    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/ADDRD4
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     1.185    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y63         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=110, routed)         0.129     1.157    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/ADDRD4
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     1.185    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.888    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y63         FDRE                                         r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=110, routed)         0.129     1.157    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/ADDRD4
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.819     1.185    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X38Y63         RAMD32                                       r  design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.101    design_1_i/axi_smc_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X5Y43     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X3Y47     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X9Y44     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awprot_d_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X3Y47     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awprot_d_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X5Y43     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awprot_d_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X6Y47     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X6Y40     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X9Y41     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X6Y40     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y71    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y78    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X36Y78    design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y43     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y43     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y43     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y43     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y43     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y43     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y43     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X6Y43     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y77    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y77    design_1_i/axi_smc_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       20.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.250ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.518ns (13.187%)  route 3.410ns (86.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.736     3.030    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_fdre_C_Q)         0.518     3.548 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          3.410     6.958    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X112Y10        FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y10        FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X112Y10        FDRE (Setup_fdre_C_R)       -0.524    27.208    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.208    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                 20.250    

Slack (MET) :             20.389ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.518ns (13.669%)  route 3.272ns (86.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.736     3.030    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_fdre_C_Q)         0.518     3.548 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          3.272     6.820    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X112Y9         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y9         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X112Y9         FDRE (Setup_fdre_C_R)       -0.524    27.208    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.208    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                 20.389    

Slack (MET) :             20.538ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.518ns (14.225%)  route 3.123ns (85.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 27.881 - 25.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.736     3.030    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_fdre_C_Q)         0.518     3.548 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          3.123     6.671    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X112Y8         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.701    27.881    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y8         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.230    28.110    
                         clock uncertainty           -0.377    27.733    
    SLICE_X112Y8         FDSE (Setup_fdse_C_S)       -0.524    27.209    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.209    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 20.538    

Slack (MET) :             20.538ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.518ns (14.225%)  route 3.123ns (85.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 27.881 - 25.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.736     3.030    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_fdre_C_Q)         0.518     3.548 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          3.123     6.671    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]_0[0]
    SLICE_X112Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.701    27.881    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.230    28.110    
                         clock uncertainty           -0.377    27.733    
    SLICE_X112Y8         FDRE (Setup_fdre_C_R)       -0.524    27.209    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         27.209    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 20.538    

Slack (MET) :             20.646ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.732ns (18.346%)  route 3.258ns (81.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 27.882 - 25.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.880     3.174    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y7         FDRE (Prop_fdre_C_Q)         0.456     3.630 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[5]/Q
                         net (fo=43, routed)          2.152     5.782    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep_n_0_[5]
    SLICE_X113Y3         LUT6 (Prop_lut6_I5_O)        0.124     5.906 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b6/O
                         net (fo=1, routed)           1.106     7.012    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/g0_b6_n_0
    SLICE_X113Y2         LUT3 (Prop_lut3_I2_O)        0.152     7.164 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[6]_i_1/O
                         net (fo=1, routed)           0.000     7.164    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/p_0_out[6]
    SLICE_X113Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.703    27.882    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[6]/C
                         clock pessimism              0.230    28.112    
                         clock uncertainty           -0.377    27.735    
    SLICE_X113Y2         FDRE (Setup_fdre_C_D)        0.075    27.810    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[6]
  -------------------------------------------------------------------
                         required time                         27.810    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                 20.646    

Slack (MET) :             20.821ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.518ns (15.434%)  route 2.838ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.736     3.030    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_fdre_C_Q)         0.518     3.548 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.838     6.386    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/C
                         clock pessimism              0.230    28.108    
                         clock uncertainty           -0.377    27.731    
    SLICE_X108Y8         FDRE (Setup_fdre_C_R)       -0.524    27.207    design_1_i/dispsub_0/inst/dclkgen/start_reg[0]
  -------------------------------------------------------------------
                         required time                         27.207    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 20.821    

Slack (MET) :             20.821ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.518ns (15.434%)  route 2.838ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.736     3.030    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_fdre_C_Q)         0.518     3.548 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.838     6.386    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[3]/C
                         clock pessimism              0.230    28.108    
                         clock uncertainty           -0.377    27.731    
    SLICE_X108Y8         FDRE (Setup_fdre_C_R)       -0.524    27.207    design_1_i/dispsub_0/inst/dclkgen/start_reg[3]
  -------------------------------------------------------------------
                         required time                         27.207    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 20.821    

Slack (MET) :             20.821ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.518ns (15.434%)  route 2.838ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.736     3.030    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_fdre_C_Q)         0.518     3.548 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.838     6.386    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[4]/C
                         clock pessimism              0.230    28.108    
                         clock uncertainty           -0.377    27.731    
    SLICE_X108Y8         FDRE (Setup_fdre_C_R)       -0.524    27.207    design_1_i/dispsub_0/inst/dclkgen/start_reg[4]
  -------------------------------------------------------------------
                         required time                         27.207    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 20.821    

Slack (MET) :             20.821ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.518ns (15.434%)  route 2.838ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.736     3.030    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X82Y38         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_fdre_C_Q)         0.518     3.548 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          2.838     6.386    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[5]/C
                         clock pessimism              0.230    28.108    
                         clock uncertainty           -0.377    27.731    
    SLICE_X108Y8         FDRE (Setup_fdre_C_R)       -0.524    27.207    design_1_i/dispsub_0/inst/dclkgen/start_reg[5]
  -------------------------------------------------------------------
                         required time                         27.207    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 20.821    

Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.232ns (32.694%)  route 2.536ns (67.306%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.884     3.178    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_DCLK_DRDY)
                                                      0.984     4.162 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DRDY
                         net (fo=6, routed)           1.574     5.736    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/drdy
    SLICE_X112Y13        LUT6 (Prop_lut6_I0_O)        0.124     5.860 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[2]_i_2/O
                         net (fo=1, routed)           0.962     6.822    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[2]_i_2_n_0
    SLICE_X112Y9         LUT6 (Prop_lut6_I0_O)        0.124     6.946 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.946    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/next_state[2]
    SLICE_X112Y9         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y9         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.230    28.109    
                         clock uncertainty           -0.377    27.732    
    SLICE_X112Y9         FDRE (Setup_fdre_C_D)        0.077    27.809    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.809    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                 20.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y0         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[1]/Q
                         net (fo=1, routed)           0.051     1.170    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[1]
    SLICE_X111Y0         LUT5 (Prop_lut5_I3_O)        0.045     1.215 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[1]_i_1/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[1]_i_1_n_0
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[1]/C
                         clock pessimism             -0.288     0.992    
    SLICE_X111Y0         FDRE (Hold_fdre_C_D)         0.092     1.084    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.640     0.976    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X109Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/Q
                         net (fo=1, routed)           0.087     1.204    design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg_n_0_[0]
    SLICE_X108Y8         LUT4 (Prop_lut4_I0_O)        0.045     1.249 r  design_1_i/dispsub_0/inst/dclkgen/start[0]_i_1/O
                         net (fo=1, routed)           0.000     1.249    design_1_i/dispsub_0/inst/dclkgen/p_3_out[0]
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.911     1.277    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[0]/C
                         clock pessimism             -0.289     0.989    
    SLICE_X108Y8         FDRE (Hold_fdre_C_D)         0.120     1.109    design_1_i/dispsub_0/inst/dclkgen/start_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y1         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[22]/Q
                         net (fo=1, routed)           0.102     1.222    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[22]
    SLICE_X112Y1         LUT5 (Prop_lut5_I0_O)        0.045     1.267 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[14]_i_1/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[14]_i_1_n_0
    SLICE_X112Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[14]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X112Y1         FDRE (Hold_fdre_C_D)         0.120     1.115    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.642     0.978    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y3         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[24]/Q
                         net (fo=1, routed)           0.112     1.231    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[24]
    SLICE_X112Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X112Y2         FDRE (Hold_fdre_C_D)         0.075     1.070    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.640     0.976    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y7         FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.109     1.226    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[5]
    SLICE_X108Y7         LUT5 (Prop_lut5_I1_O)        0.045     1.271 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[6]_i_1_n_0
    SLICE_X108Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.911     1.277    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X108Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[6]/C
                         clock pessimism             -0.289     0.989    
    SLICE_X108Y7         FDRE (Hold_fdre_C_D)         0.120     1.109    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.838%)  route 0.115ns (38.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y0         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[19]/Q
                         net (fo=2, routed)           0.115     1.234    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[19]
    SLICE_X112Y0         LUT5 (Prop_lut5_I0_O)        0.045     1.279 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[10]_i_1/O
                         net (fo=1, routed)           0.000     1.279    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[10]_i_1_n_0
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[10]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X112Y0         FDRE (Hold_fdre_C_D)         0.120     1.115    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.640     0.976    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y7         FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.113     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr[5]
    SLICE_X108Y7         LUT6 (Prop_lut6_I2_O)        0.045     1.275 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_rep[6]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_rep[6]_i_1_n_0
    SLICE_X108Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.911     1.277    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X108Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[6]/C
                         clock pessimism             -0.289     0.989    
    SLICE_X108Y7         FDRE (Hold_fdre_C_D)         0.121     1.110    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_addr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/start_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.640     0.976    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X109Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/dispsub_0/inst/dclkgen/start_reg[2]/Q
                         net (fo=1, routed)           0.112     1.229    design_1_i/dispsub_0/inst/dclkgen/start[2]
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.911     1.277    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X108Y8         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[3]/C
                         clock pessimism             -0.289     0.989    
    SLICE_X108Y8         FDRE (Hold_fdre_C_D)         0.060     1.049    design_1_i/dispsub_0/inst/dclkgen/start_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.385%)  route 0.156ns (45.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.642     0.978    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y2         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[15]/Q
                         net (fo=1, routed)           0.156     1.275    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[15]
    SLICE_X112Y1         LUT5 (Prop_lut5_I3_O)        0.045     1.320 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[15]_i_3/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[15]_i_3_n_0
    SLICE_X112Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[15]/C
                         clock pessimism             -0.263     1.017    
    SLICE_X112Y1         FDRE (Hold_fdre_C_D)         0.121     1.138    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[6]
                            (rising edge-triggered cell MMCME2_ADV clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.123%)  route 0.239ns (62.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y1         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[6]/Q
                         net (fo=2, routed)           0.239     1.358    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/di[6]
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.916     1.282    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
                         clock pessimism             -0.263     1.019    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Hold_mmcme2_adv_DCLK_DI[6])
                                                      0.150     1.169    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         25.000      20.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X82Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X82Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X106Y9     design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X106Y9     design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X109Y8     design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y9     design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X106Y9     design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X112Y16    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/state_count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X82Y38     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X90Y21     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk0_bufgin
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack       35.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.355ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[11].od_i/D1
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.456ns (12.131%)  route 3.303ns (87.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 43.022 - 40.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.719     3.016    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.303     6.775    design_1_i/dispsub_0/inst/rgb_reg_reg_n_0_[11]
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.022    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/C
                         clock pessimism              0.129    43.151    
                         clock uncertainty           -0.187    42.964    
    OLOGIC_X1Y142        ODDR (Setup_oddr_C_D1)      -0.834    42.130    design_1_i/dispsub_0/inst/genblk1[11].od_i
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                 35.355    

Slack (MET) :             35.379ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/genblk1[11].od_i/D2
                            (rising edge-triggered cell ODDR clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.210%)  route 3.279ns (87.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 43.022 - 40.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.719     3.016    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/Q
                         net (fo=1, routed)           3.279     6.751    design_1_i/dispsub_0/inst/din2[11]
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.839    43.022    design_1_i/dispsub_0/inst/DCLK
    OLOGIC_X1Y142        ODDR                                         r  design_1_i/dispsub_0/inst/genblk1[11].od_i/C
                         clock pessimism              0.129    43.151    
                         clock uncertainty           -0.187    42.964    
    OLOGIC_X1Y142        ODDR (Setup_oddr_C_D2)      -0.834    42.130    design_1_i/dispsub_0/inst/genblk1[11].od_i
  -------------------------------------------------------------------
                         required time                         42.130    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                 35.379    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.456ns (12.007%)  route 3.342ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.731     3.028    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.342     6.826    design_1_i/dispsub_0/inst/DRST
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[21]/C
                         clock pessimism              0.115    42.840    
                         clock uncertainty           -0.187    42.653    
    SLICE_X80Y86         FDRE (Setup_fdre_C_R)       -0.429    42.224    design_1_i/dispsub_0/inst/rgb_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         42.224    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.456ns (12.007%)  route 3.342ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.731     3.028    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.342     6.826    design_1_i/dispsub_0/inst/DRST
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
                         clock pessimism              0.115    42.840    
                         clock uncertainty           -0.187    42.653    
    SLICE_X80Y86         FDRE (Setup_fdre_C_R)       -0.429    42.224    design_1_i/dispsub_0/inst/rgb_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         42.224    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.456ns (12.007%)  route 3.342ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.731     3.028    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.342     6.826    design_1_i/dispsub_0/inst/DRST
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[7]/C
                         clock pessimism              0.115    42.840    
                         clock uncertainty           -0.187    42.653    
    SLICE_X80Y86         FDRE (Setup_fdre_C_R)       -0.429    42.224    design_1_i/dispsub_0/inst/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         42.224    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.456ns (12.007%)  route 3.342ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.731     3.028    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.342     6.826    design_1_i/dispsub_0/inst/DRST
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/C
                         clock pessimism              0.115    42.840    
                         clock uncertainty           -0.187    42.653    
    SLICE_X80Y86         FDRE (Setup_fdre_C_R)       -0.429    42.224    design_1_i/dispsub_0/inst/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         42.224    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.402ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.456ns (12.020%)  route 3.338ns (87.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.731     3.028    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.338     6.822    design_1_i/dispsub_0/inst/DRST
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[0]/C
                         clock pessimism              0.115    42.840    
                         clock uncertainty           -0.187    42.653    
    SLICE_X81Y86         FDRE (Setup_fdre_C_R)       -0.429    42.224    design_1_i/dispsub_0/inst/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         42.224    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 35.402    

Slack (MET) :             35.402ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.456ns (12.020%)  route 3.338ns (87.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.731     3.028    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.338     6.822    design_1_i/dispsub_0/inst/DRST
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/C
                         clock pessimism              0.115    42.840    
                         clock uncertainty           -0.187    42.653    
    SLICE_X81Y86         FDRE (Setup_fdre_C_R)       -0.429    42.224    design_1_i/dispsub_0/inst/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         42.224    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 35.402    

Slack (MET) :             35.402ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.456ns (12.020%)  route 3.338ns (87.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.731     3.028    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.338     6.822    design_1_i/dispsub_0/inst/DRST
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/C
                         clock pessimism              0.115    42.840    
                         clock uncertainty           -0.187    42.653    
    SLICE_X81Y86         FDRE (Setup_fdre_C_R)       -0.429    42.224    design_1_i/dispsub_0/inst/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         42.224    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 35.402    

Slack (MET) :             35.402ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.456ns (12.020%)  route 3.338ns (87.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.731     3.028    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          3.338     6.822    design_1_i/dispsub_0/inst/DRST
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[14]/C
                         clock pessimism              0.115    42.840    
                         clock uncertainty           -0.187    42.653    
    SLICE_X81Y86         FDRE (Setup_fdre_C_R)       -0.429    42.224    design_1_i/dispsub_0/inst/rgb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         42.224    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 35.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/drst_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/Q
                         net (fo=1, routed)           0.120     1.183    design_1_i/dispsub_0/inst/drst_ff_reg_n_0_[0]
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.854     1.222    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                         clock pessimism             -0.299     0.922    
    SLICE_X78Y41         FDRE (Hold_fdre_C_D)         0.066     0.988    design_1_i/dispsub_0/inst/drst_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/de0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.582     0.920    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/dispsub_0/inst/de0_reg/Q
                         net (fo=1, routed)           0.116     1.200    design_1_i/dispsub_0/inst/de0
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.850     1.218    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/C
                         clock pessimism             -0.298     0.919    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.059     0.978    design_1_i/dispsub_0/inst/DVI_DE_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/hsync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_HSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.582     0.920    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/dispsub_0/inst/hsync0_reg/Q
                         net (fo=1, routed)           0.112     1.196    design_1_i/dispsub_0/inst/hsync0
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.850     1.218    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
                         clock pessimism             -0.298     0.919    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.052     0.971    design_1_i/dispsub_0/inst/DVI_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/vsync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_VSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.571     0.909    design_1_i/dispsub_0/inst/DCLK
    SLICE_X63Y78         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/dispsub_0/inst/vsync0_reg/Q
                         net (fo=1, routed)           0.176     1.226    design_1_i/dispsub_0/inst/vsync0
    SLICE_X63Y78         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.838     1.206    design_1_i/dispsub_0/inst/DCLK
    SLICE_X63Y78         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
                         clock pessimism             -0.297     0.909    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.070     0.979    design_1_i/dispsub_0/inst/DVI_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_DE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.160%)  route 0.312ns (68.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.312     1.375    design_1_i/dispsub_0/inst/DRST
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.850     1.218    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/C
                         clock pessimism             -0.263     0.954    
    SLICE_X62Y40         FDRE (Hold_fdre_C_R)         0.009     0.963    design_1_i/dispsub_0/inst/DVI_DE_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.160%)  route 0.312ns (68.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.312     1.375    design_1_i/dispsub_0/inst/DRST
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.850     1.218    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
                         clock pessimism             -0.263     0.954    
    SLICE_X62Y40         FDRE (Hold_fdre_C_R)         0.009     0.963    design_1_i/dispsub_0/inst/DVI_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/de0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.160%)  route 0.312ns (68.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.312     1.375    design_1_i/dispsub_0/inst/DRST
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.850     1.218    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
                         clock pessimism             -0.263     0.954    
    SLICE_X62Y40         FDRE (Hold_fdre_C_R)         0.009     0.963    design_1_i/dispsub_0/inst/de0_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/hsync0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.160%)  route 0.312ns (68.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.312     1.375    design_1_i/dispsub_0/inst/DRST
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.850     1.218    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/C
                         clock pessimism             -0.263     0.954    
    SLICE_X62Y40         FDRE (Hold_fdre_C_R)         0.009     0.963    design_1_i/dispsub_0/inst/hsync0_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.812%)  route 0.880ns (86.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.880     1.943    design_1_i/dispsub_0/inst/DRST
    SLICE_X63Y78         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.838     1.206    design_1_i/dispsub_0/inst/DCLK
    SLICE_X63Y78         FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
                         clock pessimism             -0.030     1.176    
    SLICE_X63Y78         FDRE (Hold_fdre_C_R)        -0.018     1.158    design_1_i/dispsub_0/inst/DVI_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/vsync0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.812%)  route 0.880ns (86.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.585     0.923    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/dispsub_0/inst/drst_ff_reg[1]/Q
                         net (fo=30, routed)          0.880     1.943    design_1_i/dispsub_0/inst/DRST
    SLICE_X63Y78         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.838     1.206    design_1_i/dispsub_0/inst/DCLK
    SLICE_X63Y78         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
                         clock pessimism             -0.030     1.176    
    SLICE_X63Y78         FDRE (Hold_fdre_C_R)        -0.018     1.158    design_1_i/dispsub_0/inst/vsync0_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.785    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_bufgin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/I
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y133    design_1_i/dispsub_0/inst/genblk1[0].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y141    design_1_i/dispsub_0/inst/genblk1[10].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y142    design_1_i/dispsub_0/inst/genblk1[11].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y134    design_1_i/dispsub_0/inst/genblk1[1].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y119    design_1_i/dispsub_0/inst/genblk1[2].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y120    design_1_i/dispsub_0/inst/genblk1[3].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y135    design_1_i/dispsub_0/inst/genblk1[4].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y136    design_1_i/dispsub_0/inst/genblk1[5].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y139    design_1_i/dispsub_0/inst/genblk1[6].od_i/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y78     design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y78     design_1_i/dispsub_0/inst/vsync0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y40     design_1_i/dispsub_0/inst/DVI_DE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y40     design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y78     design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y40     design_1_i/dispsub_0/inst/de0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y41     design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y41     design_1_i/dispsub_0/inst/drst_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y40     design_1_i/dispsub_0/inst/hsync0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y88     design_1_i/dispsub_0/inst/rgb_reg_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufgin
  To Clock:  clk1_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufgin
Waveform(ns):       { -2.500 17.500 }
Period(ns):         40.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_bufgin
  To Clock:  clkfb_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_bufgin
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.743ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 2.454ns (50.377%)  route 2.417ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 41.537 - 40.000 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.766     1.766    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     4.220 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           2.417     6.638    design_1_i/display_0/inst/disp_buffer/fifo_out[19]
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.537    41.537    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]/C
                         clock pessimism              0.000    41.537    
                         clock uncertainty           -0.098    41.438    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.058    41.380    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[3]
  -------------------------------------------------------------------
                         required time                         41.380    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                 34.743    

Slack (MET) :             34.743ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 2.454ns (50.862%)  route 2.371ns (49.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 41.537 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.767     1.767    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.221 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           2.371     6.592    design_1_i/display_0/inst/disp_buffer/fifo_out[2]
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.537    41.537    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]/C
                         clock pessimism              0.000    41.537    
                         clock uncertainty           -0.098    41.438    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.103    41.335    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[2]
  -------------------------------------------------------------------
                         required time                         41.335    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                 34.743    

Slack (MET) :             34.854ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/HCNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.547ns (30.968%)  route 3.448ns (69.032%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 41.474 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.633     1.633    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     2.151 r  design_1_i/display_0/inst/syncgen/HCNT_reg[10]/Q
                         net (fo=6, routed)           1.449     3.600    design_1_i/display_0/inst/syncgen/HCNT_reg[10]
    SLICE_X51Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.724 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.724    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.125 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.141     5.266    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X46Y26         LUT3 (Prop_lut3_I2_O)        0.150     5.416 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.858     6.274    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X46Y25         LUT5 (Prop_lut5_I3_O)        0.354     6.628 r  design_1_i/display_0/inst/syncgen/VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000     6.628    design_1_i/display_0/inst/syncgen/p_1_in[8]
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.474    41.474    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[8]/C
                         clock pessimism              0.014    41.488    
                         clock uncertainty           -0.098    41.390    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)        0.092    41.482    design_1_i/display_0/inst/syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         41.482    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                 34.854    

Slack (MET) :             34.875ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 2.454ns (51.814%)  route 2.282ns (48.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 41.537 - 40.000 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.766     1.766    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.220 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.282     6.503    design_1_i/display_0/inst/disp_buffer/fifo_out[14]
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.537    41.537    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]/C
                         clock pessimism              0.000    41.537    
                         clock uncertainty           -0.098    41.438    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.061    41.377    design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]
  -------------------------------------------------------------------
                         required time                         41.377    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                 34.875    

Slack (MET) :             34.880ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 2.454ns (51.491%)  route 2.312ns (48.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 41.540 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.767     1.767    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.221 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           2.312     6.533    design_1_i/display_0/inst/disp_buffer/fifo_out[5]
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540    41.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/C
                         clock pessimism              0.000    41.540    
                         clock uncertainty           -0.098    41.441    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.028    41.413    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]
  -------------------------------------------------------------------
                         required time                         41.413    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                 34.880    

Slack (MET) :             34.894ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 2.454ns (51.869%)  route 2.277ns (48.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 41.537 - 40.000 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.766     1.766    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.220 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           2.277     6.498    design_1_i/display_0/inst/disp_buffer/fifo_out[20]
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.537    41.537    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/C
                         clock pessimism              0.000    41.537    
                         clock uncertainty           -0.098    41.438    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.047    41.391    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]
  -------------------------------------------------------------------
                         required time                         41.391    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 34.894    

Slack (MET) :             34.895ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.454ns (51.683%)  route 2.294ns (48.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 41.540 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.767     1.767    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.221 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           2.294     6.516    design_1_i/display_0/inst/disp_buffer/fifo_out[3]
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540    41.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]/C
                         clock pessimism              0.000    41.540    
                         clock uncertainty           -0.098    41.441    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.031    41.410    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[3]
  -------------------------------------------------------------------
                         required time                         41.410    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 34.895    

Slack (MET) :             34.907ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.454ns (51.975%)  route 2.267ns (48.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 41.540 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.767     1.767    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.221 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           2.267     6.489    design_1_i/display_0/inst/disp_buffer/fifo_out[4]
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540    41.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]/C
                         clock pessimism              0.000    41.540    
                         clock uncertainty           -0.098    41.441    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.045    41.396    design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]
  -------------------------------------------------------------------
                         required time                         41.396    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 34.907    

Slack (MET) :             34.933ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 2.454ns (52.538%)  route 2.217ns (47.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 41.527 - 40.000 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.766     1.766    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     4.220 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           2.217     6.437    design_1_i/display_0/inst/disp_buffer/fifo_out[17]
    SLICE_X67Y75         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.527    41.527    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y75         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]/C
                         clock pessimism              0.000    41.527    
                         clock uncertainty           -0.098    41.428    
    SLICE_X67Y75         FDRE (Setup_fdre_C_D)       -0.058    41.370    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[1]
  -------------------------------------------------------------------
                         required time                         41.370    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                 34.933    

Slack (MET) :             34.999ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.454ns (53.315%)  route 2.149ns (46.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 41.529 - 40.000 ) 
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.766     1.766    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     4.220 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           2.149     6.369    design_1_i/display_0/inst/disp_buffer/fifo_out[21]
    SLICE_X67Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.529    41.529    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/C
                         clock pessimism              0.000    41.529    
                         clock uncertainty           -0.098    41.430    
    SLICE_X67Y76         FDRE (Setup_fdre_C_D)       -0.062    41.368    design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]
  -------------------------------------------------------------------
                         required time                         41.368    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 34.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.078     0.630    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.076     0.628    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.075     0.627    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y33         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X49Y33         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.820     0.820    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y33         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.266     0.554    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.075     0.629    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.059     0.751    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.076     0.628    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.062     0.754    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.078     0.630    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.071     0.623    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.749    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X51Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.819     0.819    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.071     0.624    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.058     0.750    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.071     0.623    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.552     0.552    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.065     0.758    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.818     0.818    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.075     0.627    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rd_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/display_0/inst/DCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y18  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y8   design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X48Y32  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X48Y32  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X50Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X58Y39  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X58Y39  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y28  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y28  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y25  design_1_i/display_0/inst/syncgen/HCNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y25  design_1_i/display_0/inst/syncgen/HCNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y25  design_1_i/display_0/inst/syncgen/HCNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y24  design_1_i/display_0/inst/syncgen/HCNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y24  design_1_i/display_0/inst/syncgen/HCNT_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y24  design_1_i/display_0/inst/syncgen/HCNT_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X58Y39  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X58Y39  design_1_i/display_0/inst/disp_buffer/DSP_DE_temp_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y36  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y36  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y35  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y35  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y35  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y35  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y36  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y36  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  wr_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.580ns (14.749%)  route 3.353ns (85.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.674     5.589    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474     9.474    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[18]/C
                         clock pessimism              0.000     9.474    
                         clock uncertainty           -0.035     9.438    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524     8.914    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[18]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.580ns (14.749%)  route 3.353ns (85.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.674     5.589    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474     9.474    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[19]/C
                         clock pessimism              0.000     9.474    
                         clock uncertainty           -0.035     9.438    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524     8.914    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[19]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.580ns (14.749%)  route 3.353ns (85.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.674     5.589    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474     9.474    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[20]/C
                         clock pessimism              0.000     9.474    
                         clock uncertainty           -0.035     9.438    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524     8.914    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[20]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.580ns (14.749%)  route 3.353ns (85.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.674     5.589    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474     9.474    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[21]/C
                         clock pessimism              0.000     9.474    
                         clock uncertainty           -0.035     9.438    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524     8.914    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[21]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.580ns (14.749%)  route 3.353ns (85.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.674     5.589    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474     9.474    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]/C
                         clock pessimism              0.000     9.474    
                         clock uncertainty           -0.035     9.438    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524     8.914    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[25]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.580ns (14.749%)  route 3.353ns (85.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.674     5.589    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474     9.474    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]/C
                         clock pessimism              0.000     9.474    
                         clock uncertainty           -0.035     9.438    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524     8.914    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.580ns (14.749%)  route 3.353ns (85.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.674     5.589    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474     9.474    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]/C
                         clock pessimism              0.000     9.474    
                         clock uncertainty           -0.035     9.438    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524     8.914    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[27]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.580ns (14.749%)  route 3.353ns (85.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.474 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.674     5.589    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.474     9.474    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y85         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]/C
                         clock pessimism              0.000     9.474    
                         clock uncertainty           -0.035     9.438    
    SLICE_X38Y85         FDRE (Setup_fdre_C_R)       -0.524     8.914    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.580ns (14.654%)  route 3.378ns (85.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 9.472 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.699     5.614    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472     9.472    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]/C
                         clock pessimism              0.000     9.472    
                         clock uncertainty           -0.035     9.436    
    SLICE_X40Y83         FDRE (Setup_fdre_C_R)       -0.429     9.007    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/arst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.580ns (14.654%)  route 3.378ns (85.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 9.472 - 8.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.656     1.656    design_1_i/display_0/inst/ACLK
    SLICE_X48Y31         FDRE                                         r  design_1_i/display_0/inst/arst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/display_0/inst/arst_ff_reg[1]/Q
                         net (fo=44, routed)          2.679     4.791    design_1_i/display_0/inst/disp_regctrl/Q[0]
    SLICE_X39Y82         LUT4 (Prop_lut4_I0_O)        0.124     4.915 r  design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1/O
                         net (fo=26, routed)          0.699     5.614    design_1_i/display_0/inst/disp_regctrl/RDATA[28]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.472     9.472    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]/C
                         clock pessimism              0.000     9.472    
                         clock uncertainty           -0.035     9.436    
    SLICE_X40Y83         FDRE (Setup_fdre_C_R)       -0.429     9.007    design_1_i/display_0/inst/disp_regctrl/RDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  3.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.246ns (53.592%)  route 0.213ns (46.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     0.702 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=5, routed)           0.213     0.915    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X49Y36         LUT2 (Prop_lut2_I0_O)        0.098     1.013 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[9]_i_1/O
                         net (fo=1, routed)           0.000     1.013    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[9]
    SLICE_X49Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.824     0.824    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.091     0.910    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (42.998%)  route 0.277ns (57.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.558     0.558    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y35         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=5, routed)           0.277     0.999    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[0]
    SLICE_X50Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.044 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.044    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[0]
    SLICE_X50Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.820     0.820    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.121     0.936    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.559    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.755    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.825     0.825    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.266     0.559    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.078     0.637    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.559    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.755    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.825     0.825    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.266     0.559    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.076     0.635    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.558     0.558    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     0.754    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X49Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.825     0.825    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X49Y37         FDRE (Hold_fdre_C_D)         0.075     0.633    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.559    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.755    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.825     0.825    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.266     0.559    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.075     0.634    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.558     0.558    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y35         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDPE (Prop_fdpe_C_Q)         0.141     0.699 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     0.754    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X43Y35         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.824     0.824    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y35         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.266     0.558    
    SLICE_X43Y35         FDPE (Hold_fdpe_C_D)         0.075     0.633    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.557    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X45Y33         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.753    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X45Y33         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.822     0.822    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X45Y33         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.265     0.557    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.075     0.632    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.697 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.752    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.821     0.821    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.265     0.556    
    SLICE_X47Y32         FDPE (Hold_fdpe_C_D)         0.075     0.631    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.183ns (37.513%)  route 0.305ns (62.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.558     0.558    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=6, routed)           0.305     1.003    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[7]
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.042     1.045 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.045    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[7]
    SLICE_X51Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.820     0.820    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X51Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.107     0.922    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wr_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/display_0/inst/ACLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y18  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y8   design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X43Y35  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X43Y35  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X43Y35  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y33  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.269ns (41.179%)  route 3.241ns (58.821%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.552    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.666    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.780 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.780    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.015 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[0]
                         net (fo=2, routed)           0.807     6.822    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[34]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.328     7.150 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1088]_i_1/O
                         net (fo=1, routed)           0.000     7.150    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1088]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.118    10.667    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1088]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 2.142ns (39.914%)  route 3.225ns (60.086%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.552    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.881 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[3]
                         net (fo=2, routed)           0.791     6.672    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[29]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.335     7.007 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1083]_i_1/O
                         net (fo=1, routed)           0.000     7.007    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1083]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.548    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.118    10.666    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1083]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1078]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.950ns (36.523%)  route 3.389ns (63.477%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.694 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/O[2]
                         net (fo=2, routed)           0.955     6.649    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[24]
    SLICE_X38Y41         LUT3 (Prop_lut3_I1_O)        0.330     6.979 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1078]_i_1/O
                         net (fo=1, routed)           0.000     6.979    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1078]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1078]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1078]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.548    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.118    10.666    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1078]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 2.227ns (42.455%)  route 3.019ns (57.545%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.552    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.666    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.995 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[3]
                         net (fo=2, routed)           0.585     6.580    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[33]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.306     6.886 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1087]_i_1/O
                         net (fo=1, routed)           0.000     6.886    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1087]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.079    10.628    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1087]
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 2.243ns (42.790%)  route 2.999ns (57.210%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.552    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.666    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.014 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[1]
                         net (fo=2, routed)           0.565     6.579    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[31]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.303     6.882 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1085]_i_1/O
                         net (fo=1, routed)           0.000     6.882    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1085]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.081    10.630    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1079]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.999ns (38.194%)  route 3.235ns (61.806%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.767 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/O[3]
                         net (fo=2, routed)           0.801     6.568    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[25]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.306     6.874 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1079]_i_1/O
                         net (fo=1, routed)           0.000     6.874    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1079]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1079]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1079]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.548    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.081    10.629    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1079]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 2.357ns (45.074%)  route 2.872ns (54.926%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.552    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.666    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.780 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.780    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.128 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[1]
                         net (fo=2, routed)           0.438     6.566    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[35]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.303     6.869 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1089]_i_1/O
                         net (fo=1, routed)           0.000     6.869    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1089]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.079    10.628    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1089]
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 2.176ns (41.874%)  route 3.021ns (58.126%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.552    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.666    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.922 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[2]
                         net (fo=2, routed)           0.587     6.509    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[32]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.328     6.837 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1086]_i_1/O
                         net (fo=1, routed)           0.000     6.837    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1086]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.549    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.118    10.667    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1086]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.812ns (34.996%)  route 3.366ns (65.004%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 10.672 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.559 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/O[0]
                         net (fo=2, routed)           0.932     6.491    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[18]
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.327     6.818 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1072]_i_1/O
                         net (fo=1, routed)           0.000     6.818    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1072]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.493    10.672    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1072]/C
                         clock pessimism              0.000    10.672    
                         clock uncertainty           -0.125    10.547    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.118    10.665    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1072]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.155ns (41.643%)  route 3.020ns (58.357%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.640     1.640    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.419     2.059 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/Q
                         net (fo=4, routed)           2.434     4.493    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[27]_0[7]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.792 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     4.792    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/CO[3]
                         net (fo=1, routed)           0.000     5.324    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.438    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.552    design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.900 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[1]
                         net (fo=2, routed)           0.586     6.486    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[27]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.329     6.815 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1081]_i_1/O
                         net (fo=1, routed)           0.000     6.815    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1081]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494    10.674    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/C
                         clock pessimism              0.000    10.674    
                         clock uncertainty           -0.125    10.548    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.118    10.666    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  3.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.707ns (39.487%)  route 1.083ns (60.513%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495     1.495    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X36Y43         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.418     1.913 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[26]/Q
                         net (fo=4, routed)           1.083     2.997    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[18]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.100     3.097 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__3_i_1/O
                         net (fo=1, routed)           0.000     3.097    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[26][3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     3.286 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[3]
                         net (fo=2, routed)           0.000     3.286    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[33]
    SLICE_X37Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.669     2.963    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1087]/C
                         clock pessimism             -0.152     2.811    
                         clock uncertainty            0.125     2.936    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.287     3.223    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1087]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.707ns (39.408%)  route 1.087ns (60.592%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.495     1.495    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X36Y44         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.418     1.913 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[27]/Q
                         net (fo=4, routed)           1.087     3.000    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[19]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.100     3.100 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__4_i_2/O
                         net (fo=1, routed)           0.000     3.100    design_1_i/display_0/inst/disp_vramctrl/S[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     3.289 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__4/O[0]
                         net (fo=2, routed)           0.000     3.289    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[34]
    SLICE_X37Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.669     2.963    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]/C
                         clock pessimism             -0.152     2.811    
                         clock uncertainty            0.125     2.936    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.287     3.223    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1088]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.692ns (38.108%)  route 1.124ns (61.892%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.493     1.493    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X36Y40         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.418     1.911 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[12]/Q
                         net (fo=4, routed)           1.124     3.035    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[5]
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.100     3.135 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.135    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[14][1]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     3.309 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/O[1]
                         net (fo=2, routed)           0.000     3.309    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[19]
    SLICE_X37Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.667     2.961    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1073]/C
                         clock pessimism             -0.152     2.809    
                         clock uncertainty            0.125     2.934    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.287     3.221    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1073]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.841ns (45.871%)  route 0.992ns (54.129%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.493     1.493    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X36Y39         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.418     1.911 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[7]/Q
                         net (fo=5, routed)           0.992     2.904    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[0]
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.100     3.004 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry_i_4/O
                         net (fo=1, routed)           0.000     3.004    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[10][0]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323     3.327 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/O[1]
                         net (fo=2, routed)           0.000     3.327    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[15]
    SLICE_X37Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.667     2.961    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1069]/C
                         clock pessimism             -0.152     2.809    
                         clock uncertainty            0.125     2.934    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.287     3.221    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1069]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1083]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.328ns (32.492%)  route 0.681ns (67.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.552    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y84         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[21]/Q
                         net (fo=3, routed)           0.681     1.381    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[28][14]
    SLICE_X37Y42         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.180     1.561 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__2/O[3]
                         net (fo=2, routed)           0.000     1.561    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[29]
    SLICE_X37Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1083]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.828     1.194    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1083]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.125     1.319    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.102     1.421    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1083]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.707ns (37.694%)  route 1.169ns (62.306%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.493     1.493    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X36Y40         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.418     1.911 r  design_1_i/display_0/inst/disp_vramctrl/VRAM_ADDRESS_reg[13]/Q
                         net (fo=4, routed)           1.169     3.080    design_1_i/display_0/inst/disp_regctrl/VRAM_ADDRESS_reg[6]
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.100     3.180 r  design_1_i/display_0/inst/disp_regctrl/ARADDR_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.180    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[14][2]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.369 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__0/O[2]
                         net (fo=2, routed)           0.000     3.369    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[20]
    SLICE_X37Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.667     2.961    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y40         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1074]/C
                         clock pessimism             -0.152     2.809    
                         clock uncertainty            0.125     2.934    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.287     3.221    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1074]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.327ns (32.042%)  route 0.694ns (67.958%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.551     0.551    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X39Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[8]/Q
                         net (fo=3, routed)           0.694     1.372    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[28][1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.199     1.571 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/O[2]
                         net (fo=2, routed)           0.000     1.571    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[16]
    SLICE_X37Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     1.193    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1070]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.125     1.318    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.102     1.420    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1070]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1064]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.185ns (17.505%)  route 0.872ns (82.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.549     0.549    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[3]/Q
                         net (fo=3, routed)           0.872     1.562    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[10]
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.044     1.606 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1064]_i_1/O
                         net (fo=1, routed)           0.000     1.606    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1064]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1064]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.829     1.195    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X38Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1064]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.125     1.320    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.131     1.451    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1064]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.288ns (27.681%)  route 0.752ns (72.319%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.552     0.552    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X38Y86         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[23]/Q
                         net (fo=3, routed)           0.752     1.468    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[28][15]
    SLICE_X37Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.592 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry__3/O[1]
                         net (fo=2, routed)           0.000     1.592    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[31]
    SLICE_X37Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.829     1.195    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y43         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1085]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.125     1.320    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.102     1.422    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1085]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.348ns (33.412%)  route 0.694ns (66.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.551     0.551    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X39Y83         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[8]/Q
                         net (fo=3, routed)           0.694     1.372    design_1_i/display_0/inst/disp_vramctrl/M_AXI_ARADDR[28][1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.220     1.592 r  design_1_i/display_0/inst/disp_vramctrl/ARADDR_carry/O[3]
                         net (fo=2, routed)           0.000     1.592    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/D[17]
    SLICE_X37Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.827     1.193    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1071]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.125     1.318    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.102     1.420    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1071]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack        4.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk0_bufgin rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.436%)  route 2.126ns (78.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 42.740 - 40.000 ) 
    Source Clock Delay      (SCD):    3.002ns = ( 35.002 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.708    35.002    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X67Y84         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_fdre_C_Q)         0.456    35.458 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=635, routed)         2.126    37.584    design_1_i/dispsub_0/inst/dclkgen/ARESETN
    SLICE_X78Y41         LUT1 (Prop_lut1_I0_O)        0.124    37.708 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff[0]_i_1/O
                         net (fo=2, routed)           0.000    37.708    design_1_i/dispsub_0/inst/p_1_out[0]
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.557    42.740    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
                         clock pessimism              0.000    42.740    
                         clock uncertainty           -0.388    42.351    
    SLICE_X78Y41         FDRE (Setup_fdre_C_D)        0.029    42.380    design_1_i/dispsub_0/inst/drst_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         42.380    
                         arrival time                         -37.708    
  -------------------------------------------------------------------
                         slack                                  4.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.038%)  route 0.906ns (82.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.575     0.911    design_1_i/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X67Y84         FDRE                                         r  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=635, routed)         0.906     1.957    design_1_i/dispsub_0/inst/dclkgen/ARESETN
    SLICE_X78Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.002 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff[0]_i_1/O
                         net (fo=2, routed)           0.000     2.002    design_1_i/dispsub_0/inst/p_1_out[0]
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.854     1.222    design_1_i/dispsub_0/inst/DCLK
    SLICE_X78Y41         FDRE                                         r  design_1_i/dispsub_0/inst/drst_ff_reg[0]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.388     1.610    
    SLICE_X78Y41         FDRE (Hold_fdre_C_D)         0.091     1.701    design_1_i/dispsub_0/inst/drst_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack       37.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.070ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.456ns (11.917%)  route 3.370ns (88.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.700     1.700    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[0]/Q
                         net (fo=1, routed)           3.370     5.526    design_1_i/dispsub_0/inst/D[8]
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[8]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)       -0.058    42.596    design_1_i/dispsub_0/inst/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         42.596    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                 37.070    

Slack (MET) :             37.411ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.456ns (13.143%)  route 3.014ns (86.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.711     1.711    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y65         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[3]/Q
                         net (fo=1, routed)           3.014     5.181    design_1_i/dispsub_0/inst/D[11]
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[11]/C
                         clock pessimism              0.114    42.839    
                         clock uncertainty           -0.187    42.652    
    SLICE_X81Y86         FDRE (Setup_fdre_C_D)       -0.061    42.591    design_1_i/dispsub_0/inst/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         42.591    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 37.411    

Slack (MET) :             37.482ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.456ns (13.367%)  route 2.955ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.698     1.698    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X57Y72         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[7]/Q
                         net (fo=1, routed)           2.955     5.109    design_1_i/dispsub_0/inst/D[7]
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[7]/C
                         clock pessimism              0.114    42.839    
                         clock uncertainty           -0.187    42.652    
    SLICE_X80Y86         FDRE (Setup_fdre_C_D)       -0.061    42.591    design_1_i/dispsub_0/inst/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         42.591    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                 37.482    

Slack (MET) :             37.670ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.456ns (14.218%)  route 2.751ns (85.782%))
  Logic Levels:           0  
  Clock Path Skew:        1.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.710     1.710    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.456     2.166 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[4]/Q
                         net (fo=1, routed)           2.751     4.917    design_1_i/dispsub_0/inst/D[12]
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.545    42.727    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[12]/C
                         clock pessimism              0.114    42.841    
                         clock uncertainty           -0.187    42.654    
    SLICE_X81Y88         FDRE (Setup_fdre_C_D)       -0.067    42.587    design_1_i/dispsub_0/inst/rgb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         42.587    
                         arrival time                          -4.917    
  -------------------------------------------------------------------
                         slack                                 37.670    

Slack (MET) :             37.684ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.419ns (13.908%)  route 2.594ns (86.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.700     1.700    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[7]/Q
                         net (fo=1, routed)           2.594     4.713    design_1_i/dispsub_0/inst/D[23]
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[23]/C
                         clock pessimism              0.114    42.839    
                         clock uncertainty           -0.187    42.652    
    SLICE_X80Y86         FDRE (Setup_fdre_C_D)       -0.256    42.396    design_1_i/dispsub_0/inst/rgb_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         42.396    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                 37.684    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.456ns (14.235%)  route 2.747ns (85.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.698     1.698    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y75         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[1]/Q
                         net (fo=1, routed)           2.747     4.901    design_1_i/dispsub_0/inst/D[9]
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.543    42.725    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[9]/C
                         clock pessimism              0.114    42.839    
                         clock uncertainty           -0.187    42.652    
    SLICE_X80Y86         FDRE (Setup_fdre_C_D)       -0.058    42.594    design_1_i/dispsub_0/inst/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         42.594    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 37.693    

Slack (MET) :             37.733ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.456ns (14.275%)  route 2.738ns (85.725%))
  Logic Levels:           0  
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 42.728 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.700     1.700    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[6]/Q
                         net (fo=1, routed)           2.738     4.894    design_1_i/dispsub_0/inst/D[6]
    SLICE_X82Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    42.728    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[6]/C
                         clock pessimism              0.114    42.842    
                         clock uncertainty           -0.187    42.655    
    SLICE_X82Y88         FDRE (Setup_fdre_C_D)       -0.028    42.627    design_1_i/dispsub_0/inst/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         42.627    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                 37.733    

Slack (MET) :             37.768ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/vsync0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.456ns (15.063%)  route 2.571ns (84.937%))
  Logic Levels:           0  
  Clock Path Skew:        1.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 42.713 - 40.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.650     1.650    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X48Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/Q
                         net (fo=4, routed)           2.571     4.677    design_1_i/dispsub_0/inst/DSP_VSYNC_X
    SLICE_X63Y78         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.531    42.713    design_1_i/dispsub_0/inst/DCLK
    SLICE_X63Y78         FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
                         clock pessimism              0.000    42.713    
                         clock uncertainty           -0.187    42.526    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)       -0.081    42.445    design_1_i/dispsub_0/inst/vsync0_reg
  -------------------------------------------------------------------
                         required time                         42.445    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                 37.768    

Slack (MET) :             37.937ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.456ns (15.407%)  route 2.504ns (84.593%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 42.728 - 40.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.698     1.698    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X57Y72         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[1]/Q
                         net (fo=1, routed)           2.504     4.658    design_1_i/dispsub_0/inst/D[1]
    SLICE_X83Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    42.728    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[1]/C
                         clock pessimism              0.114    42.842    
                         clock uncertainty           -0.187    42.655    
    SLICE_X83Y88         FDRE (Setup_fdre_C_D)       -0.061    42.594    design_1_i/dispsub_0/inst/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         42.594    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                 37.937    

Slack (MET) :             37.951ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.518ns (17.485%)  route 2.444ns (82.515%))
  Logic Levels:           0  
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 42.728 - 40.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.714     1.714    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     2.232 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[4]/Q
                         net (fo=1, routed)           2.444     4.676    design_1_i/dispsub_0/inst/D[4]
    SLICE_X82Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.612    42.792    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    42.728    design_1_i/dispsub_0/inst/DCLK
    SLICE_X82Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[4]/C
                         clock pessimism              0.114    42.842    
                         clock uncertainty           -0.187    42.655    
    SLICE_X82Y88         FDRE (Setup_fdre_C_D)       -0.028    42.627    design_1_i/dispsub_0/inst/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         42.627    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 37.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.367ns (20.272%)  route 1.443ns (79.728%))
  Logic Levels:           0  
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.537     1.537    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.367     1.904 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[6]/Q
                         net (fo=1, routed)           1.443     3.347    design_1_i/dispsub_0/inst/D[14]
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.719     3.016    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[14]/C
                         clock pessimism             -0.114     2.902    
                         clock uncertainty            0.187     3.089    
    SLICE_X81Y86         FDRE (Hold_fdre_C_D)         0.199     3.288    design_1_i/dispsub_0/inst/rgb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.418ns (22.935%)  route 1.405ns (77.065%))
  Logic Levels:           0  
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.540     1.540    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X62Y88         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.418     1.958 r  design_1_i/display_0/inst/disp_buffer/DSP_B_reg[5]/Q
                         net (fo=1, routed)           1.405     3.362    design_1_i/dispsub_0/inst/D[5]
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[5]/C
                         clock pessimism             -0.114     2.904    
                         clock uncertainty            0.187     3.091    
    SLICE_X80Y88         FDRE (Hold_fdre_C_D)         0.196     3.287    design_1_i/dispsub_0/inst/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.418ns (22.732%)  route 1.421ns (77.268%))
  Logic Levels:           0  
  Clock Path Skew:        1.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.534     1.534    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X66Y81         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.418     1.952 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[2]/Q
                         net (fo=1, routed)           1.421     3.373    design_1_i/dispsub_0/inst/D[18]
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[18]/C
                         clock pessimism             -0.114     2.904    
                         clock uncertainty            0.187     3.091    
    SLICE_X80Y88         FDRE (Hold_fdre_C_D)         0.192     3.283    design_1_i/dispsub_0/inst/rgb_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.337ns (19.640%)  route 1.379ns (80.360%))
  Logic Levels:           0  
  Clock Path Skew:        1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.537     1.537    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X64Y83         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.337     1.874 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[4]/Q
                         net (fo=1, routed)           1.379     3.253    design_1_i/dispsub_0/inst/D[20]
    SLICE_X83Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X83Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[20]/C
                         clock pessimism             -0.114     2.904    
                         clock uncertainty            0.187     3.091    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.058     3.149    design_1_i/dispsub_0/inst/rgb_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.367ns (19.287%)  route 1.536ns (80.713%))
  Logic Levels:           0  
  Clock Path Skew:        1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.527     1.527    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y75         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.367     1.894 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[7]/Q
                         net (fo=1, routed)           1.536     3.430    design_1_i/dispsub_0/inst/D[15]
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[15]/C
                         clock pessimism             -0.114     2.904    
                         clock uncertainty            0.187     3.091    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.196     3.287    design_1_i/dispsub_0/inst/rgb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.337ns (19.025%)  route 1.434ns (80.975%))
  Logic Levels:           0  
  Clock Path Skew:        1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.529     1.529    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.337     1.866 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[5]/Q
                         net (fo=1, routed)           1.434     3.300    design_1_i/dispsub_0/inst/D[21]
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.719     3.016    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[21]/C
                         clock pessimism             -0.114     2.902    
                         clock uncertainty            0.187     3.089    
    SLICE_X80Y86         FDRE (Hold_fdre_C_D)         0.053     3.142    design_1_i/dispsub_0/inst/rgb_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/de0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.385ns (21.211%)  route 1.430ns (78.789%))
  Logic Levels:           0  
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.549     1.549    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X58Y39         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.385     1.934 r  design_1_i/display_0/inst/disp_buffer/DSP_DE_reg/Q
                         net (fo=1, routed)           1.430     3.365    design_1_i/dispsub_0/inst/DSP_DE
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.726     3.023    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
                         clock pessimism             -0.115     2.908    
                         clock uncertainty            0.187     3.095    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.108     3.203    design_1_i/dispsub_0/inst/de0_reg
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.367ns (19.254%)  route 1.539ns (80.746%))
  Logic Levels:           0  
  Clock Path Skew:        1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.529     1.529    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.367     1.896 r  design_1_i/display_0/inst/disp_buffer/DSP_G_reg[2]/Q
                         net (fo=1, routed)           1.539     3.435    design_1_i/dispsub_0/inst/D[10]
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.719     3.016    design_1_i/dispsub_0/inst/DCLK
    SLICE_X81Y86         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[10]/C
                         clock pessimism             -0.114     2.902    
                         clock uncertainty            0.187     3.089    
    SLICE_X81Y86         FDRE (Hold_fdre_C_D)         0.180     3.269    design_1_i/dispsub_0/inst/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/hsync0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.418ns (20.417%)  route 1.629ns (79.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.467     1.467    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.418     1.885 r  design_1_i/display_0/inst/syncgen/DSP_HSYNC_X_reg/Q
                         net (fo=2, routed)           1.629     3.515    design_1_i/dispsub_0/inst/DSP_HSYNC_X
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.726     3.023    design_1_i/dispsub_0/inst/DCLK
    SLICE_X62Y40         FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/C
                         clock pessimism             -0.115     2.908    
                         clock uncertainty            0.187     3.095    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.246     3.341    design_1_i/dispsub_0/inst/hsync0_reg
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/rgb_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.337ns (18.926%)  route 1.444ns (81.074%))
  Logic Levels:           0  
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.529     1.529    design_1_i/display_0/inst/disp_buffer/DCLK
    SLICE_X67Y76         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.337     1.866 r  design_1_i/display_0/inst/disp_buffer/DSP_R_reg[6]/Q
                         net (fo=1, routed)           1.444     3.309    design_1_i/dispsub_0/inst/D[22]
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=96, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.721     3.018    design_1_i/dispsub_0/inst/DCLK
    SLICE_X80Y88         FDRE                                         r  design_1_i/dispsub_0/inst/rgb_reg_reg[22]/C
                         clock pessimism             -0.114     2.904    
                         clock uncertainty            0.187     3.091    
    SLICE_X80Y88         FDRE (Hold_fdre_C_D)         0.040     3.131    design_1_i/dispsub_0/inst/rgb_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        5.239ns  (logic 1.547ns (29.528%)  route 3.692ns (70.472%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 41.474 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.141    38.836    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X46Y26         LUT3 (Prop_lut3_I2_O)        0.150    38.986 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.858    39.844    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X46Y25         LUT5 (Prop_lut5_I3_O)        0.354    40.198 r  design_1_i/display_0/inst/syncgen/VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    40.198    design_1_i/display_0/inst/syncgen/p_1_in[8]
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.474    41.474    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[8]/C
                         clock pessimism              0.000    41.474    
                         clock uncertainty           -0.321    41.153    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)        0.092    41.245    design_1_i/display_0/inst/syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                         -40.198    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.322ns  (logic 1.167ns (27.002%)  route 3.155ns (72.998%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 41.464 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.781    38.476    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X50Y25         LUT2 (Prop_lut2_I1_O)        0.124    38.600 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.681    39.281    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X50Y23         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.464    41.464    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y23         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[0]/C
                         clock pessimism              0.000    41.464    
                         clock uncertainty           -0.321    41.143    
    SLICE_X50Y23         FDRE (Setup_fdre_C_R)       -0.524    40.619    design_1_i/display_0/inst/syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                         -39.281    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.886ns  (logic 1.521ns (31.131%)  route 3.365ns (68.869%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.141    38.836    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X46Y26         LUT3 (Prop_lut3_I2_O)        0.150    38.986 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.531    39.517    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.328    39.845 r  design_1_i/display_0/inst/syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    39.845    design_1_i/display_0/inst/syncgen/p_1_in[3]
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.477    41.477    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[3]/C
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.321    41.156    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.079    41.235    design_1_i/display_0/inst/syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         41.235    
                         arrival time                         -39.845    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.876ns  (logic 1.521ns (31.195%)  route 3.355ns (68.805%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.141    38.836    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X46Y26         LUT3 (Prop_lut3_I2_O)        0.150    38.986 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.521    39.507    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X46Y27         LUT6 (Prop_lut6_I4_O)        0.328    39.835 r  design_1_i/display_0/inst/syncgen/VCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    39.835    design_1_i/display_0/inst/syncgen/p_1_in[4]
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.477    41.477    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[4]/C
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.321    41.156    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.079    41.235    design_1_i/display_0/inst/syncgen/VCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         41.235    
                         arrival time                         -39.835    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.209ns  (logic 1.167ns (27.726%)  route 3.042ns (72.274%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.781    38.476    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X50Y25         LUT2 (Prop_lut2_I1_O)        0.124    38.600 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.568    39.168    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.462    41.462    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[3]/C
                         clock pessimism              0.000    41.462    
                         clock uncertainty           -0.321    41.141    
    SLICE_X50Y24         FDRE (Setup_fdre_C_R)       -0.524    40.617    design_1_i/display_0/inst/syncgen/HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -39.168    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.209ns  (logic 1.167ns (27.726%)  route 3.042ns (72.274%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.781    38.476    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X50Y25         LUT2 (Prop_lut2_I1_O)        0.124    38.600 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.568    39.168    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.462    41.462    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[4]/C
                         clock pessimism              0.000    41.462    
                         clock uncertainty           -0.321    41.141    
    SLICE_X50Y24         FDRE (Setup_fdre_C_R)       -0.524    40.617    design_1_i/display_0/inst/syncgen/HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -39.168    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.209ns  (logic 1.167ns (27.726%)  route 3.042ns (72.274%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.781    38.476    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X50Y25         LUT2 (Prop_lut2_I1_O)        0.124    38.600 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.568    39.168    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.462    41.462    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[5]/C
                         clock pessimism              0.000    41.462    
                         clock uncertainty           -0.321    41.141    
    SLICE_X50Y24         FDRE (Setup_fdre_C_R)       -0.524    40.617    design_1_i/display_0/inst/syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -39.168    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.209ns  (logic 1.167ns (27.726%)  route 3.042ns (72.274%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.781    38.476    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X50Y25         LUT2 (Prop_lut2_I1_O)        0.124    38.600 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.568    39.168    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.462    41.462    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.000    41.462    
                         clock uncertainty           -0.321    41.141    
    SLICE_X50Y24         FDRE (Setup_fdre_C_R)       -0.524    40.617    design_1_i/display_0/inst/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -39.168    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.209ns  (logic 1.167ns (27.726%)  route 3.042ns (72.274%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.781    38.476    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X50Y25         LUT2 (Prop_lut2_I1_O)        0.124    38.600 r  design_1_i/display_0/inst/syncgen/HCNT[10]_i_1/O
                         net (fo=11, routed)          0.568    39.168    design_1_i/display_0/inst/syncgen/HCNT[10]_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.462    41.462    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y24         FDRE                                         r  design_1_i/display_0/inst/syncgen/HCNT_reg[7]/C
                         clock pessimism              0.000    41.462    
                         clock uncertainty           -0.321    41.141    
    SLICE_X50Y24         FDRE (Setup_fdre_C_R)       -0.524    40.617    design_1_i/display_0/inst/syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -39.168    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rd_clk rise@40.000ns - clk_fpga_0 rise@32.000ns)
  Data Path Delay:        4.815ns  (logic 1.521ns (31.588%)  route 3.294ns (68.412%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 41.474 - 40.000 ) 
    Source Clock Delay      (SCD):    2.959ns = ( 34.959 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     32.000    32.000 r  
    PS7_X0Y0             PS7                          0.000    32.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    33.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    33.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665    34.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518    35.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          1.693    37.170    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.124    37.294 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1/O
                         net (fo=1, routed)           0.000    37.294    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.695 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          1.141    38.836    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X46Y26         LUT3 (Prop_lut3_I2_O)        0.150    38.986 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_3/O
                         net (fo=4, routed)           0.460    39.446    design_1_i/display_0/inst/syncgen/VCNT[9]_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    39.774 r  design_1_i/display_0/inst/syncgen/VCNT[9]_i_1/O
                         net (fo=1, routed)           0.000    39.774    design_1_i/display_0/inst/syncgen/p_1_in[9]
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.474    41.474    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[9]/C
                         clock pessimism              0.000    41.474    
                         clock uncertainty           -0.321    41.153    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)        0.079    41.232    design_1_i/display_0/inst/syncgen/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         41.232    
                         arrival time                         -39.774    
  -------------------------------------------------------------------
                         slack                                  1.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.349ns (31.266%)  route 0.767ns (68.734%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.479     1.515    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.560 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.560    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.675 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.288     1.963    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X46Y27         LUT5 (Prop_lut5_I1_O)        0.048     2.011 r  design_1_i/display_0/inst/syncgen/VCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.011    design_1_i/display_0/inst/syncgen/p_1_in[1]
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.814     0.814    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[1]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.321     1.135    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.131     1.266    design_1_i/display_0/inst/syncgen/VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.346ns (31.081%)  route 0.767ns (68.919%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.479     1.515    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.560 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.560    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.675 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.288     1.963    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X46Y27         LUT4 (Prop_lut4_I1_O)        0.045     2.008 r  design_1_i/display_0/inst/syncgen/VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.008    design_1_i/display_0/inst/syncgen/p_1_in[0]
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.814     0.814    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[0]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.321     1.135    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.120     1.255    design_1_i/display_0/inst/syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.346ns (31.126%)  route 0.766ns (68.874%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.479     1.515    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.560 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.560    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.675 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.286     1.961    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X46Y26         LUT5 (Prop_lut5_I2_O)        0.045     2.006 r  design_1_i/display_0/inst/syncgen/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.006    design_1_i/display_0/inst/syncgen/p_1_in[5]
    SLICE_X46Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.812     0.812    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y26         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[5]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.321     1.133    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.120     1.253    design_1_i/display_0/inst/syncgen/VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.346ns (30.970%)  route 0.771ns (69.030%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.479     1.515    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.560 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.560    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.675 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.292     1.967    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  design_1_i/display_0/inst/syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.012    design_1_i/display_0/inst/syncgen/p_1_in[2]
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.814     0.814    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y27         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[2]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.321     1.135    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.121     1.256    design_1_i/display_0/inst/syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.346ns (31.745%)  route 0.744ns (68.255%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.479     1.515    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.560 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.560    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.675 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.265     1.939    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X47Y25         LUT5 (Prop_lut5_I2_O)        0.045     1.984 r  design_1_i/display_0/inst/syncgen/VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000     1.984    design_1_i/display_0/inst/syncgen/p_1_in[6]
    SLICE_X47Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.811     0.811    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X47Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[6]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.321     1.132    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.091     1.223    design_1_i/display_0/inst/syncgen/VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.346ns (29.337%)  route 0.833ns (70.663%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.479     1.515    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.560 r  design_1_i/display_0/inst/syncgen/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.560    design_1_i/display_0/inst/syncgen/i__carry_i_2__0_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.675 f  design_1_i/display_0/inst/syncgen/VCNT1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           0.354     2.029    design_1_i/display_0/inst/syncgen/VCNT1
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.045     2.074 r  design_1_i/display_0/inst/syncgen/VCNT[10]_i_2/O
                         net (fo=1, routed)           0.000     2.074    design_1_i/display_0/inst/syncgen/p_1_in[10]
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.811     0.811    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[10]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.321     1.132    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.121     1.253    design_1_i/display_0/inst/syncgen/VCNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.386ns (32.702%)  route 0.794ns (67.298%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.447     1.482    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.527 r  design_1_i/display_0/inst/syncgen/VCNT1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.527    design_1_i/display_0/inst/syncgen/VCNT1_carry_i_3_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.682 r  design_1_i/display_0/inst/syncgen/VCNT1_carry/CO[3]
                         net (fo=10, routed)          0.347     2.030    design_1_i/display_0/inst/syncgen/VCNT14_out
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.075 r  design_1_i/display_0/inst/syncgen/VCNT[7]_i_1/O
                         net (fo=1, routed)           0.000     2.075    design_1_i/display_0/inst/syncgen/p_1_in[7]
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.811     0.811    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X46Y25         FDRE                                         r  design_1_i/display_0/inst/syncgen/VCNT_reg[7]/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.321     1.132    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.121     1.253    design_1_i/display_0/inst/syncgen/VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/DSP_preDE_reg/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.346ns (28.421%)  route 0.871ns (71.579%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.562     1.597    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X51Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.642 r  design_1_i/display_0/inst/syncgen/DSP_preDE_i_4/O
                         net (fo=1, routed)           0.000     1.642    design_1_i/display_0/inst/syncgen/DSP_preDE_i_4_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.757 f  design_1_i/display_0/inst/syncgen/DSP_preDE_reg_i_2/CO[3]
                         net (fo=1, routed)           0.309     2.067    design_1_i/display_0/inst/syncgen/DSP_preDE10_out
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.045     2.112 r  design_1_i/display_0/inst/syncgen/DSP_preDE_i_1/O
                         net (fo=1, routed)           0.000     2.112    design_1_i/display_0/inst/syncgen/DSP_preDE_i_1_n_0
    SLICE_X50Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.811     0.811    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_preDE_reg/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.321     1.132    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.121     1.253    design_1_i/display_0/inst/syncgen/DSP_preDE_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.407ns (33.563%)  route 0.806ns (66.437%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.493     1.551    design_1_i/display_0/inst/syncgen/RESOL[0]
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.596 r  design_1_i/display_0/inst/syncgen/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.596    design_1_i/display_0/inst/syncgen/i__carry_i_3__1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.748 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.313     2.061    design_1_i/display_0/inst/syncgen/DSP_VSYNC_X1
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.046     2.107 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_i_1/O
                         net (fo=1, routed)           0.000     2.107    design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_i_1_n_0
    SLICE_X48Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.815     0.815    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X48Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.321     1.136    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.105     1.241    design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/syncgen/VRSTART_reg/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.385ns (30.092%)  route 0.894ns (69.908%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.559     0.895    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.449     1.484    design_1_i/display_0/inst/syncgen/RESOL[1]
    SLICE_X47Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.529 r  design_1_i/display_0/inst/syncgen/VRSTART0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.529    design_1_i/display_0/inst/syncgen/VRSTART0_carry_i_3_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.684 r  design_1_i/display_0/inst/syncgen/VRSTART0_carry/CO[3]
                         net (fo=1, routed)           0.446     2.130    design_1_i/display_0/inst/syncgen/VRSTART0
    SLICE_X50Y28         LUT2 (Prop_lut2_I0_O)        0.044     2.174 r  design_1_i/display_0/inst/syncgen/VRSTART_i_1/O
                         net (fo=1, routed)           0.000     2.174    design_1_i/display_0/inst/syncgen/VRSTART_i_1_n_0
    SLICE_X50Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.811     0.811    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/C
                         clock pessimism              0.000     0.811    
                         clock uncertainty            0.321     1.132    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.131     1.263    design_1_i/display_0/inst/syncgen/VRSTART_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.911    





---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.195ns  (logic 0.419ns (35.054%)  route 0.776ns (64.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.776     1.195    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y35         FDRE (Setup_fdre_C_D)       -0.268     7.732    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.546%)  route 0.595ns (55.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.595     1.073    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)       -0.267     7.733    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.185ns  (logic 0.456ns (38.495%)  route 0.729ns (61.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.729     1.185    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X51Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)       -0.093     7.907    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.111ns  (logic 0.518ns (46.624%)  route 0.593ns (53.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.593     1.111    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)       -0.095     7.905    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.381%)  route 0.620ns (57.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.620     1.076    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X52Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y36         FDRE (Setup_fdre_C_D)       -0.095     7.905    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.605%)  route 0.614ns (57.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.614     1.070    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y35         FDRE (Setup_fdre_C_D)       -0.093     7.907    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.993%)  route 0.581ns (56.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.581     1.037    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)       -0.092     7.908    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.860ns  (logic 0.419ns (48.711%)  route 0.441ns (51.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.441     0.860    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y35         FDRE (Setup_fdre_C_D)       -0.264     7.736    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.965%)  route 0.437ns (51.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.437     0.856    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X51Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)       -0.266     7.734    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.435     0.891    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y35         FDRE (Setup_fdre_C_D)       -0.095     7.905    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  7.014    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  wr_clk

Setup :            2  Failing Endpoints,  Worst Slack       -1.801ns,  Total Violation       -3.334ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 5.633ns (67.406%)  route 2.724ns (32.594%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 9.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665     2.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.401     3.878    design_1_i/display_0/inst/disp_vramctrl/RESOL[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124     4.002 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_i_2/O
                         net (fo=5, routed)           0.589     4.591    design_1_i/display_0/inst/disp_vramctrl/B[9]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841     8.432 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3/P[7]
                         net (fo=2, routed)           0.840     9.271    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_n_98
    SLICE_X35Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.395 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.395    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_i_7_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.945 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.945    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.059 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.059    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__0_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.173 f  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1/CO[3]
                         net (fo=2, routed)           0.746    10.919    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.043 r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[1]_i_2/O
                         net (fo=1, routed)           0.149    11.192    design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[1]_i_2_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.316 r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[1]_i_1/O
                         net (fo=1, routed)           0.000    11.316    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT[1]
    SLICE_X35Y40         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494     9.494    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X35Y40         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]/C
                         clock pessimism              0.115     9.609    
                         clock uncertainty           -0.125     9.484    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031     9.515    design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[1]
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 5.509ns (68.122%)  route 2.578ns (31.877%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 9.494 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.665     2.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=33, routed)          0.401     3.878    design_1_i/display_0/inst/disp_vramctrl/RESOL[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124     4.002 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_i_2/O
                         net (fo=5, routed)           0.589     4.591    design_1_i/display_0/inst/disp_vramctrl/B[9]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841     8.432 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3/P[7]
                         net (fo=2, routed)           0.840     9.271    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT3_n_98
    SLICE_X35Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.395 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.395    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_i_7_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.945 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.945    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.059 r  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.059    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__0_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.173 f  design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1/CO[3]
                         net (fo=2, routed)           0.749    10.922    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT1_carry__1_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.124    11.046 r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT[0]_i_1/O
                         net (fo=1, routed)           0.000    11.046    design_1_i/display_0/inst/disp_vramctrl/STATE_NEXT[0]
    SLICE_X35Y40         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.494     9.494    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X35Y40         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]/C
                         clock pessimism              0.115     9.609    
                         clock uncertainty           -0.125     9.484    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.029     9.513    design_1_i/display_0/inst/disp_vramctrl/STATE_CURRENT_reg[0]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.952ns (22.813%)  route 3.221ns (77.187%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/Q
                         net (fo=9, routed)           1.089     4.486    design_1_i/display_0/inst/disp_regctrl/WRADDR[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.610 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3/O
                         net (fo=1, routed)           0.282     4.892    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.016 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2/O
                         net (fo=5, routed)           0.806     5.822    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.946 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2/O
                         net (fo=3, routed)           0.503     6.449    design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.573 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_1/O
                         net (fo=8, routed)           0.541     7.114    design_1_i/display_0/inst/disp_regctrl/DISPADDR[7]
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469     9.469    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[0]/C
                         clock pessimism              0.114     9.583    
                         clock uncertainty           -0.125     9.458    
    SLICE_X40Y81         FDRE (Setup_fdre_C_CE)      -0.205     9.253    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[0]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.952ns (22.813%)  route 3.221ns (77.187%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/Q
                         net (fo=9, routed)           1.089     4.486    design_1_i/display_0/inst/disp_regctrl/WRADDR[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.610 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3/O
                         net (fo=1, routed)           0.282     4.892    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.016 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2/O
                         net (fo=5, routed)           0.806     5.822    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.946 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2/O
                         net (fo=3, routed)           0.503     6.449    design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.573 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_1/O
                         net (fo=8, routed)           0.541     7.114    design_1_i/display_0/inst/disp_regctrl/DISPADDR[7]
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469     9.469    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[1]/C
                         clock pessimism              0.114     9.583    
                         clock uncertainty           -0.125     9.458    
    SLICE_X40Y81         FDRE (Setup_fdre_C_CE)      -0.205     9.253    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[1]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.952ns (22.813%)  route 3.221ns (77.187%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/Q
                         net (fo=9, routed)           1.089     4.486    design_1_i/display_0/inst/disp_regctrl/WRADDR[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.610 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3/O
                         net (fo=1, routed)           0.282     4.892    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.016 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2/O
                         net (fo=5, routed)           0.806     5.822    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.946 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2/O
                         net (fo=3, routed)           0.503     6.449    design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.573 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_1/O
                         net (fo=8, routed)           0.541     7.114    design_1_i/display_0/inst/disp_regctrl/DISPADDR[7]
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469     9.469    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[2]/C
                         clock pessimism              0.114     9.583    
                         clock uncertainty           -0.125     9.458    
    SLICE_X40Y81         FDRE (Setup_fdre_C_CE)      -0.205     9.253    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[2]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.952ns (22.813%)  route 3.221ns (77.187%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/Q
                         net (fo=9, routed)           1.089     4.486    design_1_i/display_0/inst/disp_regctrl/WRADDR[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.610 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3/O
                         net (fo=1, routed)           0.282     4.892    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.016 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2/O
                         net (fo=5, routed)           0.806     5.822    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.946 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2/O
                         net (fo=3, routed)           0.503     6.449    design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.573 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_1/O
                         net (fo=8, routed)           0.541     7.114    design_1_i/display_0/inst/disp_regctrl/DISPADDR[7]
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469     9.469    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[3]/C
                         clock pessimism              0.114     9.583    
                         clock uncertainty           -0.125     9.458    
    SLICE_X40Y81         FDRE (Setup_fdre_C_CE)      -0.205     9.253    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[3]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.952ns (22.813%)  route 3.221ns (77.187%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/Q
                         net (fo=9, routed)           1.089     4.486    design_1_i/display_0/inst/disp_regctrl/WRADDR[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.610 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3/O
                         net (fo=1, routed)           0.282     4.892    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.016 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2/O
                         net (fo=5, routed)           0.806     5.822    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.946 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2/O
                         net (fo=3, routed)           0.503     6.449    design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.573 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_1/O
                         net (fo=8, routed)           0.541     7.114    design_1_i/display_0/inst/disp_regctrl/DISPADDR[7]
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469     9.469    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[4]/C
                         clock pessimism              0.114     9.583    
                         clock uncertainty           -0.125     9.458    
    SLICE_X40Y81         FDRE (Setup_fdre_C_CE)      -0.205     9.253    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[4]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.952ns (22.813%)  route 3.221ns (77.187%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/Q
                         net (fo=9, routed)           1.089     4.486    design_1_i/display_0/inst/disp_regctrl/WRADDR[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.610 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3/O
                         net (fo=1, routed)           0.282     4.892    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.016 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2/O
                         net (fo=5, routed)           0.806     5.822    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.946 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2/O
                         net (fo=3, routed)           0.503     6.449    design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.573 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_1/O
                         net (fo=8, routed)           0.541     7.114    design_1_i/display_0/inst/disp_regctrl/DISPADDR[7]
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469     9.469    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[5]/C
                         clock pessimism              0.114     9.583    
                         clock uncertainty           -0.125     9.458    
    SLICE_X40Y81         FDRE (Setup_fdre_C_CE)      -0.205     9.253    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[5]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.952ns (22.813%)  route 3.221ns (77.187%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/Q
                         net (fo=9, routed)           1.089     4.486    design_1_i/display_0/inst/disp_regctrl/WRADDR[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.610 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3/O
                         net (fo=1, routed)           0.282     4.892    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.016 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2/O
                         net (fo=5, routed)           0.806     5.822    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.946 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2/O
                         net (fo=3, routed)           0.503     6.449    design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.573 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_1/O
                         net (fo=8, routed)           0.541     7.114    design_1_i/display_0/inst/disp_regctrl/DISPADDR[7]
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469     9.469    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[6]/C
                         clock pessimism              0.114     9.583    
                         clock uncertainty           -0.125     9.458    
    SLICE_X40Y81         FDRE (Setup_fdre_C_CE)      -0.205     9.253    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[6]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.952ns (22.813%)  route 3.221ns (77.187%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.647     2.941    design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 f  design_1_i/regbus_0/inst/regbus_v2_0_S00_AXI_inst/WRADDR_reg[9]/Q
                         net (fo=9, routed)           1.089     4.486    design_1_i/display_0/inst/disp_regctrl/WRADDR[7]
    SLICE_X38Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.610 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3/O
                         net (fo=1, routed)           0.282     4.892    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_3_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.016 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2/O
                         net (fo=5, routed)           0.806     5.822    design_1_i/display_0/inst/disp_regctrl/DISPADDR[28]_i_2_n_0
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.946 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2/O
                         net (fo=3, routed)           0.503     6.449    design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_2_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.573 r  design_1_i/display_0/inst/disp_regctrl/DISPADDR[6]_i_1/O
                         net (fo=8, routed)           0.541     7.114    design_1_i/display_0/inst/disp_regctrl/DISPADDR[7]
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.469     9.469    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y81         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]/C
                         clock pessimism              0.114     9.583    
                         clock uncertainty           -0.125     9.458    
    SLICE_X40Y81         FDRE (Setup_fdre_C_CE)      -0.205     9.253    design_1_i/display_0/inst/disp_regctrl/DISPADDR_reg[7]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1104]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.409%)  route 0.373ns (72.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.561     0.897    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X41Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1104]/Q
                         net (fo=1, routed)           0.373     1.411    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.892     0.892    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.887    
                         clock uncertainty            0.125     1.013    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     1.309    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.394%)  route 0.374ns (72.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.561     0.897    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X41Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1076]/Q
                         net (fo=1, routed)           0.374     1.411    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[23]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.892     0.892    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.887    
                         clock uncertainty            0.125     1.013    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.309    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.252%)  route 0.376ns (72.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.561     0.897    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X40Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.376     1.414    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[25]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.892     0.892    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.887    
                         clock uncertainty            0.125     1.013    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.309    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.219%)  route 0.377ns (72.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.562     0.898    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X40Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1092]/Q
                         net (fo=1, routed)           0.377     1.416    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.893     0.893    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
                         clock uncertainty            0.125     1.014    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.310    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.092%)  route 0.379ns (72.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.561     0.897    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X41Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.379     1.417    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[22]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.892     0.892    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.887    
                         clock uncertainty            0.125     1.013    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.309    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.079%)  route 0.380ns (72.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.561     0.897    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X40Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.380     1.417    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[27]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.892     0.892    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.887    
                         clock uncertainty            0.125     1.013    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.309    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.066%)  route 0.380ns (72.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.561     0.897    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X41Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.380     1.417    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[17]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.892     0.892    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.887    
                         clock uncertainty            0.125     1.013    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.309    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.062%)  route 0.380ns (72.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.562     0.898    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X40Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/Q
                         net (fo=1, routed)           0.380     1.419    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.893     0.893    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
                         clock uncertainty            0.125     1.014    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.310    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1103]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.968%)  route 0.382ns (73.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.562     0.898    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X40Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1103]/Q
                         net (fo=1, routed)           0.382     1.420    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.892     0.892    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.887    
                         clock uncertainty            0.125     1.013    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     1.309    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1111]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.924%)  route 0.383ns (73.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.562     0.898    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X40Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1111]/Q
                         net (fo=1, routed)           0.383     1.421    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[11]
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.892     0.892    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.887    
                         clock uncertainty            0.125     1.013    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     1.309    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  wr_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.580ns (21.600%)  route 2.105ns (78.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 9.471 - 8.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.650     1.650    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X51Y38         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/Q
                         net (fo=2, routed)           2.105     4.211    design_1_i/display_0/inst/disp_buffer/DSP_FIFO_UNDER
    SLICE_X37Y82         LUT5 (Prop_lut5_I3_O)        0.124     4.335 r  design_1_i/display_0/inst/disp_buffer/FIFOUNDER_i_1/O
                         net (fo=1, routed)           0.000     4.335    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg_0
    SLICE_X37Y82         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.471     9.471    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y82         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/C
                         clock pessimism              0.000     9.471    
                         clock uncertainty           -0.264     9.206    
    SLICE_X37Y82         FDRE (Setup_fdre_C_D)        0.029     9.235    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.456ns (19.298%)  route 1.907ns (80.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 9.468 - 8.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.650     1.650    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X48Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.456     2.106 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/Q
                         net (fo=4, routed)           1.907     4.013    design_1_i/display_0/inst/disp_regctrl/D[0]
    SLICE_X40Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.468     9.468    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.264     9.203    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)       -0.047     9.156    design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/syncgen/VRSTART_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.478ns (26.987%)  route 1.293ns (73.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 9.484 - 8.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.639     1.639    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.478     2.117 r  design_1_i/display_0/inst/syncgen/VRSTART_reg/Q
                         net (fo=1, routed)           1.293     3.410    design_1_i/display_0/inst/disp_vramctrl/D[0]
    SLICE_X42Y29         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.484     9.484    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X42Y29         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/C
                         clock pessimism              0.000     9.484    
                         clock uncertainty           -0.264     9.220    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)       -0.202     9.018    design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             38.704ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.072ns  (logic 0.478ns (44.593%)  route 0.594ns (55.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.594     1.072    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y35         FDRE (Setup_fdre_C_D)       -0.224    39.776    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.776    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                 38.704    

Slack (MET) :             38.737ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.111%)  route 0.576ns (57.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.576     0.995    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X49Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)       -0.268    39.732    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 38.737    

Slack (MET) :             38.760ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.076%)  route 0.601ns (58.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.601     1.020    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X50Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y36         FDRE (Setup_fdre_C_D)       -0.220    39.780    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.780    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 38.760    

Slack (MET) :             38.801ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.105%)  route 0.457ns (48.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.457     0.935    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.264    39.736    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.736    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.801    

Slack (MET) :             38.841ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.944ns  (logic 0.478ns (50.638%)  route 0.466ns (49.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.466     0.944    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X50Y36         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y36         FDRE (Setup_fdre_C_D)       -0.215    39.785    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                 38.841    

Slack (MET) :             38.922ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.051%)  route 0.579ns (55.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.579     1.035    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X50Y35         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y35         FDRE (Setup_fdre_C_D)       -0.043    39.957    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 38.922    

Slack (MET) :             38.932ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.975ns  (logic 0.518ns (53.136%)  route 0.457ns (46.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37                                      0.000     0.000 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.457     0.975    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y37         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.093    39.907    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                 38.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/VRSTART_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.148ns (20.021%)  route 0.591ns (79.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.546     0.546    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X50Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/VRSTART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.148     0.694 r  design_1_i/display_0/inst/syncgen/VRSTART_reg/Q
                         net (fo=1, routed)           0.591     1.285    design_1_i/display_0/inst/disp_vramctrl/D[0]
    SLICE_X42Y29         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.818     0.818    design_1_i/display_0/inst/disp_vramctrl/ACLK
    SLICE_X42Y29         FDRE                                         r  design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.264     1.082    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.006     1.088    design_1_i/display_0/inst/disp_vramctrl/VRSTART_SYNC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.721%)  route 0.756ns (84.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.549     0.549    design_1_i/display_0/inst/syncgen/DCLK
    SLICE_X48Y28         FDRE                                         r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/display_0/inst/syncgen/DSP_VSYNC_X_reg/Q
                         net (fo=4, routed)           0.756     1.446    design_1_i/display_0/inst/disp_regctrl/D[0]
    SLICE_X40Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.814     0.814    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X40Y80         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.264     1.078    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.075     1.153    design_1_i/display_0/inst/disp_regctrl/DSP_VSYNC_X_fix_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
                            (rising edge-triggered cell FDRE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             wr_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.186ns (19.153%)  route 0.785ns (80.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.554     0.554    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X51Y38         FDRE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/Q
                         net (fo=2, routed)           0.785     1.480    design_1_i/display_0/inst/disp_buffer/DSP_FIFO_UNDER
    SLICE_X37Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.525 r  design_1_i/display_0/inst/disp_buffer/FIFOUNDER_i_1/O
                         net (fo=1, routed)           0.000     1.525    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg_0
    SLICE_X37Y82         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.816     0.816    design_1_i/display_0/inst/disp_regctrl/ACLK
    SLICE_X37Y82         FDRE                                         r  design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.264     1.080    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.091     1.171    design_1_i/display_0/inst/disp_regctrl/FIFOUNDER_reg
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.419ns (18.428%)  route 1.855ns (81.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 10.831 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.855     5.220    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X45Y104        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    10.831    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X45Y104        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[5]/C
                         clock pessimism              0.129    10.960    
                         clock uncertainty           -0.125    10.835    
    SLICE_X45Y104        FDCE (Recov_fdce_C_CLR)     -0.580    10.255    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.419ns (18.428%)  route 1.855ns (81.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 10.831 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.855     5.220    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X45Y104        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    10.831    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X45Y104        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[6]/C
                         clock pessimism              0.129    10.960    
                         clock uncertainty           -0.125    10.835    
    SLICE_X45Y104        FDCE (Recov_fdce_C_CLR)     -0.580    10.255    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.419ns (18.428%)  route 1.855ns (81.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 10.831 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.855     5.220    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X45Y104        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    10.831    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X45Y104        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[7]/C
                         clock pessimism              0.129    10.960    
                         clock uncertainty           -0.125    10.835    
    SLICE_X45Y104        FDCE (Recov_fdce_C_CLR)     -0.580    10.255    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.419ns (19.187%)  route 1.765ns (80.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.765     5.130    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X48Y106        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.651    10.830    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X48Y106        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[24]/C
                         clock pessimism              0.129    10.959    
                         clock uncertainty           -0.125    10.834    
    SLICE_X48Y106        FDCE (Recov_fdce_C_CLR)     -0.580    10.254    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[24]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.419ns (19.187%)  route 1.765ns (80.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.765     5.130    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X48Y106        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.651    10.830    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X48Y106        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[26]/C
                         clock pessimism              0.129    10.959    
                         clock uncertainty           -0.125    10.834    
    SLICE_X48Y106        FDCE (Recov_fdce_C_CLR)     -0.580    10.254    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[26]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.419ns (19.187%)  route 1.765ns (80.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.765     5.130    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X48Y106        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.651    10.830    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X48Y106        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[27]/C
                         clock pessimism              0.129    10.959    
                         clock uncertainty           -0.125    10.834    
    SLICE_X48Y106        FDCE (Recov_fdce_C_CLR)     -0.580    10.254    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[27]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.419ns (19.187%)  route 1.765ns (80.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.765     5.130    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X48Y106        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.651    10.830    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X48Y106        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.129    10.959    
                         clock uncertainty           -0.125    10.834    
    SLICE_X48Y106        FDCE (Recov_fdce_C_CLR)     -0.580    10.254    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.419ns (19.187%)  route 1.765ns (80.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.765     5.130    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X48Y106        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.651    10.830    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X48Y106        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.129    10.959    
                         clock uncertainty           -0.125    10.834    
    SLICE_X48Y106        FDCE (Recov_fdce_C_CLR)     -0.580    10.254    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.419ns (19.225%)  route 1.760ns (80.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.760     5.125    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X49Y106        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.651    10.830    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X49Y106        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[25]/C
                         clock pessimism              0.129    10.959    
                         clock uncertainty           -0.125    10.834    
    SLICE_X49Y106        FDCE (Recov_fdce_C_CLR)     -0.580    10.254    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/FSM_onehot_state_reg[25]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.419ns (19.583%)  route 1.721ns (80.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 10.831 - 8.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652     2.946    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         1.721     5.086    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X44Y103        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.652    10.831    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X44Y103        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[4]/C
                         clock pessimism              0.129    10.960    
                         clock uncertainty           -0.125    10.835    
    SLICE_X44Y103        FDCE (Recov_fdce_C_CLR)     -0.580    10.255    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  5.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.114%)  route 0.283ns (68.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.283     1.304    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X43Y102        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X43Y102        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.114%)  route 0.283ns (68.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.283     1.304    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X43Y102        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X43Y102        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.722%)  route 0.318ns (71.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.318     1.338    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/Q[0]
    SLICE_X43Y100        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/s00_axi_aclk
    SLICE_X43Y100        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/ResMouseInfInst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.411%)  route 0.357ns (73.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.357     1.377    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X43Y103        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.910     1.276    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X43Y103        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X43Y103        FDCE (Remov_fdce_C_CLR)     -0.145     1.096    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.411%)  route 0.357ns (73.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.357     1.377    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X43Y103        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.910     1.276    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X43Y103        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X43Y103        FDCE (Remov_fdce_C_CLR)     -0.145     1.096    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.411%)  route 0.357ns (73.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.357     1.377    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X43Y103        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.910     1.276    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X43Y103        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[4]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X43Y103        FDCE (Remov_fdce_C_CLR)     -0.145     1.096    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/new_event_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.128ns (24.088%)  route 0.403ns (75.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.403     1.424    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X46Y102        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/new_event_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X46Y102        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/new_event_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.120     1.122    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/new_event_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_new_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.128ns (24.088%)  route 0.403ns (75.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.403     1.424    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X46Y102        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X46Y102        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_new_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y102        FDCE (Remov_fdce_C_CLR)     -0.120     1.122    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_new_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.146%)  route 0.402ns (75.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.402     1.423    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X45Y102        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X45Y102        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.146%)  route 0.402ns (75.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.557     0.893    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/reset_reg_reg[2]/Q
                         net (fo=101, routed)         0.402     1.423    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/Q[0]
    SLICE_X45Y102        FDCE                                         f  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.911     1.277    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/s00_axi_aclk
    SLICE_X45Y102        FDCE                                         r  design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.097    design_1_i/ps2if_0/inst/ps2if_v1_0_S00_AXI_inst/MouseRefComp/MouseCtrlInst/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rd_clk
  To Clock:  rd_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.417ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    41.158    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.417    

Slack (MET) :             37.417ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    41.158    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.417    

Slack (MET) :             37.417ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    41.158    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.417    

Slack (MET) :             37.417ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    41.158    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.417    

Slack (MET) :             37.417ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    41.158    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.417    

Slack (MET) :             37.417ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    41.158    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.417    

Slack (MET) :             37.417ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    41.158    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.417    

Slack (MET) :             37.417ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    41.158    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.417    

Slack (MET) :             37.461ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X54Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.361    41.202    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.461    

Slack (MET) :             37.461ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (rd_clk rise@40.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.518ns (24.723%)  route 1.577ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.645     1.645    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.518     2.163 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          1.577     3.740    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X54Y37         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)    40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         1.546    41.546    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y37         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.115    41.661    
                         clock uncertainty           -0.098    41.563    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.361    41.202    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 37.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.380%)  route 0.181ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X48Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     0.862    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y33         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X50Y33         FDCE (Remov_fdce_C_CLR)     -0.121     0.690    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.380%)  route 0.181ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X48Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     0.862    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y33         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X50Y33         FDCE (Remov_fdce_C_CLR)     -0.121     0.690    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.380%)  route 0.181ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.553     0.553    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X48Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.681 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     0.862    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y33         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.816     0.816    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.005     0.811    
    SLICE_X50Y33         FDPE (Remov_fdpe_C_PRE)     -0.125     0.686    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.644%)  route 0.309ns (65.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.715 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.309     1.024    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X52Y38         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.821     0.821    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X52Y38         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.251     0.570    
    SLICE_X52Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     0.475    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.644%)  route 0.309ns (65.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.715 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.309     1.024    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X52Y38         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.821     0.821    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X52Y38         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.251     0.570    
    SLICE_X52Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     0.475    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.250%)  route 0.573ns (77.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.715 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.573     1.288    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X54Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     0.843    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.233     0.610    
    SLICE_X54Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.543    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.250%)  route 0.573ns (77.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.715 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.573     1.288    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     0.843    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.233     0.610    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.250%)  route 0.573ns (77.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.715 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.573     1.288    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     0.843    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.233     0.610    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.250%)  route 0.573ns (77.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.715 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.573     1.288    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     0.843    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.233     0.610    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock rd_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rd_clk rise@0.000ns - rd_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.250%)  route 0.573ns (77.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.551     0.551    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.715 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.573     1.288    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X55Y36         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rd_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=174, routed)         0.843     0.843    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y36         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.233     0.610    
    SLICE_X55Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     0.515    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.773    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  wr_clk
  To Clock:  wr_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.456ns (24.003%)  route 1.444ns (75.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.444     3.560    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.456ns (24.003%)  route 1.444ns (75.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.444     3.560    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.058%)  route 1.439ns (75.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.439     3.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.058%)  route 1.439ns (75.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.439     3.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.058%)  route 1.439ns (75.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.439     3.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.058%)  route 1.439ns (75.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.439     3.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.058%)  route 1.439ns (75.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.439     3.555    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y36         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y36         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X45Y36         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.456ns (26.244%)  route 1.282ns (73.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.282     3.398    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y35         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y35         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X45Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.456ns (26.244%)  route 1.282ns (73.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.282     3.398    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y35         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y35         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X45Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (wr_clk rise@8.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.456ns (26.244%)  route 1.282ns (73.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 9.489 - 8.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.660     1.660    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.456     2.116 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.282     3.398    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y35         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       1.489     9.489    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y35         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.149     9.638    
                         clock uncertainty           -0.035     9.603    
    SLICE_X45Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.198    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                  5.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.518%)  route 0.196ns (60.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.558     0.558    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y35         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDPE (Prop_fdpe_C_Q)         0.128     0.686 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X44Y35         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.824     0.824    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X44Y35         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     0.591    
    SLICE_X44Y35         FDPE (Remov_fdpe_C_PRE)     -0.149     0.442    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.518%)  route 0.196ns (60.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.558     0.558    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y35         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDPE (Prop_fdpe_C_Q)         0.128     0.686 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     0.882    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X44Y35         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.824     0.824    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X44Y35         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.233     0.591    
    SLICE_X44Y35         FDPE (Remov_fdpe_C_PRE)     -0.149     0.442    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.891%)  route 0.185ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.684 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     0.869    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y33         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.822     0.822    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.251     0.571    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.146     0.425    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.891%)  route 0.185ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.684 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     0.869    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y33         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.822     0.822    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.251     0.571    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.146     0.425    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.891%)  route 0.185ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.684 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     0.869    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y33         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.822     0.822    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.251     0.571    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.146     0.425    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.891%)  route 0.185ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.684 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     0.869    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y33         FDCE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.822     0.822    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDCE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.251     0.571    
    SLICE_X44Y33         FDCE (Remov_fdce_C_CLR)     -0.146     0.425    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.891%)  route 0.185ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.684 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     0.869    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y33         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.822     0.822    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.251     0.571    
    SLICE_X44Y33         FDPE (Remov_fdpe_C_PRE)     -0.149     0.422    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.891%)  route 0.185ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.684 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     0.869    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y33         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.822     0.822    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y33         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.251     0.571    
    SLICE_X44Y33         FDPE (Remov_fdpe_C_PRE)     -0.149     0.422    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.181%)  route 0.216ns (62.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.684 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.216     0.900    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y35         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.824     0.824    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y35         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.233     0.591    
    SLICE_X43Y35         FDPE (Remov_fdpe_C_PRE)     -0.149     0.442    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock wr_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wr_clk rise@0.000ns - wr_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.181%)  route 0.216ns (62.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.556     0.556    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y32         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.684 f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.216     0.900    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y35         FDPE                                         f  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wr_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10605, routed)       0.824     0.824    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y35         FDPE                                         r  design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.233     0.591    
    SLICE_X43Y35         FDPE (Remov_fdpe_C_PRE)     -0.149     0.442    design_1_i/display_0/inst/disp_buffer/fifo_48in24out_1024depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.458    





