$date
	Sun Oct 23 02:34:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#633186
b1101 &
b1101 %
1$
b1101 !
1"
#633187
0"
#633190
b101000 &
b101000 %
#633194
b10100 &
b10100 %
#633198
b1010 &
b1010 %
#633202
b101 &
b101 %
#633206
b10000 &
b10000 %
#633210
b1000 &
b1000 %
#633214
b100 &
b100 %
#633218
b10 &
b10 %
#633222
b1 &
1#
b1 %
#633226
b0 &
b0 %
0#
0$
#1629496
b1100 !
1"
#1629498
b1100 &
b1100 %
1$
#1629499
0"
#1629502
b110 &
b110 %
#1629506
b11 &
b11 %
#1629510
b1010 &
b1010 %
#1629514
b101 &
b101 %
#1629518
b10000 &
b10000 %
#1629522
b1000 &
b1000 %
#1629526
b100 &
b100 %
#1629530
b10 &
b10 %
#1629534
b1 &
1#
b1 %
#1629538
b0 &
b0 %
0#
0$
#2555389
b11101 !
1"
#2555390
b11101 &
b11101 %
1$
#2555391
0"
#2555394
b1011000 &
b1011000 %
#2555398
b101100 &
b101100 %
#2555402
b10110 &
b10110 %
#2555406
b1011 &
b1011 %
#2555410
b100010 &
b100010 %
#2555414
b10001 &
b10001 %
#2555418
b110100 &
b110100 %
#2555422
b11010 &
b11010 %
#2555426
b1101 &
b1101 %
#2555430
b101000 &
b101000 %
#2555434
b10100 &
b10100 %
#2555438
b1010 &
b1010 %
#2555442
b101 &
b101 %
#2555446
b10000 &
b10000 %
#2555450
b1000 &
b1000 %
#2555454
b100 &
b100 %
#2555458
b10 &
b10 %
#2555462
b1 &
1#
b1 %
#2555466
b0 &
b0 %
0#
0$
#4500012
