# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
# File: M:\MASTERS\FPGA\FPGA_WS\FPGA_MiniProject\FPGA_MiniProject_VGA.csv
# Generated on: Wed Apr 10 12:42:19 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
B[7],Output,PIN_J14,8A,B8A_N0,,,,,,,,,,,,,,
B[6],Output,PIN_G15,8A,B8A_N0,,,,,,,,,,,,,,
B[5],Output,PIN_F15,8A,B8A_N0,,,,,,,,,,,,,,
B[4],Output,PIN_H14,8A,B8A_N0,,,,,,,,,,,,,,
B[3],Output,PIN_F14,8A,B8A_N0,,,,,,,,,,,,,,
B[2],Output,PIN_H13,8A,B8A_N0,,,,,,,,,,,,,,
B[1],Output,PIN_G13,8A,B8A_N0,,,,,,,,,,,,,,
B[0],Output,PIN_B13,8A,B8A_N0,,,,,,,,,,,,,,
G[7],Output,PIN_E11,8A,B8A_N0,,,,,,,,,,,,,,
G[6],Output,PIN_F11,8A,B8A_N0,,,,,,,,,,,,,,
G[5],Output,PIN_G12,8A,B8A_N0,,,,,,,,,,,,,,
G[4],Output,PIN_G11,8A,B8A_N0,,,,,,,,,,,,,,
G[3],Output,PIN_G10,8A,B8A_N0,,,,,,,,,,,,,,
G[2],Output,PIN_H12,8A,B8A_N0,,,,,,,,,,,,,,
G[1],Output,PIN_J10,8A,B8A_N0,,,,,,,,,,,,,,
G[0],Output,PIN_J9,8A,B8A_N0,,,,,,,,,,,,,,
R[7],Output,PIN_F13,8A,B8A_N0,,,,,,,,,,,,,,
R[6],Output,PIN_E12,8A,B8A_N0,,,,,,,,,,,,,,
R[5],Output,PIN_D12,8A,B8A_N0,,,,,,,,,,,,,,
R[4],Output,PIN_C12,8A,B8A_N0,,,,,,,,,,,,,,
R[3],Output,PIN_B12,8A,B8A_N0,,,,,,,,,,,,,,
R[2],Output,PIN_E13,8A,B8A_N0,,,,,,,,,,,,,,
R[1],Output,PIN_C13,8A,B8A_N0,,,,,,,,,,,,,,
R[0],Output,PIN_A13,8A,B8A_N0,,,,,,,,,,,,,,
clock,Input,PIN_AF14,3B,B3B_N0,,,,,,,,,,,,,,
vga_hsync,Output,PIN_B11,8A,B8A_N0,,,,,,,,,,,,,,
vga_vsync,Output,PIN_D11,8A,B8A_N0,,,,,,,,,,,,,,
