(window.webpackJsonp=window.webpackJsonp||[]).push([[54],{464:function(e,t,a){"use strict";a.r(t);var s=a(5),r=Object(s.a)({},(function(){var e=this,t=e._self._c;return t("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[t("h3",{attrs:{id:"leakge-current-moore-s-law-meets-static-power"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#leakge-current-moore-s-law-meets-static-power"}},[e._v("#")]),e._v(" Leakge Current Moore's Law Meets Static Power")]),e._v(" "),t("p",[e._v("Off-state leakage is static power, current that leaks through transistors even when they are turned off.")]),e._v(" "),t("ul",[t("li",[e._v("It is one of two principal sources of power dissipation in today’s microprocessors.")]),e._v(" "),t("li",[e._v("The other is dynamic power, which arises from the repeated capacitance charge and discharge on the output of the hundreds of millions of gates in today’s chips.\n"),t("ul",[t("li",[e._v("subthreshold leakage, a weak inversion current across the device; and")]),e._v(" "),t("li",[e._v("gate leakage, a tunneling current through the gate oxide insulation.")])])])]),e._v(" "),t("p",[e._v("Dynamic power is proportional to the square of supply voltage, so reducing the voltage significantly reduces power consumption.")]),e._v(" "),t("p",[e._v("Unfortunately, smaller geometries exacerbate leakage, so static power begins to dominate the power consumption equation in microprocessor design.")]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/425a5835-590f-4415-96ec-e549e7b57d3f",alt:"image"}})]),e._v(" "),t("h4",{attrs:{id:"power-basics"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#power-basics"}},[e._v("#")]),e._v(" Power Basics")]),e._v(" "),t("h5",{attrs:{id:"operating-frequency-and-volatage"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#operating-frequency-and-volatage"}},[e._v("#")]),e._v(" Operating Frequency and volatage")]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/98eb3e6f-53d7-4e9a-84b9-d7bf5fe08995",alt:"image"}})]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/6898c71c-4dbd-418d-8570-09cbda83248a",alt:"image"}})]),e._v(" "),t("p",[e._v("we see that f = 0 corresponds to Vnorm = Vth / Vmax, which for today’s technology is approximately 0.3.")]),e._v(" "),t("p",[e._v("Reducing the operating frequency by a particular percentage from fmax will reduce the operating voltage by a smaller percentage.")]),e._v(" "),t("h4",{attrs:{id:"overall-power-consumption"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#overall-power-consumption"}},[e._v("#")]),e._v(" Overall Power Consumption")]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/108c42d9-b548-40c4-9836-8c8e4a5a367e",alt:"image"}})]),e._v(" "),t("ul",[t("li",[e._v("The first term is the dynamic power lost from charging and discharging the processor’s capacitive loads: A is the fraction of gates actively switching and C is the total capacitance load of all gates.")]),e._v(" "),t("li",[e._v("The second term models the static power lost due to leakage current, Ileak.")])]),e._v(" "),t("p",[e._v("In fact, halving the voltage will reduce the power consumption by a factor of four. But Equation 2 shows that halving the voltage will reduce the processor’s maximum operating frequency by more than half.")]),e._v(" "),t("p",[e._v("To compensate for this performance loss, we can use either parallel or pipelined implementations.")]),e._v(" "),t("h4",{attrs:{id:"leakage-current"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#leakage-current"}},[e._v("#")]),e._v(" Leakage current")]),e._v(" "),t("p",[e._v("As noted, leakage current, the source of static power consumption, is a combination of subthreshold and gate-oxide leakage: Ileak = Isub + Iox.")]),e._v(" "),t("h5",{attrs:{id:"subthreshold-power-leakage"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#subthreshold-power-leakage"}},[e._v("#")]),e._v(" Subthreshold power leakage")]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/2b4d9239-44c8-4d18-8ea1-0940729496e7",alt:"image"}})]),e._v(" "),t("p",[e._v("How to reduce Isub")]),e._v(" "),t("ul",[t("li",[e._v("First, we could turn off the supply voltage—that is, set V to zero so that the factor in parentheses also becomes zero.")]),e._v(" "),t("li",[e._v("Second, we could increase the threshold voltage, which—because it appears as a negative exponent—can have a dramatic effect in even small increments. On the other hand, we know from Equation 1 that increasing Vth will "),t("strong",[e._v("reduce speed")]),e._v(".")])]),e._v(" "),t("p",[e._v("The problem with the first approach is loss of state;")]),e._v(" "),t("p",[e._v("The problem with the second approach is the loss of performance.")]),e._v(" "),t("p",[e._v("Gate width W is the other contributor to subthreshold leakage in a particular transistor. Designers often use the combined widths of all the processor’s transistors as a convenient measure of total subthreshold leakage.")])])}),[],!1,null,null,null);t.default=r.exports}}]);