
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126503                       # Number of seconds simulated
sim_ticks                                126502602877                       # Number of ticks simulated
final_tick                               1268137938508                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85227                       # Simulator instruction rate (inst/s)
host_op_rate                                   109740                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3091820                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912228                       # Number of bytes of host memory used
host_seconds                                 40915.25                       # Real time elapsed on the host
sim_insts                                  3487068560                       # Number of instructions simulated
sim_ops                                    4490058020                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1771008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       620544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2438400                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4835200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1173760                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1173760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13836                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        19050                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37775                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9170                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9170                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13999775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4905385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19275493                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38222138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13154                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41485                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9278544                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9278544                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9278544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13999775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4905385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19275493                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               47500683                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151863870                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22314496                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19556002                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740272                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11031494                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10772727                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552862                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54190                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117652318                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124021801                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22314496                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12325589                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25233343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5694951                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2102419                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13409270                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1094817                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148932580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123699237     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270429      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328843      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1943914      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565675      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3863158      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845410      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663203      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10752711      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148932580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146937                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816664                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116720523                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3225822                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25021680                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25227                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3939320                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399338                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139982079                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3939320                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117191541                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1587321                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793717                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24564393                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       856281                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138995296                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       519199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184609053                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630664945                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630664945                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35712842                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2704304                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23130946                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82400                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001052                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137383516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129052291                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103342                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22830473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48999492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148932580                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866515                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477862                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95210138     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21891906     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10982126      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7200247      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7507016      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3879590      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1743800      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435478      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82279      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148932580                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322885     59.71%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137218     25.38%     85.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80649     14.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101886264     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082029      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21615129     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458948      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129052291                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849789                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             540752                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004190                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407681252                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160234153                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126132232                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129593043                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242680                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4200875                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137857                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3939320                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1084876                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51918                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137403377                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48466                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23130946                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491212                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875956                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127666841                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21281941                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385446                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25740703                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19664552                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458762                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840666                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126244940                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126132232                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72849948                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172990451                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830561                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421121                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23792722                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745037                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144993260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659589                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102784954     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386967     11.30%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837781      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649137      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013996      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068600      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4455206      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901523      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895096      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144993260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895096                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280502475                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278748026                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2931290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.518639                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.518639                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658485                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658485                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590580039                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165718568                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146797143                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151863870                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25444581                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20633454                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2173852                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10117508                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9764378                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2732316                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       100056                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111023828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             139214218                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25444581                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12496694                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30619301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7096015                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2857848                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12971125                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1704566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    149395461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118776160     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2148070      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3942996      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3578777      2.40%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2292768      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1849256      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1080889      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1131111      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14595434      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    149395461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167549                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916704                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109900727                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4333102                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30222023                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51268                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4888340                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4399766                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6129                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168366156                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        48546                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4888340                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110792378                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1161681                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1911419                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29361591                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1280050                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     166476471                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        244771                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       551714                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    235477192                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    775240457                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    775240457                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186225021                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        49252163                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36671                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18336                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4592520                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15770860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7825912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88185                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1752615                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         163323596                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36672                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151679767                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169087                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28773168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63333437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    149395461                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015290                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560660                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85874144     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26137996     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13729083      9.19%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7960468      5.33%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8801021      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3264340      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2898382      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       554091      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       175936      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    149395461                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         605464     68.78%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125285     14.23%     83.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       149560     16.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127731787     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2145959      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18335      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13996295      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7787391      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151679767                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.998788                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             880309                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005804                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    453804391                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    192133664                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148359386                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152560076                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       291387                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3630997                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       135589                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4888340                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         748870                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       115928                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    163360269                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15770860                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7825912                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18336                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1207230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1216490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2423720                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149189844                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13442996                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2489923                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21229976                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21223437                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7786980                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982392                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148494702                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148359386                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86544107                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243139086                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.976924                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355945                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108457362                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133542748                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29818007                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2195230                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144507121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924126                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694188                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89571531     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25450334     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12641160      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4298377      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5298181      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1855123      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1305772      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1081152      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3005491      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144507121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108457362                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133542748                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19830183                       # Number of memory references committed
system.switch_cpus1.commit.loads             12139860                       # Number of loads committed
system.switch_cpus1.commit.membars              18336                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19275665                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        120311558                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2754364                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3005491                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           304862385                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          331610054                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2468409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108457362                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133542748                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108457362                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.400217                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.400217                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714175                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714175                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671764317                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207654284                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156948443                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36672                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151863870                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25057770                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20302715                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2169593                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10184557                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9628094                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2679345                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96850                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109277672                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137928224                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25057770                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12307439                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30131283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7046979                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3386233                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12752038                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1751241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    147624063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117492780     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2823306      1.91%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2163690      1.47%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5312001      3.60%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1200955      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1711828      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1299987      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          816420      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14803096     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    147624063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165002                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.908236                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107995495                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5057750                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29667677                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       119103                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4784033                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4328273                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44852                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     166366017                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        86091                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4784033                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108910362                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1379352                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2113748                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28862152                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1574411                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164652414                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        21012                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        288640                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       646333                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       179141                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    231323881                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    766901547                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    766901547                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    182673287                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48650586                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40222                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22528                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5338437                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15878664                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7758498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       131184                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1727706                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         161777530                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150305269                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       201607                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     29501264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63816155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4805                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    147624063                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.018162                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565123                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84678400     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26440950     17.91%     75.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12368963      8.38%     83.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9061997      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8055553      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3201324      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3165685      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       492068      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       159123      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    147624063                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         602448     68.80%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        121272     13.85%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       151907     17.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126152724     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2259981      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17692      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14191760      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7683112      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150305269                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.989737                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             875627                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005826                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    449311835                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    191319441                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146525088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151180896                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       370967                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3857869                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1051                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       241041                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4784033                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         838406                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        97650                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    161817719                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15878664                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7758498                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22497                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         84984                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1179646                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1235877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2415523                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147600671                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13638771                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2704598                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21320108                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20967243                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7681337                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.971927                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146716594                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146525088                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87892933                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243450573                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964845                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361030                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107013357                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131420695                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     30398601                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2172972                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142840030                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920055                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693157                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88937811     62.26%     62.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25217927     17.65%     79.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11113499      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5826993      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4639191      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1670602      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1413809      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1059421      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2960777      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142840030                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107013357                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131420695                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19538249                       # Number of memory references committed
system.switch_cpus2.commit.loads             12020792                       # Number of loads committed
system.switch_cpus2.commit.membars              17692                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18882206                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118414818                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2675245                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2960777                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           301698549                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          328422917                       # The number of ROB writes
system.switch_cpus2.timesIdled                  75191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                4239807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107013357                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131420695                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107013357                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.419111                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.419111                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704666                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704666                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665553910                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204095662                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      155661953                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35384                       # number of misc regfile writes
system.l20.replacements                         13850                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214905                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24090                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.920922                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.832948                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.868918                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5363.023124                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4671.275010                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019320                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000768                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523733                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456179                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35634                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35634                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9348                       # number of Writeback hits
system.l20.Writeback_hits::total                 9348                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35634                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35634                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35634                       # number of overall hits
system.l20.overall_hits::total                  35634                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13836                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13850                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13836                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13850                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13836                       # number of overall misses
system.l20.overall_misses::total                13850                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4049389                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3994932995                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3998982384                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4049389                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3994932995                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3998982384                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4049389                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3994932995                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3998982384                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49470                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49484                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9348                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9348                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49470                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49484                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49470                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49484                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279685                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279888                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279685                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279888                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279685                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279888                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288734.677291                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288735.190181                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288734.677291                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288735.190181                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288734.677291                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288735.190181                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2211                       # number of writebacks
system.l20.writebacks::total                     2211                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13836                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13850                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13836                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13850                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13836                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13850                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3137900821                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3141082075                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3137900821                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3141082075                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3137900821                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3141082075                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279685                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279888                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279685                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279888                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279685                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279888                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226792.484894                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226792.929603                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226792.484894                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226792.929603                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226792.484894                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226792.929603                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4863                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          403602                       # Total number of references to valid blocks.
system.l21.sampled_refs                         15103                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.723300                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          301.473013                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.725784                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2259.172755                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7666.628448                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001243                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.220622                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.748694                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37302                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37302                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11185                       # number of Writeback hits
system.l21.Writeback_hits::total                11185                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37302                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37302                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37302                       # number of overall hits
system.l21.overall_hits::total                  37302                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4848                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4862                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4848                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4862                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4848                       # number of overall misses
system.l21.overall_misses::total                 4862                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3574279                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1442366826                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1445941105                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3574279                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1442366826                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1445941105                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3574279                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1442366826                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1445941105                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        42150                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42164                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11185                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11185                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42150                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42164                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42150                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42164                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115018                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.115312                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115018                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.115312                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115018                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.115312                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 255305.642857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 297517.909653                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 297396.360551                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 255305.642857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 297517.909653                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 297396.360551                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 255305.642857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 297517.909653                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 297396.360551                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3486                       # number of writebacks
system.l21.writebacks::total                     3486                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4848                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4862                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4848                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4862                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4848                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4862                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2706441                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1142141053                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1144847494                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2706441                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1142141053                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1144847494                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2706441                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1142141053                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1144847494                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115018                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.115312                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115018                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.115312                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115018                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.115312                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193317.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 235590.151196                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 235468.427396                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 193317.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 235590.151196                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 235468.427396                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 193317.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 235590.151196                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 235468.427396                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         19063                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          818688                       # Total number of references to valid blocks.
system.l22.sampled_refs                         31351                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.113617                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          378.126128                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.266854                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3957.894851                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7942.712167                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030772                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000754                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.322094                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.646380                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        59163                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  59163                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           22098                       # number of Writeback hits
system.l22.Writeback_hits::total                22098                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        59163                       # number of demand (read+write) hits
system.l22.demand_hits::total                   59163                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        59163                       # number of overall hits
system.l22.overall_hits::total                  59163                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        19050                       # number of ReadReq misses
system.l22.ReadReq_misses::total                19063                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        19050                       # number of demand (read+write) misses
system.l22.demand_misses::total                 19063                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        19050                       # number of overall misses
system.l22.overall_misses::total                19063                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3567533                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5423867788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5427435321                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3567533                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5423867788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5427435321                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3567533                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5423867788                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5427435321                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        78213                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              78226                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        22098                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            22098                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        78213                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               78226                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        78213                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              78226                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.243566                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243691                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.243566                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.243691                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.243566                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.243691                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 274425.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 284717.469186                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 284710.450664                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 274425.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 284717.469186                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 284710.450664                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 274425.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 284717.469186                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 284710.450664                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3473                       # number of writebacks
system.l22.writebacks::total                     3473                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        19050                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           19063                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        19050                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            19063                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        19050                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           19063                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2762268                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4244043177                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4246805445                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2762268                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4244043177                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4246805445                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2762268                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4244043177                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4246805445                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.243566                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243691                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.243566                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.243691                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.243566                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.243691                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 212482.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 222784.418740                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 222777.393118                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 212482.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 222784.418740                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 222777.393118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 212482.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 222784.418740                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 222777.393118                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977894                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013441367                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873274.245841                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977894                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13409253                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13409253                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13409253                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13409253                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13409253                       # number of overall hits
system.cpu0.icache.overall_hits::total       13409253                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5139305                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5139305                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13409270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13409270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13409270                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13409270                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13409270                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13409270                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49470                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245034276                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49726                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4927.689257                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.641918                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.358082                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826726                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173274                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19251507                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19251507                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23584999                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23584999                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23584999                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23584999                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184770                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184770                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184770                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184770                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184770                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184770                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29340190456                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29340190456                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29340190456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29340190456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29340190456                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29340190456                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19436277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19436277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23769769                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23769769                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23769769                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23769769                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009506                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007773                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007773                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007773                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007773                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158793.042464                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158793.042464                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158793.042464                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158793.042464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158793.042464                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158793.042464                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9348                       # number of writebacks
system.cpu0.dcache.writebacks::total             9348                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135300                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135300                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135300                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135300                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49470                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49470                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49470                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49470                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6430855767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6430855767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6430855767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6430855767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6430855767                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6430855767                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129995.063008                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129995.063008                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129995.063008                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129995.063008                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129995.063008                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129995.063008                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997233                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097610794                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370649.663067                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997233                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12971110                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12971110                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12971110                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12971110                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12971110                       # number of overall hits
system.cpu1.icache.overall_hits::total       12971110                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4106480                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4106480                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4106480                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4106480                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4106480                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4106480                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12971125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12971125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12971125                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12971125                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12971125                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12971125                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 273765.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 273765.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 273765.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 273765.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 273765.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 273765.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3690479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3690479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3690479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3690479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3690479                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3690479                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 263605.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 263605.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42150                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182361330                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42406                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4300.366222                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.655892                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.344108                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10113984                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10113984                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7654232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7654232                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18336                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18336                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17768216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17768216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17768216                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17768216                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127571                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127571                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127571                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127571                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127571                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127571                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15284891169                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15284891169                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15284891169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15284891169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15284891169                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15284891169                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10241555                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10241555                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7654232                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7654232                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17895787                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17895787                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17895787                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17895787                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012456                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012456                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007129                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007129                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007129                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007129                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119814.778978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119814.778978                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119814.778978                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119814.778978                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119814.778978                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119814.778978                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11185                       # number of writebacks
system.cpu1.dcache.writebacks::total            11185                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85421                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85421                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85421                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85421                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85421                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85421                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        42150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42150                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42150                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42150                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42150                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42150                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3909181233                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3909181233                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3909181233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3909181233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3909181233                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3909181233                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92744.513238                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92744.513238                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92744.513238                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92744.513238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92744.513238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92744.513238                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997010                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099725433                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2217188.372984                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997010                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12752019                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12752019                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12752019                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12752019                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12752019                       # number of overall hits
system.cpu2.icache.overall_hits::total       12752019                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4890876                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4890876                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4890876                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4890876                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4890876                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4890876                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12752038                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12752038                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12752038                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12752038                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12752038                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12752038                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 257414.526316                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 257414.526316                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 257414.526316                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 257414.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 257414.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 257414.526316                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3687633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3687633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3687633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3687633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3687633                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3687633                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 283664.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 283664.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 283664.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 283664.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 283664.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 283664.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 78213                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               193987234                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 78469                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2472.151219                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.247685                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.752315                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.899405                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.100595                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10264590                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10264590                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7482073                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7482073                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22195                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22195                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17692                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17692                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17746663                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17746663                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17746663                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17746663                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       190824                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       190824                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       190824                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190824                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       190824                       # number of overall misses
system.cpu2.dcache.overall_misses::total       190824                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25364154539                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25364154539                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25364154539                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25364154539                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25364154539                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25364154539                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10455414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10455414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7482073                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7482073                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17692                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17692                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17937487                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17937487                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17937487                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17937487                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018251                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018251                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010638                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010638                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010638                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010638                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 132919.101051                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 132919.101051                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 132919.101051                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132919.101051                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 132919.101051                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132919.101051                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22098                       # number of writebacks
system.cpu2.dcache.writebacks::total            22098                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       112611                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       112611                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       112611                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       112611                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       112611                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       112611                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        78213                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        78213                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        78213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        78213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        78213                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        78213                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9449041721                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9449041721                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9449041721                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9449041721                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9449041721                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9449041721                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 120811.651784                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 120811.651784                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 120811.651784                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120811.651784                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 120811.651784                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120811.651784                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
