{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633138339614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633138339615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 01 19:32:19 2021 " "Processing started: Fri Oct 01 19:32:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633138339615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138339615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarm -c Alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarm -c Alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138339615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633138340284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633138340284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_mm_interconnect_0_rsp_demux_002" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352404 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_mm_interconnect_0_cmd_mux_002" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_LEDS " "Found entity 1: system_LEDS" {  } { { "../system/synthesis/submodules/system_LEDS.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_bt_inc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_bt_inc.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_BT_INC " "Found entity 1: system_BT_INC" {  } { { "../system/synthesis/submodules/system_BT_INC.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_BT_INC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_seg7_h0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_seg7_h0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_SEG7_H0 " "Found entity 1: system_SEG7_H0" {  } { { "../system/synthesis/submodules/system_SEG7_H0.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_SEG7_H0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "../system/synthesis/system.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_UART_tx " "Found entity 1: system_UART_tx" {  } { { "../system/synthesis/submodules/system_UART.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352441 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_UART_rx_stimulus_source " "Found entity 2: system_UART_rx_stimulus_source" {  } { { "../system/synthesis/submodules/system_UART.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_UART.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352441 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_UART_rx " "Found entity 3: system_UART_rx" {  } { { "../system/synthesis/submodules/system_UART.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_UART.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352441 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_UART_regs " "Found entity 4: system_UART_regs" {  } { { "../system/synthesis/submodules/system_UART.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_UART.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352441 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_UART " "Found entity 5: system_UART" {  } { { "../system/synthesis/submodules/system_UART.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_UART.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_TIMER " "Found entity 1: system_TIMER" {  } { { "../system/synthesis/submodules/system_TIMER.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_seg7_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_seg7_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_SEG7_S0 " "Found entity 1: system_SEG7_S0" {  } { { "../system/synthesis/submodules/system_SEG7_S0.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_SEG7_S0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_RAM " "Found entity 1: system_RAM" {  } { { "../system/synthesis/submodules/system_RAM.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: system_mm_interconnect_0_rsp_demux_003" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_005_default_decode " "Found entity 1: system_mm_interconnect_0_router_005_default_decode" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352530 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_005 " "Found entity 2: system_mm_interconnect_0_router_005" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352535 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352540 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1633138352550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352551 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: system_mm_interconnect_0_cmd_mux_003" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "../system/synthesis/submodules/system_irq_mapper.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_test_bench " "Found entity 1: system_CPU_cpu_test_bench" {  } { { "../system/synthesis/submodules/system_CPU_cpu_test_bench.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_debug_slave_wrapper " "Found entity 1: system_CPU_cpu_debug_slave_wrapper" {  } { { "../system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_debug_slave_tck " "Found entity 1: system_CPU_cpu_debug_slave_tck" {  } { { "../system/synthesis/submodules/system_CPU_cpu_debug_slave_tck.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_debug_slave_sysclk " "Found entity 1: system_CPU_cpu_debug_slave_sysclk" {  } { { "../system/synthesis/submodules/system_CPU_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU_cpu_register_bank_a_module " "Found entity 1: system_CPU_cpu_register_bank_a_module" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_CPU_cpu_register_bank_b_module " "Found entity 2: system_CPU_cpu_register_bank_b_module" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_CPU_cpu_nios2_oci_debug " "Found entity 3: system_CPU_cpu_nios2_oci_debug" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_CPU_cpu_nios2_oci_break " "Found entity 4: system_CPU_cpu_nios2_oci_break" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_CPU_cpu_nios2_oci_xbrk " "Found entity 5: system_CPU_cpu_nios2_oci_xbrk" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_CPU_cpu_nios2_oci_dbrk " "Found entity 6: system_CPU_cpu_nios2_oci_dbrk" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_CPU_cpu_nios2_oci_itrace " "Found entity 7: system_CPU_cpu_nios2_oci_itrace" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_CPU_cpu_nios2_oci_td_mode " "Found entity 8: system_CPU_cpu_nios2_oci_td_mode" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_CPU_cpu_nios2_oci_dtrace " "Found entity 9: system_CPU_cpu_nios2_oci_dtrace" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: system_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: system_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: system_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_CPU_cpu_nios2_oci_fifo " "Found entity 13: system_CPU_cpu_nios2_oci_fifo" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_CPU_cpu_nios2_oci_pib " "Found entity 14: system_CPU_cpu_nios2_oci_pib" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_CPU_cpu_nios2_oci_im " "Found entity 15: system_CPU_cpu_nios2_oci_im" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_CPU_cpu_nios2_performance_monitors " "Found entity 16: system_CPU_cpu_nios2_performance_monitors" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_CPU_cpu_nios2_avalon_reg " "Found entity 17: system_CPU_cpu_nios2_avalon_reg" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_CPU_cpu_ociram_sp_ram_module " "Found entity 18: system_CPU_cpu_ociram_sp_ram_module" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_CPU_cpu_nios2_ocimem " "Found entity 19: system_CPU_cpu_nios2_ocimem" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_CPU_cpu_nios2_oci " "Found entity 20: system_CPU_cpu_nios2_oci" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_CPU_cpu " "Found entity 21: system_CPU_cpu" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_CPU " "Found entity 1: system_CPU" {  } { { "../system/synthesis/submodules/system_CPU.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352879 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leahy/documents/tec/ii-sem-2021/sistemasembebidos/proyecto-2-embebidos/cpu/system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_system.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_system " "Found entity 1: alarm_system" {  } { { "alarm_system.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/alarm_system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138352885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138352885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_system " "Elaborating entity \"alarm_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633138353059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:alarmSystem " "Elaborating entity \"system\" for hierarchy \"system:alarmSystem\"" {  } { { "alarm_system.v" "alarmSystem" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/alarm_system.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_BT_INC system:alarmSystem\|system_BT_INC:bt_inc " "Elaborating entity \"system_BT_INC\" for hierarchy \"system:alarmSystem\|system_BT_INC:bt_inc\"" {  } { { "../system/synthesis/system.v" "bt_inc" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU system:alarmSystem\|system_CPU:cpu " "Elaborating entity \"system_CPU\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\"" {  } { { "../system/synthesis/system.v" "cpu" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu " "Elaborating entity \"system_CPU_cpu\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\"" {  } { { "../system/synthesis/submodules/system_CPU.v" "cpu" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_test_bench system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_test_bench:the_system_CPU_cpu_test_bench " "Elaborating entity \"system_CPU_cpu_test_bench\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_test_bench:the_system_CPU_cpu_test_bench\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_test_bench" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_register_bank_a_module system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a " "Elaborating entity \"system_CPU_cpu_register_bank_a_module\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "system_CPU_cpu_register_bank_a" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353681 ""}  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633138353681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138353787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138353787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_a_module:system_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_register_bank_b_module system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_b_module:system_CPU_cpu_register_bank_b " "Elaborating entity \"system_CPU_cpu_register_bank_b_module\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_register_bank_b_module:system_CPU_cpu_register_bank_b\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "system_CPU_cpu_register_bank_b" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci " "Elaborating entity \"system_CPU_cpu_nios2_oci\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_debug system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug " "Elaborating entity \"system_CPU_cpu_nios2_oci_debug\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_debug" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_debug:the_system_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138353980 ""}  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633138353980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_break system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_break:the_system_CPU_cpu_nios2_oci_break " "Elaborating entity \"system_CPU_cpu_nios2_oci_break\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_break:the_system_CPU_cpu_nios2_oci_break\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_break" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138353983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_xbrk system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_xbrk:the_system_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"system_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_xbrk:the_system_CPU_cpu_nios2_oci_xbrk\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_xbrk" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_dbrk system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dbrk:the_system_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"system_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dbrk:the_system_CPU_cpu_nios2_oci_dbrk\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_dbrk" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_itrace system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_itrace:the_system_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"system_CPU_cpu_nios2_oci_itrace\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_itrace:the_system_CPU_cpu_nios2_oci_itrace\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_itrace" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_dtrace system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dtrace:the_system_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"system_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dtrace:the_system_CPU_cpu_nios2_oci_dtrace\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_dtrace" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_td_mode system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dtrace:the_system_CPU_cpu_nios2_oci_dtrace\|system_CPU_cpu_nios2_oci_td_mode:system_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_dtrace:the_system_CPU_cpu_nios2_oci_dtrace\|system_CPU_cpu_nios2_oci_td_mode:system_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "system_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_fifo system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"system_CPU_cpu_nios2_oci_fifo\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_fifo" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_compute_input_tm_cnt system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_system_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_system_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_fifo_wrptr_inc system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_system_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_system_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_fifo_cnt_inc system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_fifo_cnt_inc:the_system_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_fifo:the_system_CPU_cpu_nios2_oci_fifo\|system_CPU_cpu_nios2_oci_fifo_cnt_inc:the_system_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_pib system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_pib:the_system_CPU_cpu_nios2_oci_pib " "Elaborating entity \"system_CPU_cpu_nios2_oci_pib\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_pib:the_system_CPU_cpu_nios2_oci_pib\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_pib" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_oci_im system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_im:the_system_CPU_cpu_nios2_oci_im " "Elaborating entity \"system_CPU_cpu_nios2_oci_im\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_oci_im:the_system_CPU_cpu_nios2_oci_im\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_oci_im" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_avalon_reg system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_avalon_reg:the_system_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"system_CPU_cpu_nios2_avalon_reg\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_avalon_reg:the_system_CPU_cpu_nios2_avalon_reg\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_avalon_reg" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_nios2_ocimem system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem " "Elaborating entity \"system_CPU_cpu_nios2_ocimem\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_nios2_ocimem" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_ociram_sp_ram_module system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram " "Elaborating entity \"system_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "system_CPU_cpu_ociram_sp_ram" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354428 ""}  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633138354428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138354506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138354506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_nios2_ocimem:the_system_CPU_cpu_nios2_ocimem\|system_CPU_cpu_ociram_sp_ram_module:system_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_debug_slave_wrapper system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"system_CPU_cpu_debug_slave_wrapper\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu.v" "the_system_CPU_cpu_debug_slave_wrapper" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_debug_slave_tck system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|system_CPU_cpu_debug_slave_tck:the_system_CPU_cpu_debug_slave_tck " "Elaborating entity \"system_CPU_cpu_debug_slave_tck\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|system_CPU_cpu_debug_slave_tck:the_system_CPU_cpu_debug_slave_tck\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" "the_system_CPU_cpu_debug_slave_tck" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_CPU_cpu_debug_slave_sysclk system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|system_CPU_cpu_debug_slave_sysclk:the_system_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"system_CPU_cpu_debug_slave_sysclk\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|system_CPU_cpu_debug_slave_sysclk:the_system_CPU_cpu_debug_slave_sysclk\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" "the_system_CPU_cpu_debug_slave_sysclk" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" "system_CPU_cpu_debug_slave_phy" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\"" {  } { { "../system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138354693 ""}  } { { "../system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633138354693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138354713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138355847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:alarmSystem\|system_CPU:cpu\|system_CPU_cpu:cpu\|system_CPU_cpu_nios2_oci:the_system_CPU_cpu_nios2_oci\|system_CPU_cpu_debug_slave_wrapper:the_system_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_LEDS system:alarmSystem\|system_LEDS:leds " "Elaborating entity \"system_LEDS\" for hierarchy \"system:alarmSystem\|system_LEDS:leds\"" {  } { { "../system/synthesis/system.v" "leds" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_RAM system:alarmSystem\|system_RAM:ram " "Elaborating entity \"system_RAM\" for hierarchy \"system:alarmSystem\|system_RAM:ram\"" {  } { { "../system/synthesis/system.v" "ram" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:alarmSystem\|system_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:alarmSystem\|system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "../system/synthesis/submodules/system_RAM.v" "the_altsyncram" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:alarmSystem\|system_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:alarmSystem\|system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "../system/synthesis/submodules/system_RAM.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:alarmSystem\|system_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:alarmSystem\|system_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_RAM.hex " "Parameter \"init_file\" = \"system_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1280 " "Parameter \"maximum_depth\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633138356179 ""}  } { { "../system/synthesis/submodules/system_RAM.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633138356179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1m1 " "Found entity 1: altsyncram_a1m1" {  } { { "db/altsyncram_a1m1.tdf" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/altsyncram_a1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138356247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138356247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1m1 system:alarmSystem\|system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_a1m1:auto_generated " "Elaborating entity \"altsyncram_a1m1\" for hierarchy \"system:alarmSystem\|system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_a1m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_SEG7_H0 system:alarmSystem\|system_SEG7_H0:seg7_h0 " "Elaborating entity \"system_SEG7_H0\" for hierarchy \"system:alarmSystem\|system_SEG7_H0:seg7_h0\"" {  } { { "../system/synthesis/system.v" "seg7_h0" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_TIMER system:alarmSystem\|system_TIMER:timer " "Elaborating entity \"system_TIMER\" for hierarchy \"system:alarmSystem\|system_TIMER:timer\"" {  } { { "../system/synthesis/system.v" "timer" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_UART system:alarmSystem\|system_UART:uart " "Elaborating entity \"system_UART\" for hierarchy \"system:alarmSystem\|system_UART:uart\"" {  } { { "../system/synthesis/system.v" "uart" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_UART_tx system:alarmSystem\|system_UART:uart\|system_UART_tx:the_system_UART_tx " "Elaborating entity \"system_UART_tx\" for hierarchy \"system:alarmSystem\|system_UART:uart\|system_UART_tx:the_system_UART_tx\"" {  } { { "../system/synthesis/submodules/system_UART.v" "the_system_UART_tx" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_UART.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_UART_rx system:alarmSystem\|system_UART:uart\|system_UART_rx:the_system_UART_rx " "Elaborating entity \"system_UART_rx\" for hierarchy \"system:alarmSystem\|system_UART:uart\|system_UART_rx:the_system_UART_rx\"" {  } { { "../system/synthesis/submodules/system_UART.v" "the_system_UART_rx" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_UART.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_UART_rx_stimulus_source system:alarmSystem\|system_UART:uart\|system_UART_rx:the_system_UART_rx\|system_UART_rx_stimulus_source:the_system_UART_rx_stimulus_source " "Elaborating entity \"system_UART_rx_stimulus_source\" for hierarchy \"system:alarmSystem\|system_UART:uart\|system_UART_rx:the_system_UART_rx\|system_UART_rx_stimulus_source:the_system_UART_rx_stimulus_source\"" {  } { { "../system/synthesis/submodules/system_UART.v" "the_system_UART_rx_stimulus_source" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_UART.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_UART_regs system:alarmSystem\|system_UART:uart\|system_UART_regs:the_system_UART_regs " "Elaborating entity \"system_UART_regs\" for hierarchy \"system:alarmSystem\|system_UART:uart\|system_UART_regs:the_system_UART_regs\"" {  } { { "../system/synthesis/submodules/system_UART.v" "the_system_UART_regs" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_UART.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../system/synthesis/system.v" "mm_interconnect_0" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138356552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seg7_s0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seg7_s0_s1_translator\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "seg7_s0_s1_translator" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 2077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "router" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 3924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "router_001" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 3940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "router_002" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 3956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004 system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mm_interconnect_0_router_004\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "router_004" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 3988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004_default_decode system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 4259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 4282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 4305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_002 system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 4345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_002 system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 4877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 4900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0.v" 4929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:alarmSystem\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:alarmSystem\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:alarmSystem\|system_irq_mapper:irq_mapper\"" {  } { { "../system/synthesis/system.v" "irq_mapper" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:alarmSystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:alarmSystem\|altera_reset_controller:rst_controller\"" {  } { { "../system/synthesis/system.v" "rst_controller" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/system.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:alarmSystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:alarmSystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:alarmSystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:alarmSystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138357986 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1633138359867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.10.01.19:32:45 Progress: Loading sld8b9dc7ab/alt_sld_fab_wrapper_hw.tcl " "2021.10.01.19:32:45 Progress: Loading sld8b9dc7ab/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138365096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138368735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138368935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138372291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138372520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138372696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138372897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138372915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138372915 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1633138373664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8b9dc7ab/alt_sld_fab.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/ip/sld8b9dc7ab/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138373961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138373961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138374082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138374082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138374096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138374096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138374204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138374204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138374367 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138374367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138374367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633138374453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138374453 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633138378596 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138380171 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "185 " "185 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633138381345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138381693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/output_files/Alarm.map.smsg " "Generated suppressed messages file C:/Users/leahy/Documents/TEC/II-SEM-2021/SistemasEmbebidos/Proyecto-2-Embebidos/cpu/quartus/output_files/Alarm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138382226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633138383543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633138383543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2040 " "Implemented 2040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633138384013 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633138384013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1850 " "Implemented 1850 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633138384013 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1633138384013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633138384013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633138384090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 01 19:33:04 2021 " "Processing ended: Fri Oct 01 19:33:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633138384090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633138384090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633138384090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633138384090 ""}
