{"hierarchy":{"top_level":1,"1":{"insts":{"V0":4,"V10":4,"I12":5,"C2":6,"M2":2,"I2":5,"V9":4,"R0":7,"M0":2,"V1":4,"I17":5,"R2":7,"V8":4,"C0":6,"I3":5,"V2":4,"V6":4,"C1":6,"I10":5,"V7":4,"I0":5,"V3":4,"V5":4,"I7":8,"M3":3,"V4":4}}},"modelMap":{"pel":[3],"vsource":[4],"resistor":[7],"isource":[5,8],"capacitor":[6],"nel":[2]},"cellviews":[["LAB4","Shunt_bias4","schematic"],["PRIMLIB","nel","spectre"],["PRIMLIB","pel","spectre"],["analogLib","vdc","spectre"],["analogLib","idc","spectre"],["analogLib","cap","spectre"],["analogLib","res","spectre"],["analogLib","isin","spectre"]]}
