<def f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='320' type='bool llvm::MCSchedModel::hasInstrSchedModel() const'/>
<use f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='340' u='c' c='_ZNK4llvm12MCSchedModel15getProcResourceEj'/>
<use f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='347' u='c' c='_ZNK4llvm12MCSchedModel17getSchedClassDescEj'/>
<doc f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='319'>/// Does this machine model include instruction-level scheduling.</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='888' u='c' c='_ZNK12_GLOBAL__N_114FuncUnitSorter12minFuncUnitsEPKN4llvm12MachineInstrERj'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='931' u='c' c='_ZN12_GLOBAL__N_114FuncUnitSorter21calcCriticalResourcesERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='40' u='c' c='_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv'/>
<use f='llvm/llvm/lib/MC/MCDisassembler/Disassembler.cpp' l='196' u='c' c='_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE'/>
