Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/TB_AXI_SPI_isim_beh.exe" -prj "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/TB_AXI_SPI_beh.prj" "work.TB_AXI_SPI" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/SPI_Writer.v" into library work
Analyzing Verilog file "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/AXI_SPI_top.v" into library work
Analyzing Verilog file "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/AXI_Lite_Writer.v" into library work
Analyzing Verilog file "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/AXI_Lite_Reader.v" into library work
Analyzing Verilog file "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/25AA160C.v" into library work
Analyzing Verilog file "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/TB_AXI_SPI.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:188 - "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/25AA160C.v" Line 461: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/25AA160C.v" Line 462: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/25AA160C.v" Line 463: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:329 - "D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/TB_AXI_SPI.v" Line 128: Target <R_Data> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module AXI_SPI_top
Compiling module AXI_Lite_Reader
Compiling module AXI_Lite_Writer
Compiling module M25AA160C
Compiling module SPI_Writer
Compiling module TB_AXI_SPI
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable D:/Documents/egyetem/rendszerarch/projektek/AXI_Lite_to_SPI/TB_AXI_SPI_isim_beh.exe
Fuse Memory Usage: 31684 KB
Fuse CPU Usage: 545 ms
