INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomeu/Desktop/C/github/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/CHANEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CHANEL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomeu/Desktop/C/github/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/DIGIT_FLASH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DIGIT_FLASH'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [C:/Users/tomeu/Desktop/C/github/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/DIGIT_FLASH.vhd:63]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomeu/Desktop/C/github/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomeu/Desktop/C/github/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomeu/Desktop/C/github/SED_BAF/TRABAJO/TRABAJO.srcs/sim_1/new/TOP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_TOP'
