This is an implementation of up-down counter of Fig 5-25 of Cilletti's book.
The key idea is that this example introduces students with ASMD based Verilog coding styles.
The ASMD chart is given in 5-26(b)