Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  4 21:57:21 2019
| Host         : F211-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_race_game_timing_summary_routed.rpt -pb top_race_game_timing_summary_routed.pb -rpx top_race_game_timing_summary_routed.rpx -warn_on_violation
| Design       : top_race_game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: M1/clk_count_reg[16]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: game_states/crash_en_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: game_states/finish_en_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: game_states/start_en_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/h_count_reg_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/h_count_reg_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/h_count_reg_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/h_count_reg_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/h_count_reg_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/h_count_reg_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/v_count_reg_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/v_count_reg_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/v_count_reg_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/v_count_reg_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vga/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.885        0.000                      0                 1184        0.074        0.000                      0                 1184        4.020        0.000                       0                   484  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.885        0.000                      0                 1184        0.074        0.000                      0                 1184        4.020        0.000                       0                   484  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            race_graph/race_road/road_rom_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.474ns (50.915%)  route 4.313ns (49.085%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.629     5.232    vga/clk_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.419     5.651 r  vga/v_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.860     6.510    race_graph/race_road/road_rom_col2_carry__1_i_1[1]
    SLICE_X8Y68          LUT2 (Prop_lut2_I0_O)        0.299     6.809 r  race_graph/race_road/road_rom_addr_reg_rep_0_i_13/O
                         net (fo=1, routed)           0.000     6.809    vga/road_rom_addr_reg_rep_0[1]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.342 r  vga/road_rom_addr_reg_rep_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    vga/road_rom_addr_reg_rep_0_i_6_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.665 f  vga/road_rom_addr_reg_rep_0_i_5/O[1]
                         net (fo=3, routed)           0.513     8.178    race_graph/race_road/road_rom_addr1__0[0]
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.306     8.484 r  race_graph/race_road/road_rom_col2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.484    race_graph/race_road/road_rom_col2_carry__0_i_3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.034 r  race_graph/race_road/road_rom_col2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    race_graph/race_road/road_rom_col2_carry__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.368 r  race_graph/race_road/road_rom_col2_carry__1/O[1]
                         net (fo=2, routed)           0.702    10.070    race_graph/race_road/road_rom_col2_carry__1_n_6
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.771 r  race_graph/race_road/road_rom_col2__26_carry/CO[3]
                         net (fo=1, routed)           0.000    10.771    race_graph/race_road/road_rom_col2__26_carry_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.042 f  race_graph/race_road/road_rom_col2__26_carry__0/CO[0]
                         net (fo=3, routed)           0.509    11.551    race_graph/race_road/road_rom_col2__26_carry__0_n_3
    SLICE_X11Y72         LUT4 (Prop_lut4_I3_O)        0.373    11.924 f  race_graph/race_road/road_rom_col[8]_i_5/O
                         net (fo=1, routed)           0.263    12.187    race_graph/race_road/road_rom_col[8]_i_5_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.311 r  race_graph/race_road/road_rom_col[8]_i_4/O
                         net (fo=1, routed)           0.151    12.462    race_graph/race_road/road_rom_col[8]_i_4_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.586 r  race_graph/race_road/road_rom_col[8]_i_2/O
                         net (fo=9, routed)           0.792    13.378    vga/road_rom_col_reg[8]
    SLICE_X12Y69         LUT2 (Prop_lut2_I1_O)        0.117    13.495 r  vga/road_rom_col[6]_i_1/O
                         net (fo=1, routed)           0.524    14.019    race_graph/race_road/road_rom_col_reg[8]_2[6]
    SLICE_X12Y69         FDRE                                         r  race_graph/race_road/road_rom_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.513    14.936    race_graph/race_road/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  race_graph/race_road/road_rom_col_reg[6]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)       -0.255    14.904    race_graph/race_road/road_rom_col_reg[6]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            race_graph/race_road/road_rom_addr_reg_rep_4/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 2.887ns (33.691%)  route 5.682ns (66.309%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.629     5.232    vga/clk_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.419     5.651 r  vga/v_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.860     6.510    race_graph/race_road/road_rom_col2_carry__1_i_1[1]
    SLICE_X8Y68          LUT2 (Prop_lut2_I0_O)        0.299     6.809 r  race_graph/race_road/road_rom_addr_reg_rep_0_i_13/O
                         net (fo=1, routed)           0.000     6.809    vga/road_rom_addr_reg_rep_0[1]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.342 r  vga/road_rom_addr_reg_rep_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    vga/road_rom_addr_reg_rep_0_i_6_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  vga/road_rom_addr_reg_rep_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.459    vga/road_rom_addr_reg_rep_0_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  vga/road_rom_col2_carry__1_i_1/O[0]
                         net (fo=4, routed)           0.994     8.672    vga/v_count_reg_reg[9]_0[3]
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.295     8.967 r  vga/road_rom_addr0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.967    race_graph/race_road/road_rom_addr_reg_rep_0_0[1]
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.343 r  race_graph/race_road/road_rom_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.343    race_graph/race_road/road_rom_addr0_carry_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.666 r  race_graph/race_road/road_rom_addr0_carry__0/O[1]
                         net (fo=4, routed)           0.579    10.245    race_graph/race_road/road_rom_addr0_carry__0_n_6
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.306    10.551 r  race_graph/race_road/road_rom_addr_reg_rep_0_i_2/O
                         net (fo=15, routed)          3.249    13.801    race_graph/race_road/road_rom_addr_reg_rep_0_i_2_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_4/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.711    15.134    race_graph/race_road/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_4/CLKARDCLK
                         clock pessimism              0.187    15.321    
                         clock uncertainty           -0.035    15.285    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.719    race_graph/race_road/road_rom_addr_reg_rep_4
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 race_graph/race_road/road_rom_addr_reg_rep_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_states/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 3.590ns (41.044%)  route 5.157ns (58.956%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.848     5.450    race_graph/race_road/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     7.904 f  race_graph/race_road/road_rom_addr_reg_rep_0/DOPADOP[1]
                         net (fo=1, routed)           1.166     9.071    race_graph/race_road/road_rom_addr_reg_rep_0_n_70
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.195 r  race_graph/race_road/FSM_sequential_state[0]_i_134/O
                         net (fo=1, routed)           1.122    10.317    race_graph/race_road/FSM_sequential_state[0]_i_134_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.441 r  race_graph/race_road/FSM_sequential_state[0]_i_39/O
                         net (fo=1, routed)           1.109    11.550    race_graph/race_road/FSM_sequential_state[0]_i_39_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.674 r  race_graph/race_road/FSM_sequential_state[0]_i_14/O
                         net (fo=1, routed)           1.010    12.684    race_graph/race_road/FSM_sequential_state[0]_i_14_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.808 r  race_graph/race_road/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           0.000    12.808    race_graph/race_road/FSM_sequential_state[0]_i_6_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    13.025 r  race_graph/race_road/rgb_out_OBUF[11]_inst_i_12/O
                         net (fo=2, routed)           0.323    13.348    vga/FSM_sequential_state_reg[1]
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.299    13.647 r  vga/rgb_out_OBUF[11]_inst_i_4/O
                         net (fo=11, routed)          0.426    14.073    game_states/FSM_sequential_state_reg[1]_1
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.124    14.197 r  game_states/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.197    game_states/FSM_sequential_state[1]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  game_states/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.520    14.943    game_states/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  game_states/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.187    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.031    15.125    game_states/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 race_graph/race_road/road_rom_addr_reg_rep_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_states/crash_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 3.590ns (40.912%)  route 5.185ns (59.088%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.848     5.450    race_graph/race_road/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     7.904 f  race_graph/race_road/road_rom_addr_reg_rep_0/DOPADOP[1]
                         net (fo=1, routed)           1.166     9.071    race_graph/race_road/road_rom_addr_reg_rep_0_n_70
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.195 r  race_graph/race_road/FSM_sequential_state[0]_i_134/O
                         net (fo=1, routed)           1.122    10.317    race_graph/race_road/FSM_sequential_state[0]_i_134_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.441 r  race_graph/race_road/FSM_sequential_state[0]_i_39/O
                         net (fo=1, routed)           1.109    11.550    race_graph/race_road/FSM_sequential_state[0]_i_39_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.674 r  race_graph/race_road/FSM_sequential_state[0]_i_14/O
                         net (fo=1, routed)           1.010    12.684    race_graph/race_road/FSM_sequential_state[0]_i_14_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.808 r  race_graph/race_road/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           0.000    12.808    race_graph/race_road/FSM_sequential_state[0]_i_6_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    13.025 r  race_graph/race_road/rgb_out_OBUF[11]_inst_i_12/O
                         net (fo=2, routed)           0.323    13.348    vga/FSM_sequential_state_reg[1]
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.299    13.647 r  vga/rgb_out_OBUF[11]_inst_i_4/O
                         net (fo=11, routed)          0.454    14.101    game_states/FSM_sequential_state_reg[1]_1
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.225 r  game_states/crash_en_i_1/O
                         net (fo=1, routed)           0.000    14.225    game_states/crash_en_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  game_states/crash_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.520    14.943    game_states/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  game_states/crash_en_reg/C
                         clock pessimism              0.187    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.077    15.171    game_states/crash_en_reg
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 race_graph/race_road/road_rom_addr_reg_rep_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_states/finish_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 3.590ns (41.009%)  route 5.164ns (58.991%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.848     5.450    race_graph/race_road/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     7.904 r  race_graph/race_road/road_rom_addr_reg_rep_0/DOPADOP[1]
                         net (fo=1, routed)           1.166     9.071    race_graph/race_road/road_rom_addr_reg_rep_0_n_70
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.195 f  race_graph/race_road/FSM_sequential_state[0]_i_134/O
                         net (fo=1, routed)           1.122    10.317    race_graph/race_road/FSM_sequential_state[0]_i_134_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.441 f  race_graph/race_road/FSM_sequential_state[0]_i_39/O
                         net (fo=1, routed)           1.109    11.550    race_graph/race_road/FSM_sequential_state[0]_i_39_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.674 f  race_graph/race_road/FSM_sequential_state[0]_i_14/O
                         net (fo=1, routed)           1.010    12.684    race_graph/race_road/FSM_sequential_state[0]_i_14_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.808 f  race_graph/race_road/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           0.000    12.808    race_graph/race_road/FSM_sequential_state[0]_i_6_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    13.025 f  race_graph/race_road/rgb_out_OBUF[11]_inst_i_12/O
                         net (fo=2, routed)           0.323    13.348    vga/FSM_sequential_state_reg[1]
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.299    13.647 f  vga/rgb_out_OBUF[11]_inst_i_4/O
                         net (fo=11, routed)          0.433    14.080    game_states/FSM_sequential_state_reg[1]_1
    SLICE_X34Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.204 r  game_states/finish_en_i_1/O
                         net (fo=1, routed)           0.000    14.204    game_states/finish_en_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  game_states/finish_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.520    14.943    game_states/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  game_states/finish_en_reg/C
                         clock pessimism              0.187    15.130    
                         clock uncertainty           -0.035    15.094    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.077    15.171    game_states/finish_en_reg
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            race_graph/race_road/road_rom_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 4.473ns (51.807%)  route 4.161ns (48.193%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.629     5.232    vga/clk_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.419     5.651 r  vga/v_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.860     6.510    race_graph/race_road/road_rom_col2_carry__1_i_1[1]
    SLICE_X8Y68          LUT2 (Prop_lut2_I0_O)        0.299     6.809 r  race_graph/race_road/road_rom_addr_reg_rep_0_i_13/O
                         net (fo=1, routed)           0.000     6.809    vga/road_rom_addr_reg_rep_0[1]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.342 r  vga/road_rom_addr_reg_rep_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    vga/road_rom_addr_reg_rep_0_i_6_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.665 f  vga/road_rom_addr_reg_rep_0_i_5/O[1]
                         net (fo=3, routed)           0.513     8.178    race_graph/race_road/road_rom_addr1__0[0]
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.306     8.484 r  race_graph/race_road/road_rom_col2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.484    race_graph/race_road/road_rom_col2_carry__0_i_3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.034 r  race_graph/race_road/road_rom_col2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    race_graph/race_road/road_rom_col2_carry__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.368 r  race_graph/race_road/road_rom_col2_carry__1/O[1]
                         net (fo=2, routed)           0.702    10.070    race_graph/race_road/road_rom_col2_carry__1_n_6
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.771 r  race_graph/race_road/road_rom_col2__26_carry/CO[3]
                         net (fo=1, routed)           0.000    10.771    race_graph/race_road/road_rom_col2__26_carry_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.042 f  race_graph/race_road/road_rom_col2__26_carry__0/CO[0]
                         net (fo=3, routed)           0.509    11.551    race_graph/race_road/road_rom_col2__26_carry__0_n_3
    SLICE_X11Y72         LUT4 (Prop_lut4_I3_O)        0.373    11.924 f  race_graph/race_road/road_rom_col[8]_i_5/O
                         net (fo=1, routed)           0.263    12.187    race_graph/race_road/road_rom_col[8]_i_5_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.311 r  race_graph/race_road/road_rom_col[8]_i_4/O
                         net (fo=1, routed)           0.151    12.462    race_graph/race_road/road_rom_col[8]_i_4_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.586 r  race_graph/race_road/road_rom_col[8]_i_2/O
                         net (fo=9, routed)           0.781    13.367    vga/road_rom_col_reg[8]
    SLICE_X12Y69         LUT2 (Prop_lut2_I1_O)        0.116    13.483 r  vga/road_rom_col[4]_i_1/O
                         net (fo=1, routed)           0.382    13.866    race_graph/race_road/road_rom_col_reg[8]_2[4]
    SLICE_X13Y69         FDRE                                         r  race_graph/race_road/road_rom_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.513    14.936    race_graph/race_road/clk_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  race_graph/race_road/road_rom_col_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)       -0.271    14.888    race_graph/race_road/road_rom_col_reg[4]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            race_graph/race_road/road_rom_addr_reg_rep_9/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 2.887ns (34.169%)  route 5.562ns (65.831%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.629     5.232    vga/clk_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.419     5.651 r  vga/v_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.860     6.510    race_graph/race_road/road_rom_col2_carry__1_i_1[1]
    SLICE_X8Y68          LUT2 (Prop_lut2_I0_O)        0.299     6.809 r  race_graph/race_road/road_rom_addr_reg_rep_0_i_13/O
                         net (fo=1, routed)           0.000     6.809    vga/road_rom_addr_reg_rep_0[1]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.342 r  vga/road_rom_addr_reg_rep_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    vga/road_rom_addr_reg_rep_0_i_6_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  vga/road_rom_addr_reg_rep_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.459    vga/road_rom_addr_reg_rep_0_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  vga/road_rom_col2_carry__1_i_1/O[0]
                         net (fo=4, routed)           0.994     8.672    vga/v_count_reg_reg[9]_0[3]
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.295     8.967 r  vga/road_rom_addr0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.967    race_graph/race_road/road_rom_addr_reg_rep_0_0[1]
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.343 r  race_graph/race_road/road_rom_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.343    race_graph/race_road/road_rom_addr0_carry_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.666 r  race_graph/race_road/road_rom_addr0_carry__0/O[1]
                         net (fo=4, routed)           0.579    10.245    race_graph/race_road/road_rom_addr0_carry__0_n_6
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.306    10.551 r  race_graph/race_road/road_rom_addr_reg_rep_0_i_2/O
                         net (fo=15, routed)          3.129    13.681    race_graph/race_road/road_rom_addr_reg_rep_0_i_2_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_9/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.715    15.138    race_graph/race_road/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_9/CLKARDCLK
                         clock pessimism              0.187    15.325    
                         clock uncertainty           -0.035    15.289    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.723    race_graph/race_road/road_rom_addr_reg_rep_9
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 race_graph/race_road/road_rom_addr_reg_rep_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_states/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 3.590ns (40.623%)  route 5.247ns (59.377%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.848     5.450    race_graph/race_road/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     7.904 f  race_graph/race_road/road_rom_addr_reg_rep_0/DOPADOP[1]
                         net (fo=1, routed)           1.166     9.071    race_graph/race_road/road_rom_addr_reg_rep_0_n_70
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.195 r  race_graph/race_road/FSM_sequential_state[0]_i_134/O
                         net (fo=1, routed)           1.122    10.317    race_graph/race_road/FSM_sequential_state[0]_i_134_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.441 r  race_graph/race_road/FSM_sequential_state[0]_i_39/O
                         net (fo=1, routed)           1.109    11.550    race_graph/race_road/FSM_sequential_state[0]_i_39_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.674 r  race_graph/race_road/FSM_sequential_state[0]_i_14/O
                         net (fo=1, routed)           1.010    12.684    race_graph/race_road/FSM_sequential_state[0]_i_14_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.808 r  race_graph/race_road/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           0.000    12.808    race_graph/race_road/FSM_sequential_state[0]_i_6_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    13.025 r  race_graph/race_road/rgb_out_OBUF[11]_inst_i_12/O
                         net (fo=2, routed)           0.674    13.700    game_states/FSM_sequential_state_reg[0]_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.299    13.999 r  game_states/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.165    14.163    game_states/FSM_sequential_state[0]_i_3_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    14.287 r  game_states/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.287    game_states/FSM_sequential_state[0]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  game_states/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.686    15.108    game_states/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  game_states/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.195    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.077    15.345    game_states/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -14.287    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            race_graph/race_road/road_rom_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 4.477ns (51.847%)  route 4.158ns (48.153%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.629     5.232    vga/clk_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.419     5.651 r  vga/v_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.860     6.510    race_graph/race_road/road_rom_col2_carry__1_i_1[1]
    SLICE_X8Y68          LUT2 (Prop_lut2_I0_O)        0.299     6.809 r  race_graph/race_road/road_rom_addr_reg_rep_0_i_13/O
                         net (fo=1, routed)           0.000     6.809    vga/road_rom_addr_reg_rep_0[1]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.342 r  vga/road_rom_addr_reg_rep_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    vga/road_rom_addr_reg_rep_0_i_6_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.665 f  vga/road_rom_addr_reg_rep_0_i_5/O[1]
                         net (fo=3, routed)           0.513     8.178    race_graph/race_road/road_rom_addr1__0[0]
    SLICE_X9Y67          LUT1 (Prop_lut1_I0_O)        0.306     8.484 r  race_graph/race_road/road_rom_col2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.484    race_graph/race_road/road_rom_col2_carry__0_i_3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.034 r  race_graph/race_road/road_rom_col2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    race_graph/race_road/road_rom_col2_carry__0_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.368 r  race_graph/race_road/road_rom_col2_carry__1/O[1]
                         net (fo=2, routed)           0.702    10.070    race_graph/race_road/road_rom_col2_carry__1_n_6
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.771 r  race_graph/race_road/road_rom_col2__26_carry/CO[3]
                         net (fo=1, routed)           0.000    10.771    race_graph/race_road/road_rom_col2__26_carry_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.042 f  race_graph/race_road/road_rom_col2__26_carry__0/CO[0]
                         net (fo=3, routed)           0.509    11.551    race_graph/race_road/road_rom_col2__26_carry__0_n_3
    SLICE_X11Y72         LUT4 (Prop_lut4_I3_O)        0.373    11.924 f  race_graph/race_road/road_rom_col[8]_i_5/O
                         net (fo=1, routed)           0.263    12.187    race_graph/race_road/road_rom_col[8]_i_5_n_0
    SLICE_X11Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.311 r  race_graph/race_road/road_rom_col[8]_i_4/O
                         net (fo=1, routed)           0.151    12.462    race_graph/race_road/road_rom_col[8]_i_4_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.586 r  race_graph/race_road/road_rom_col[8]_i_2/O
                         net (fo=9, routed)           0.600    13.186    vga/road_rom_col_reg[8]
    SLICE_X11Y70         LUT2 (Prop_lut2_I1_O)        0.120    13.306 r  vga/road_rom_col[0]_i_1/O
                         net (fo=1, routed)           0.560    13.867    race_graph/race_road/road_rom_col_reg[8]_2[0]
    SLICE_X10Y68         FDRE                                         r  race_graph/race_road/road_rom_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.517    14.940    race_graph/race_road/clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  race_graph/race_road/road_rom_col_reg[0]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)       -0.227    14.936    race_graph/race_road/road_rom_col_reg[0]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            race_graph/race_road/road_rom_addr_reg_rep_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 2.887ns (34.426%)  route 5.499ns (65.574%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.629     5.232    vga/clk_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.419     5.651 r  vga/v_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.860     6.510    race_graph/race_road/road_rom_col2_carry__1_i_1[1]
    SLICE_X8Y68          LUT2 (Prop_lut2_I0_O)        0.299     6.809 r  race_graph/race_road/road_rom_addr_reg_rep_0_i_13/O
                         net (fo=1, routed)           0.000     6.809    vga/road_rom_addr_reg_rep_0[1]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.342 r  vga/road_rom_addr_reg_rep_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.342    vga/road_rom_addr_reg_rep_0_i_6_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  vga/road_rom_addr_reg_rep_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.459    vga/road_rom_addr_reg_rep_0_i_5_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  vga/road_rom_col2_carry__1_i_1/O[0]
                         net (fo=4, routed)           0.994     8.672    vga/v_count_reg_reg[9]_0[3]
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.295     8.967 r  vga/road_rom_addr0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.967    race_graph/race_road/road_rom_addr_reg_rep_0_0[1]
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.343 r  race_graph/race_road/road_rom_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.343    race_graph/race_road/road_rom_addr0_carry_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.666 r  race_graph/race_road/road_rom_addr0_carry__0/O[1]
                         net (fo=4, routed)           0.579    10.245    race_graph/race_road/road_rom_addr0_carry__0_n_6
    SLICE_X11Y67         LUT5 (Prop_lut5_I4_O)        0.306    10.551 r  race_graph/race_road/road_rom_addr_reg_rep_0_i_2/O
                         net (fo=15, routed)          3.066    13.618    race_graph/race_road/road_rom_addr_reg_rep_0_i_2_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         1.718    15.141    race_graph/race_road/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  race_graph/race_road/road_rom_addr_reg_rep_0/CLKARDCLK
                         clock pessimism              0.187    15.328    
                         clock uncertainty           -0.035    15.292    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.726    race_graph/race_road/road_rom_addr_reg_rep_0
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  1.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_X_SUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.291ns (63.821%)  route 0.165ns (36.179%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.598     1.517    acc/U0/ADXL_Control/SYSCLK
    SLICE_X5Y101         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  acc/U0/ADXL_Control/Data_Reg_reg[7][1]/Q
                         net (fo=2, routed)           0.165     1.810    acc/U0/ADXL_Control/in[1]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.098     1.908 r  acc/U0/ADXL_Control/ACCEL_X_SUM[0]_i_4/O
                         net (fo=1, routed)           0.000     1.908    acc/U0/ADXL_Control/ACCEL_X_SUM[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.973 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.973    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1_n_6
    SLICE_X7Y99          FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.875     2.040    acc/U0/ADXL_Control/SYSCLK
    SLICE_X7Y99          FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.105     1.899    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/Data_Reg_reg[3][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.598     1.517    acc/U0/ADXL_Control/SYSCLK
    SLICE_X5Y102         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  acc/U0/ADXL_Control/Data_Reg_reg[1][7]/Q
                         net (fo=1, routed)           0.156     1.815    acc/U0/ADXL_Control/Data_Reg_reg[1][7]
    SLICE_X6Y102         SRL16E                                       r  acc/U0/ADXL_Control/Data_Reg_reg[3][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.868     2.034    acc/U0/ADXL_Control/SYSCLK
    SLICE_X6Y102         SRL16E                                       r  acc/U0/ADXL_Control/Data_Reg_reg[3][7]_srl2/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y102         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.716    acc/U0/ADXL_Control/Data_Reg_reg[3][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.598     1.517    acc/U0/ADXL_Control/SYSCLK
    SLICE_X5Y102         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  acc/U0/ADXL_Control/Data_Reg_reg[1][0]/Q
                         net (fo=1, routed)           0.101     1.759    acc/U0/ADXL_Control/Data_Reg_reg[1][0]
    SLICE_X6Y102         SRL16E                                       r  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.868     2.034    acc/U0/ADXL_Control/SYSCLK
    SLICE_X6Y102         SRL16E                                       r  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y102         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.635    acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.329ns (63.060%)  route 0.193ns (36.940%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.598     1.517    acc/U0/ADXL_Control/SYSCLK
    SLICE_X6Y101         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  acc/U0/ADXL_Control/Data_Reg_reg[7][2]/Q
                         net (fo=2, routed)           0.193     1.858    acc/U0/ADXL_Control/in[2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.181     2.039 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1_n_4
    SLICE_X7Y99          FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.875     2.040    acc/U0/ADXL_Control/SYSCLK
    SLICE_X7Y99          FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.105     1.899    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 acc/U0/Accel_Calculation/ACCEL_X_SUM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/Accel_Calculation/ACCEL_X_CLIP_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.247ns (44.607%)  route 0.307ns (55.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.599     1.518    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X2Y100         FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_X_SUM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  acc/U0/Accel_Calculation/ACCEL_X_SUM_reg[3]/Q
                         net (fo=6, routed)           0.307     1.973    acc/U0/Accel_Calculation/ACCEL_X_SUM_SHIFTED[1]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.099     2.072 r  acc/U0/Accel_Calculation/ACCEL_X_CLIP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.072    acc/U0/Accel_Calculation/ACCEL_X_CLIP[1]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_X_CLIP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.878     2.043    acc/U0/Accel_Calculation/SYSCLK
    SLICE_X2Y98          FDRE                                         r  acc/U0/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.131     1.928    acc/U0/Accel_Calculation/ACCEL_X_CLIP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.355ns (69.093%)  route 0.159ns (30.907%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.604     1.523    acc/U0/ADXL_Control/SYSCLK
    SLICE_X7Y99          FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]/Q
                         net (fo=1, routed)           0.158     1.822    acc/U0/ADXL_Control/ACCEL_X_SUM_reg_n_0_[3]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.867 r  acc/U0/ADXL_Control/ACCEL_X_SUM[0]_i_2/O
                         net (fo=1, routed)           0.000     1.867    acc/U0/ADXL_Control/ACCEL_X_SUM[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.982 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.983    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_7
    SLICE_X7Y100         FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.868     2.034    acc/U0/ADXL_Control/SYSCLK
    SLICE_X7Y100         FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_X_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.366ns (69.741%)  route 0.159ns (30.259%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.604     1.523    acc/U0/ADXL_Control/SYSCLK
    SLICE_X7Y99          FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[3]/Q
                         net (fo=1, routed)           0.158     1.822    acc/U0/ADXL_Control/ACCEL_X_SUM_reg_n_0_[3]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.867 r  acc/U0/ADXL_Control/ACCEL_X_SUM[0]_i_2/O
                         net (fo=1, routed)           0.000     1.867    acc/U0/ADXL_Control/ACCEL_X_SUM[0]_i_2_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.982 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.983    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.868     2.034    acc/U0/ADXL_Control/SYSCLK
    SLICE_X7Y100         FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/Data_Reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.599     1.518    acc/U0/ADXL_Control/SPI_Interface/SYSCLK
    SLICE_X1Y102         FDRE                                         r  acc/U0/ADXL_Control/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  acc/U0/ADXL_Control/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.101     1.760    acc/U0/ADXL_Control/Dout[1]
    SLICE_X3Y102         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.872     2.037    acc/U0/ADXL_Control/SYSCLK
    SLICE_X3Y102         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[0][1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.070     1.604    acc/U0/ADXL_Control/Data_Reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_X_SUM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.378ns (69.618%)  route 0.165ns (30.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.598     1.517    acc/U0/ADXL_Control/SYSCLK
    SLICE_X5Y101         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  acc/U0/ADXL_Control/Data_Reg_reg[7][1]/Q
                         net (fo=2, routed)           0.165     1.810    acc/U0/ADXL_Control/in[1]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.098     1.908 r  acc/U0/ADXL_Control/ACCEL_X_SUM[0]_i_4/O
                         net (fo=1, routed)           0.000     1.908    acc/U0/ADXL_Control/ACCEL_X_SUM[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.060 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.060    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[0]_i_1_n_5
    SLICE_X7Y99          FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.875     2.040    acc/U0/ADXL_Control/SYSCLK
    SLICE_X7Y99          FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.105     1.899    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/Data_Reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.598     1.517    acc/U0/ADXL_Control/SYSCLK
    SLICE_X5Y101         FDRE                                         r  acc/U0/ADXL_Control/Data_Reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  acc/U0/ADXL_Control/Data_Reg_reg[1][4]/Q
                         net (fo=1, routed)           0.155     1.813    acc/U0/ADXL_Control/Data_Reg_reg[1][4]
    SLICE_X6Y102         SRL16E                                       r  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=483, routed)         0.868     2.034    acc/U0/ADXL_Control/SYSCLK
    SLICE_X6Y102         SRL16E                                       r  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y102         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.650    acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  mysong/sample_reg_rep_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17  mysong/sample_reg_rep_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16  mysong/sample_reg_rep_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  race_graph/race_road/road_rom_addr_reg_rep_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   race_graph/race_road/road_rom_addr_reg_rep_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  race_graph/race_road/road_rom_addr_reg_rep_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  race_graph/race_road/road_rom_addr_reg_rep_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  race_graph/race_road/road_rom_addr_reg_rep_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   race_graph/race_road/road_rom_addr_reg_rep_9/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26  race_graph/race_road/road_rom_addr_reg_rep_13/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y102  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/CLK



