// xc6slx9 xa6slx9 xc6slx9l
chip CHIP0 {
	columns {
		io, // X0
		clexm + io_s + io_n, // X1
		clexl + io_s + io_n, // X2
		bram, // X3
		clexm + io_s + io_n, // X4
		clexl + io_s + io_n, // X5
		dsp, // X6
		clexm + io_s + io_n, // X7
		clexl_clk + io_s + io_n, // X8
		clexm + io_s + io_n, // X9
		clexl, // X10
		clexm + io_s + io_n, // X11
		clexl + io_s + io_n, // X12
		bram, // X13
		clexm + io_s + io_n, // X14
		clexl + io_s + io_n, // X15
		io, // X16
	}
	rows {
		null, // Y0
		null, // Y1
		io_w + io_e, // Y2
		io_w + io_e, // Y3
		io_w + io_e, // Y4
		io_w + io_e, // Y5 MCB0.DQ(14,15)
		null, // Y6 MCB0.MUI7
		null, // Y7
		// clock row
		io_w + io_e, // Y8 MCB0.DQ(12,13)
		null, // Y9 MCB0.MUI6
		null, // Y10
		io_w + io_e, // Y11 MCB0.DQS1
		null, // Y12 MCB0.MUI5
		null, // Y13
		io_w + io_e, // Y14 MCB0.DQ(10,11)
		null, // Y15 MCB0.MUI4
		// clock break
		null, // Y16
		io_w + io_e, // Y17 MCB0.DQ(8,9)
		null, // Y18 MCB0.MUI3
		null, // Y19
		io_w + io_e, // Y20 MCB0.DQ(0,1)
		null, // Y21 MCB0.MUI2
		null, // Y22
		io_w + io_e, // Y23 MCB0.DQ(2,3)
		// clock row
		null, // Y24 MCB0.MUI1
		null, // Y25
		io_w + io_e, // Y26 MCB0.DQS0
		null, // Y27 MCB0.MUI0
		null, // Y28
		io_w + io_e, // Y29 MCB0.DQ(6,7)
		io_w + io_e, // Y30 MCB0.DQ(4,5)
		io_w + io_e, // Y31 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y32
		null, // Y33
		io_w + io_e, // Y34 MCB0.(CAS,RAS)
		io_w + io_e, // Y35 MCB0.(A6,A5)
		io_w + io_e, // Y36 MCB0.(ODT,A3)
		io_w + io_e, // Y37 MCB0.CLK
		io_w + io_e, // Y38 MCB0.(A1,A0)
		io_w + io_e, // Y39 MCB0.(BA1,BA0)
		// clock row
		null, // Y40 MCB0.MCB
		null, // Y41
		null, // Y42
		null, // Y43
		null, // Y44
		null, // Y45
		null, // Y46
		null, // Y47
		// clock break
		null, // Y48
		null, // Y49
		null, // Y50
		null, // Y51
		io_w + io_e, // Y52 MCB0.(A2,A7)
		io_w + io_e, // Y53 MCB0.(BA2,WE)
		io_w + io_e, // Y54 MCB0.(A4,A10)
		io_w + io_e, // Y55 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y56 MCB0.(A12,CKE)
		null, // Y57
		io_w + io_e, // Y58 MCB0.(A11,RST)
		null, // Y59
		io_w + io_e, // Y60 MCB0.(A14,A13)
		io_e, // Y61
		io_w, // Y62
		null, // Y63
	}
	rows_pci_ce_split Y8, Y56;
	mcb Y40 {
		mui Y27, Y24, Y21, Y18, Y15, Y12, Y9, Y6;
		iop_dq Y20, Y23, Y30, Y29, Y17, Y14, Y8, Y5;
		iop_dqs Y26, Y11;
		io_dm Y31.IOB0, Y31.IOB1;
		iop_clk Y37;
		io_addr Y38.IOB1, Y38.IOB0, Y52.IOB0, Y36.IOB1, Y54.IOB0, Y35.IOB1, Y35.IOB0, Y52.IOB1, Y55.IOB1, Y55.IOB0, Y54.IOB1, Y58.IOB0, Y56.IOB0, Y60.IOB1, Y60.IOB0;
		io_ba Y39.IOB1, Y39.IOB0, Y53.IOB0;
		io_ras Y34.IOB1;
		io_cas Y34.IOB0;
		io_we Y53.IOB1;
		io_odt Y36.IOB0;
		io_cke Y56.IOB1;
		io_reset Y58.IOB1;
	}
	cfg_io D0 = IOB_S14_3;
	cfg_io D1 = IOB_S14_1;
	cfg_io D2 = IOB_S14_0;
	cfg_io D3 = IOB_S4_1;
	cfg_io D4 = IOB_S4_0;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S4_3;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S12_2;
	cfg_io D11 = IOB_S12_1;
	cfg_io D12 = IOB_S12_0;
	cfg_io D13 = IOB_S9_1;
	cfg_io D14 = IOB_S8_3;
	cfg_io D15 = IOB_S8_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S4_2;
	cfg_io FCS_B = IOB_E23_1;
	cfg_io FOE_B = IOB_E23_0;
	cfg_io FWE_B = IOB_E20_1;
	cfg_io LDC = IOB_E20_0;
	cfg_io HDC = IOB_E17_1;
	cfg_io A0 = IOB_E26_0;
	cfg_io A1 = IOB_E26_1;
	cfg_io A2 = IOB_E29_0;
	cfg_io A3 = IOB_E29_1;
	cfg_io A4 = IOB_E37_0;
	cfg_io A5 = IOB_E37_1;
	cfg_io A6 = IOB_E38_0;
	cfg_io A7 = IOB_E38_1;
	cfg_io A8 = IOB_E39_0;
	cfg_io A9 = IOB_E39_1;
	cfg_io A10 = IOB_E52_0;
	cfg_io A11 = IOB_E52_1;
	cfg_io A12 = IOB_E53_0;
	cfg_io A13 = IOB_E53_1;
	cfg_io A14 = IOB_E54_0;
	cfg_io A15 = IOB_E54_1;
	cfg_io A16 = IOB_E55_0;
	cfg_io A17 = IOB_E55_1;
	cfg_io A18 = IOB_E56_0;
	cfg_io A19 = IOB_E56_1;
	cfg_io A20 = IOB_E58_0;
	cfg_io A21 = IOB_E58_1;
	cfg_io A22 = IOB_E60_0;
	cfg_io A23 = IOB_E60_1;
	cfg_io A24 = IOB_E61_0;
	cfg_io A25 = IOB_E61_1;
	cfg_io DOUT = IOB_E2_0;
	cfg_io MOSI = IOB_S14_2;
	cfg_io M0 = IOB_S15_2;
	cfg_io M1 = IOB_S12_3;
	cfg_io CCLK = IOB_S15_3;
	cfg_io USER_CCLK = IOB_S9_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S15_1;
	cfg_io CMP_MOSI = IOB_S15_0;
	cfg_io AWAKE = IOB_E2_1;
	cfg_io SCP0 = IOB_N15_0;
	cfg_io SCP1 = IOB_N15_1;
	cfg_io SCP2 = IOB_N15_2;
	cfg_io SCP3 = IOB_N15_3;
	cfg_io SCP4 = IOB_N14_0;
	cfg_io SCP5 = IOB_N14_1;
	cfg_io SCP6 = IOB_N14_2;
	cfg_io SCP7 = IOB_N14_3;
}

// xc6slx4 xa6slx4 xc6slx4l
chip CHIP1 {
	columns {
		io, // X0
		clexm + io_s + io_n, // X1
		clexl + io_s + io_n, // X2
		bram, // X3
		clexm + io_s + io_n, // X4
		clexl + io_s + io_n, // X5
		dsp, // X6
		clexm + io_s + io_n, // X7
		clexl_clk + io_s + io_n, // X8
		clexm + io_s + io_n, // X9
		clexl, // X10
		clexm + io_s + io_n, // X11
		clexl + io_s + io_n, // X12
		bram, // X13
		clexm + io_s + io_n, // X14
		clexl + io_s + io_n, // X15
		io, // X16
	}
	rows {
		null, // Y0
		null, // Y1
		io_w + io_e, // Y2
		io_w + io_e, // Y3
		io_w + io_e, // Y4
		io_w + io_e, // Y5 MCB0.DQ(14,15)
		null, // Y6 MCB0.MUI7
		null, // Y7
		// clock row
		io_w + io_e, // Y8 MCB0.DQ(12,13)
		null, // Y9 MCB0.MUI6
		null, // Y10
		io_w + io_e, // Y11 MCB0.DQS1
		null, // Y12 MCB0.MUI5
		null, // Y13
		io_w + io_e, // Y14 MCB0.DQ(10,11)
		null, // Y15 MCB0.MUI4
		// clock break
		null, // Y16
		io_w + io_e, // Y17 MCB0.DQ(8,9)
		null, // Y18 MCB0.MUI3
		null, // Y19
		io_w + io_e, // Y20 MCB0.DQ(0,1)
		null, // Y21 MCB0.MUI2
		null, // Y22
		io_w + io_e, // Y23 MCB0.DQ(2,3)
		// clock row
		null, // Y24 MCB0.MUI1
		null, // Y25
		io_w + io_e, // Y26 MCB0.DQS0
		null, // Y27 MCB0.MUI0
		null, // Y28
		io_w + io_e, // Y29 MCB0.DQ(6,7)
		io_w + io_e, // Y30 MCB0.DQ(4,5)
		io_w + io_e, // Y31 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y32
		null, // Y33
		io_w + io_e, // Y34 MCB0.(CAS,RAS)
		io_w + io_e, // Y35 MCB0.(A6,A5)
		io_w + io_e, // Y36 MCB0.(ODT,A3)
		io_w + io_e, // Y37 MCB0.CLK
		io_w + io_e, // Y38 MCB0.(A1,A0)
		io_w + io_e, // Y39 MCB0.(BA1,BA0)
		// clock row
		null, // Y40 MCB0.MCB
		null, // Y41
		null, // Y42
		null, // Y43
		null, // Y44
		null, // Y45
		null, // Y46
		null, // Y47
		// clock break
		null, // Y48
		null, // Y49
		null, // Y50
		null, // Y51
		io_w + io_e, // Y52 MCB0.(A2,A7)
		io_w + io_e, // Y53 MCB0.(BA2,WE)
		io_w + io_e, // Y54 MCB0.(A4,A10)
		io_w + io_e, // Y55 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y56 MCB0.(A12,CKE)
		null, // Y57
		io_w + io_e, // Y58 MCB0.(A11,RST)
		null, // Y59
		io_w + io_e, // Y60 MCB0.(A14,A13)
		io_e, // Y61
		io_w, // Y62
		null, // Y63
	}
	rows_pci_ce_split Y8, Y56;
	mcb Y40 {
		mui Y27, Y24, Y21, Y18, Y15, Y12, Y9, Y6;
		iop_dq Y20, Y23, Y30, Y29, Y17, Y14, Y8, Y5;
		iop_dqs Y26, Y11;
		io_dm Y31.IOB0, Y31.IOB1;
		iop_clk Y37;
		io_addr Y38.IOB1, Y38.IOB0, Y52.IOB0, Y36.IOB1, Y54.IOB0, Y35.IOB1, Y35.IOB0, Y52.IOB1, Y55.IOB1, Y55.IOB0, Y54.IOB1, Y58.IOB0, Y56.IOB0, Y60.IOB1, Y60.IOB0;
		io_ba Y39.IOB1, Y39.IOB0, Y53.IOB0;
		io_ras Y34.IOB1;
		io_cas Y34.IOB0;
		io_we Y53.IOB1;
		io_odt Y36.IOB0;
		io_cke Y56.IOB1;
		io_reset Y58.IOB1;
	}
	cfg_io D0 = IOB_S14_3;
	cfg_io D1 = IOB_S14_1;
	cfg_io D2 = IOB_S14_0;
	cfg_io D3 = IOB_S4_1;
	cfg_io D4 = IOB_S4_0;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S4_3;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S12_2;
	cfg_io D11 = IOB_S12_1;
	cfg_io D12 = IOB_S12_0;
	cfg_io D13 = IOB_S9_1;
	cfg_io D14 = IOB_S8_3;
	cfg_io D15 = IOB_S8_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S4_2;
	cfg_io DOUT = IOB_E2_0;
	cfg_io MOSI = IOB_S14_2;
	cfg_io M0 = IOB_S15_2;
	cfg_io M1 = IOB_S12_3;
	cfg_io CCLK = IOB_S15_3;
	cfg_io USER_CCLK = IOB_S9_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S15_1;
	cfg_io CMP_MOSI = IOB_S15_0;
	cfg_io AWAKE = IOB_E2_1;
	cfg_io SCP0 = IOB_N15_0;
	cfg_io SCP1 = IOB_N15_1;
	cfg_io SCP2 = IOB_N15_2;
	cfg_io SCP3 = IOB_N15_3;
	cfg_io SCP4 = IOB_N14_0;
	cfg_io SCP5 = IOB_N14_1;
	cfg_io SCP6 = IOB_N14_2;
	cfg_io SCP7 = IOB_N14_3;
}

// xc6slx16 xa6slx16 xc6slx16l
chip CHIP2 {
	columns {
		io, // X0
		clexl + io_s + io_n, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		dsp, // X6
		clexl + io_s + io_n, // X7
		clexm + io_s + io_n, // X8
		clexl, // X9
		clexm + io_s + io_n, // X10
		clexl_clk + io_s + io_n, // X11
		clexm + io_s + io_n, // X12
		clexl + io_s_inner + io_n_outer, // X13
		clexm, // X14
		clexl + io_s + io_n, // X15
		clexm + io_s + io_n, // X16
		clexl + io_s + io_n, // X17
		dsp, // X18
		clexm + io_s + io_n, // X19
		clexl + io_s + io_n, // X20
		bram, // X21
		clexm + io_s + io_n, // X22
		clexl + io_s + io_n, // X23
		io, // X24
	}
	rows {
		null, // Y0
		null, // Y1
		io_w + io_e, // Y2
		io_w + io_e, // Y3
		io_w + io_e, // Y4
		io_w + io_e, // Y5 MCB0.DQ(14,15)
		null, // Y6 MCB0.MUI7
		null, // Y7
		// clock row
		io_w + io_e, // Y8 MCB0.DQ(12,13)
		null, // Y9 MCB0.MUI6
		null, // Y10
		io_w + io_e, // Y11 MCB0.DQS1
		null, // Y12 MCB0.MUI5
		null, // Y13
		io_w + io_e, // Y14 MCB0.DQ(10,11)
		null, // Y15 MCB0.MUI4
		// clock break
		null, // Y16
		io_w + io_e, // Y17 MCB0.DQ(8,9)
		null, // Y18 MCB0.MUI3
		null, // Y19
		io_w + io_e, // Y20 MCB0.DQ(0,1)
		null, // Y21 MCB0.MUI2
		null, // Y22
		io_w + io_e, // Y23 MCB0.DQ(2,3)
		// clock row
		null, // Y24 MCB0.MUI1
		null, // Y25
		io_w + io_e, // Y26 MCB0.DQS0
		null, // Y27 MCB0.MUI0
		null, // Y28
		io_w + io_e, // Y29 MCB0.DQ(6,7)
		io_w + io_e, // Y30 MCB0.DQ(4,5)
		io_w + io_e, // Y31 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y32
		null, // Y33
		io_w + io_e, // Y34 MCB0.(CAS,RAS)
		io_w + io_e, // Y35 MCB0.(A6,A5)
		io_w + io_e, // Y36 MCB0.(ODT,A3)
		io_w + io_e, // Y37 MCB0.CLK
		io_w + io_e, // Y38 MCB0.(A1,A0)
		io_w + io_e, // Y39 MCB0.(BA1,BA0)
		// clock row
		null, // Y40 MCB0.MCB
		null, // Y41
		null, // Y42
		null, // Y43
		null, // Y44
		null, // Y45
		null, // Y46
		null, // Y47
		// clock break
		null, // Y48
		null, // Y49
		null, // Y50
		null, // Y51
		io_w + io_e, // Y52 MCB0.(A2,A7)
		io_w + io_e, // Y53 MCB0.(BA2,WE)
		io_w + io_e, // Y54 MCB0.(A4,A10)
		io_w + io_e, // Y55 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y56 MCB0.(A12,CKE)
		null, // Y57
		io_w + io_e, // Y58 MCB0.(A11,RST)
		null, // Y59
		io_w + io_e, // Y60 MCB0.(A14,A13)
		io_e, // Y61
		io_w, // Y62
		null, // Y63
	}
	rows_pci_ce_split Y8, Y56;
	mcb Y40 {
		mui Y27, Y24, Y21, Y18, Y15, Y12, Y9, Y6;
		iop_dq Y20, Y23, Y30, Y29, Y17, Y14, Y8, Y5;
		iop_dqs Y26, Y11;
		io_dm Y31.IOB0, Y31.IOB1;
		iop_clk Y37;
		io_addr Y38.IOB1, Y38.IOB0, Y52.IOB0, Y36.IOB1, Y54.IOB0, Y35.IOB1, Y35.IOB0, Y52.IOB1, Y55.IOB1, Y55.IOB0, Y54.IOB1, Y58.IOB0, Y56.IOB0, Y60.IOB1, Y60.IOB0;
		io_ba Y39.IOB1, Y39.IOB0, Y53.IOB0;
		io_ras Y34.IOB1;
		io_cas Y34.IOB0;
		io_we Y53.IOB1;
		io_odt Y36.IOB0;
		io_cke Y56.IOB1;
		io_reset Y58.IOB1;
	}
	cfg_io D0 = IOB_S22_3;
	cfg_io D1 = IOB_S20_1;
	cfg_io D2 = IOB_S20_0;
	cfg_io D3 = IOB_S4_1;
	cfg_io D4 = IOB_S4_0;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S4_3;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S19_2;
	cfg_io D11 = IOB_S19_1;
	cfg_io D12 = IOB_S19_0;
	cfg_io D13 = IOB_S12_1;
	cfg_io D14 = IOB_S11_3;
	cfg_io D15 = IOB_S11_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S4_2;
	cfg_io FCS_B = IOB_E23_1;
	cfg_io FOE_B = IOB_E23_0;
	cfg_io FWE_B = IOB_E20_1;
	cfg_io LDC = IOB_E20_0;
	cfg_io HDC = IOB_E17_1;
	cfg_io A0 = IOB_E26_0;
	cfg_io A1 = IOB_E26_1;
	cfg_io A2 = IOB_E29_0;
	cfg_io A3 = IOB_E29_1;
	cfg_io A4 = IOB_E37_0;
	cfg_io A5 = IOB_E37_1;
	cfg_io A6 = IOB_E38_0;
	cfg_io A7 = IOB_E38_1;
	cfg_io A8 = IOB_E39_0;
	cfg_io A9 = IOB_E39_1;
	cfg_io A10 = IOB_E52_0;
	cfg_io A11 = IOB_E52_1;
	cfg_io A12 = IOB_E53_0;
	cfg_io A13 = IOB_E53_1;
	cfg_io A14 = IOB_E54_0;
	cfg_io A15 = IOB_E54_1;
	cfg_io A16 = IOB_E55_0;
	cfg_io A17 = IOB_E55_1;
	cfg_io A18 = IOB_E56_0;
	cfg_io A19 = IOB_E56_1;
	cfg_io A20 = IOB_E58_0;
	cfg_io A21 = IOB_E58_1;
	cfg_io A22 = IOB_E60_0;
	cfg_io A23 = IOB_E60_1;
	cfg_io A24 = IOB_E61_0;
	cfg_io A25 = IOB_E61_1;
	cfg_io DOUT = IOB_E2_0;
	cfg_io MOSI = IOB_S22_2;
	cfg_io M0 = IOB_S23_2;
	cfg_io M1 = IOB_S19_3;
	cfg_io CCLK = IOB_S23_3;
	cfg_io USER_CCLK = IOB_S12_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S23_1;
	cfg_io CMP_MOSI = IOB_S23_0;
	cfg_io AWAKE = IOB_E2_1;
	cfg_io SCP0 = IOB_N23_0;
	cfg_io SCP1 = IOB_N23_1;
	cfg_io SCP2 = IOB_N23_2;
	cfg_io SCP3 = IOB_N23_3;
	cfg_io SCP4 = IOB_N22_0;
	cfg_io SCP5 = IOB_N22_1;
	cfg_io SCP6 = IOB_N22_2;
	cfg_io SCP7 = IOB_N22_3;
}

// xc6slx25t xa6slx25t xc6slx25 xa6slx25 xc6slx25l
chip CHIP3 {
	columns {
		io, // X0
		clexl + io_s_outer + io_n, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		dsp, // X6
		clexl + io_s, // X7
		clexm + io_s, // X8
		clexl, // X9
		clexm + io_s, // X10
		clexl + io_s, // X11
		bram, // X12 LGT
		clexm + io_s, // X13
		clexl + io_s, // X14
		clexm, // X15
		clexl + io_s, // X16
		clexm + io_n, // X17
		clexl_clk + io_s + io_n, // X18
		clexm + io_s + io_n, // X19
		clexl + io_s + io_n, // X20
		clexm, // X21
		clexl + io_s + io_n, // X22
		clexm, // X23
		clexl + io_s + io_n, // X24
		clexm, // X25
		clexl + io_s + io_n, // X26
		dsp, // X27
		clexm + io_s + io_n, // X28
		clexl + io_s + io_n, // X29
		bram, // X30
		clexm + io_s + io_n, // X31
		clexl + io_s_outer + io_n_outer, // X32
		io, // X33
	}
	rows {
		null, // Y0
		null, // Y1
		null, // Y2
		null, // Y3
		io_w + io_e, // Y4
		null, // Y5
		io_w + io_e, // Y6
		io_w + io_e, // Y7
		// clock row
		io_w + io_e, // Y8
		null, // Y9
		io_w + io_e, // Y10
		null, // Y11
		io_w + io_e, // Y12 MCB0.DQ(14,15)
		null, // Y13 MCB0.MUI7
		null, // Y14
		io_w + io_e, // Y15 MCB0.DQ(12,13)
		// clock break
		null, // Y16 MCB0.MUI6
		null, // Y17
		io_w + io_e, // Y18 MCB0.DQS1
		null, // Y19 MCB0.MUI5
		null, // Y20
		io_w + io_e, // Y21 MCB0.DQ(10,11)
		null, // Y22 MCB0.MUI4
		null, // Y23
		// clock row
		null, // Y24
		io_w + io_e, // Y25 MCB0.DQ(8,9)
		null, // Y26 MCB0.MUI3
		null, // Y27
		io_w + io_e, // Y28 MCB0.DQ(0,1)
		null, // Y29 MCB0.MUI2
		null, // Y30
		io_w + io_e, // Y31 MCB0.DQ(2,3)
		// clock break
		null, // Y32 MCB0.MUI1
		null, // Y33
		io_w + io_e, // Y34 MCB0.DQS0
		null, // Y35 MCB0.MUI0
		null, // Y36
		io_w + io_e, // Y37 MCB0.DQ(6,7)
		io_w + io_e, // Y38 MCB0.DQ(4,5)
		io_w + io_e, // Y39 MCB0.(DM0,DM1)
		// clock row
		// spine row
		null, // Y40
		null, // Y41
		io_w + io_e, // Y42 MCB0.(CAS,RAS)
		io_w + io_e, // Y43 MCB0.(A6,A5)
		null, // Y44
		null, // Y45
		io_w + io_e, // Y46 MCB0.(ODT,A3)
		null, // Y47
		// clock break
		io_w + io_e, // Y48 MCB0.CLK
		io_w + io_e, // Y49 MCB0.(A1,A0)
		null, // Y50
		io_w + io_e, // Y51 MCB0.(BA1,BA0)
		io_w + io_e, // Y52 MCB0.(A2,A7)
		null, // Y53
		io_w + io_e, // Y54 MCB0.(BA2,WE)
		io_w + io_e, // Y55 MCB0.(A4,A10)
		// clock row
		null, // Y56 MCB0.MCB
		null, // Y57
		null, // Y58
		null, // Y59
		null, // Y60
		null, // Y61
		null, // Y62
		null, // Y63
		// clock break
		null, // Y64
		null, // Y65
		null, // Y66
		null, // Y67
		io_w + io_e, // Y68 MCB0.(A9,A8)
		io_w + io_e, // Y69 MCB0.(A12,CKE)
		io_w + io_e, // Y70 MCB0.(A11,RST)
		io_w + io_e, // Y71 MCB0.(A14,A13)
		// clock row
		null, // Y72
		io_w + io_e, // Y73
		null, // Y74
		null, // Y75
		io_w + io_e, // Y76
		io_w + io_e, // Y77
		null, // Y78
		null, // Y79
	}
	rows_pci_ce_split Y8, Y72;
	gts single X12;
	mcb Y56 {
		mui Y35, Y32, Y29, Y26, Y22, Y19, Y16, Y13;
		iop_dq Y28, Y31, Y38, Y37, Y25, Y21, Y15, Y12;
		iop_dqs Y34, Y18;
		io_dm Y39.IOB0, Y39.IOB1;
		iop_clk Y48;
		io_addr Y49.IOB1, Y49.IOB0, Y52.IOB0, Y46.IOB1, Y55.IOB0, Y43.IOB1, Y43.IOB0, Y52.IOB1, Y68.IOB1, Y68.IOB0, Y55.IOB1, Y70.IOB0, Y69.IOB0, Y71.IOB1, Y71.IOB0;
		io_ba Y51.IOB1, Y51.IOB0, Y54.IOB0;
		io_ras Y42.IOB1;
		io_cas Y42.IOB0;
		io_we Y54.IOB1;
		io_odt Y46.IOB0;
		io_cke Y69.IOB1;
		io_reset Y70.IOB1;
	}
	cfg_io D0 = IOB_S31_1;
	cfg_io D1 = IOB_S28_3;
	cfg_io D2 = IOB_S28_2;
	cfg_io D3 = IOB_S10_1;
	cfg_io D4 = IOB_S10_0;
	cfg_io D5 = IOB_S4_1;
	cfg_io D6 = IOB_S4_0;
	cfg_io D7 = IOB_S10_3;
	cfg_io D8 = IOB_S2_1;
	cfg_io D9 = IOB_S2_0;
	cfg_io D10 = IOB_S28_0;
	cfg_io D11 = IOB_S26_3;
	cfg_io D12 = IOB_S26_2;
	cfg_io D13 = IOB_S19_1;
	cfg_io D14 = IOB_S18_3;
	cfg_io D15 = IOB_S18_2;
	cfg_io CSO_B = IOB_S1_2;
	cfg_io INIT_B = IOB_S1_3;
	cfg_io RDWR_B = IOB_S10_2;
	cfg_io FCS_B = IOB_E31_1;
	cfg_io FOE_B = IOB_E31_0;
	cfg_io FWE_B = IOB_E28_1;
	cfg_io LDC = IOB_E28_0;
	cfg_io HDC = IOB_E25_1;
	cfg_io A0 = IOB_E34_0;
	cfg_io A1 = IOB_E34_1;
	cfg_io A2 = IOB_E37_0;
	cfg_io A3 = IOB_E37_1;
	cfg_io A4 = IOB_E48_0;
	cfg_io A5 = IOB_E48_1;
	cfg_io A6 = IOB_E49_0;
	cfg_io A7 = IOB_E49_1;
	cfg_io A8 = IOB_E51_0;
	cfg_io A9 = IOB_E51_1;
	cfg_io A10 = IOB_E52_0;
	cfg_io A11 = IOB_E52_1;
	cfg_io A12 = IOB_E54_0;
	cfg_io A13 = IOB_E54_1;
	cfg_io A14 = IOB_E55_0;
	cfg_io A15 = IOB_E55_1;
	cfg_io A16 = IOB_E68_0;
	cfg_io A17 = IOB_E68_1;
	cfg_io A18 = IOB_E69_0;
	cfg_io A19 = IOB_E69_1;
	cfg_io A20 = IOB_E70_0;
	cfg_io A21 = IOB_E70_1;
	cfg_io A22 = IOB_E71_0;
	cfg_io A23 = IOB_E71_1;
	cfg_io A24 = IOB_E77_0;
	cfg_io A25 = IOB_E77_1;
	cfg_io DOUT = IOB_E4_0;
	cfg_io MOSI = IOB_S31_0;
	cfg_io M0 = IOB_S32_2;
	cfg_io M1 = IOB_S28_1;
	cfg_io CCLK = IOB_S32_3;
	cfg_io USER_CCLK = IOB_S19_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S31_3;
	cfg_io CMP_MOSI = IOB_S31_2;
	cfg_io AWAKE = IOB_E4_1;
	cfg_io SCP0 = IOB_N32_2;
	cfg_io SCP1 = IOB_N32_3;
	cfg_io SCP2 = IOB_N31_0;
	cfg_io SCP3 = IOB_N31_1;
	cfg_io SCP4 = IOB_N31_2;
	cfg_io SCP5 = IOB_N31_3;
	cfg_io SCP6 = IOB_N29_0;
	cfg_io SCP7 = IOB_N29_1;
}

// xc6slx45t xa6slx45t xc6slx45 xa6slx45 xc6slx45l
chip CHIP4 {
	columns {
		io, // X0
		clexl + io_s + io_n, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		dsp, // X6 FOLD
		clexl + io_s, // X7
		clexm + io_s, // X8
		clexl, // X9
		clexm + io_s, // X10
		clexl + io_s, // X11
		bram, // X12 LGT
		clexm + io_s_inner, // X13
		clexl + io_s, // X14
		clexm + io_s, // X15
		clexl, // X16
		clexm + io_s + io_n, // X17
		clexl_clk + io_s + io_n, // X18
		clexm + io_s + io_n, // X19
		clexl + io_s + io_n_outer, // X20
		clexm, // X21
		clexl + io_s, // X22
		clexm + io_s, // X23
		clexl + io_s_outer, // X24
		bram, // X25 RGT
		clexl + io_s, // X26
		clexm + io_s, // X27
		clexl, // X28
		clexm + io_s, // X29
		clexl + io_s, // X30
		dsp_gt, // X31 FOLD
		clexm + io_s + io_n, // X32
		clexl + io_s + io_n, // X33
		bram, // X34
		clexm + io_s + io_n, // X35
		clexl + io_s + io_n, // X36
		io, // X37
	}
	cols_clk_fold X6, X31;
	rows {
		null, // Y0
		null, // Y1
		null, // Y2
		io_w + io_e, // Y3
		null, // Y4
		io_w + io_e, // Y5
		null, // Y6
		io_w + io_e, // Y7
		// clock row
		null, // Y8
		io_w + io_e, // Y9
		null, // Y10
		io_w + io_e, // Y11
		null, // Y12
		null, // Y13
		io_w + io_e, // Y14
		null, // Y15
		// clock break
		io_w + io_e, // Y16
		null, // Y17
		io_w + io_e, // Y18
		null, // Y19
		null, // Y20
		io_w + io_e, // Y21
		null, // Y22
		io_w + io_e, // Y23
		// clock row
		io_w + io_e, // Y24
		null, // Y25
		null, // Y26
		io_w + io_e, // Y27
		null, // Y28
		io_w + io_e, // Y29
		null, // Y30
		null, // Y31
		// clock break
		io_w + io_e, // Y32
		null, // Y33
		io_w + io_e, // Y34
		io_w + io_e, // Y35
		io_w + io_e, // Y36
		io_w + io_e, // Y37 MCB0.DQ(14,15)
		null, // Y38 MCB0.MUI7
		null, // Y39
		// clock row
		io_w + io_e, // Y40 MCB0.DQ(12,13)
		null, // Y41 MCB0.MUI6
		null, // Y42
		io_w + io_e, // Y43 MCB0.DQS1
		null, // Y44 MCB0.MUI5
		null, // Y45
		io_w + io_e, // Y46 MCB0.DQ(10,11)
		null, // Y47 MCB0.MUI4
		// clock break
		null, // Y48
		io_w + io_e, // Y49 MCB0.DQ(8,9)
		null, // Y50 MCB0.MUI3
		null, // Y51
		io_w + io_e, // Y52 MCB0.DQ(0,1)
		null, // Y53 MCB0.MUI2
		null, // Y54
		io_w + io_e, // Y55 MCB0.DQ(2,3)
		// clock row
		null, // Y56 MCB0.MUI1
		null, // Y57
		io_w + io_e, // Y58 MCB0.DQS0
		null, // Y59 MCB0.MUI0
		null, // Y60
		io_w + io_e, // Y61 MCB0.DQ(6,7)
		io_w + io_e, // Y62 MCB0.DQ(4,5)
		io_w + io_e, // Y63 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y64
		null, // Y65
		io_w + io_e, // Y66 MCB0.(CAS,RAS)
		io_w + io_e, // Y67 MCB0.(A6,A5)
		io_w + io_e, // Y68 MCB0.(ODT,A3)
		io_w + io_e, // Y69 MCB0.CLK
		io_w + io_e, // Y70 MCB0.(A1,A0)
		io_w + io_e, // Y71 MCB0.(BA1,BA0)
		// clock row
		null, // Y72 MCB0.MCB
		null, // Y73
		null, // Y74
		null, // Y75
		null, // Y76
		null, // Y77
		null, // Y78
		null, // Y79
		// clock break
		null, // Y80
		null, // Y81
		null, // Y82
		null, // Y83
		io_w + io_e, // Y84 MCB0.(A2,A7)
		io_w + io_e, // Y85 MCB0.(BA2,WE)
		io_w + io_e, // Y86 MCB0.(A4,A10)
		io_w + io_e, // Y87 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y88 MCB0.(A12,CKE)
		null, // Y89
		io_w + io_e, // Y90 MCB0.(A11,RST)
		null, // Y91
		io_w + io_e, // Y92 MCB0.(A14,A13)
		null, // Y93
		null, // Y94
		io_w + io_e, // Y95
		// clock break
		null, // Y96
		io_w + io_e, // Y97
		null, // Y98
		null, // Y99
		io_w + io_e, // Y100
		null, // Y101
		null, // Y102
		io_w + io_e, // Y103
		// clock row
		io_w + io_e, // Y104
		null, // Y105
		io_w + io_e, // Y106
		null, // Y107
		io_w + io_e, // Y108
		null, // Y109
		null, // Y110
		io_w + io_e, // Y111
		// clock break
		null, // Y112
		io_w + io_e, // Y113
		null, // Y114
		io_w + io_e, // Y115
		null, // Y116
		null, // Y117
		io_w + io_e, // Y118
		null, // Y119
		// clock row
		io_w + io_e, // Y120
		null, // Y121
		io_w + io_e, // Y122
		null, // Y123
		io_w + io_e, // Y124
		io_e, // Y125
		io_w, // Y126
		null, // Y127
	}
	rows_pci_ce_split Y24, Y104;
	gts double X12, X25;
	mcb Y72 {
		mui Y59, Y56, Y53, Y50, Y47, Y44, Y41, Y38;
		iop_dq Y52, Y55, Y62, Y61, Y49, Y46, Y40, Y37;
		iop_dqs Y58, Y43;
		io_dm Y63.IOB0, Y63.IOB1;
		iop_clk Y69;
		io_addr Y70.IOB1, Y70.IOB0, Y84.IOB0, Y68.IOB1, Y86.IOB0, Y67.IOB1, Y67.IOB0, Y84.IOB1, Y87.IOB1, Y87.IOB0, Y86.IOB1, Y90.IOB0, Y88.IOB0, Y92.IOB1, Y92.IOB0;
		io_ba Y71.IOB1, Y71.IOB0, Y85.IOB0;
		io_ras Y66.IOB1;
		io_cas Y66.IOB0;
		io_we Y85.IOB1;
		io_odt Y68.IOB0;
		io_cke Y88.IOB1;
		io_reset Y90.IOB1;
	}
	cfg_io D0 = IOB_S35_3;
	cfg_io D1 = IOB_S29_1;
	cfg_io D2 = IOB_S29_0;
	cfg_io D3 = IOB_S10_3;
	cfg_io D4 = IOB_S10_2;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S11_1;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S27_2;
	cfg_io D11 = IOB_S27_1;
	cfg_io D12 = IOB_S27_0;
	cfg_io D13 = IOB_S19_1;
	cfg_io D14 = IOB_S18_3;
	cfg_io D15 = IOB_S18_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S11_0;
	cfg_io FCS_B = IOB_E55_1;
	cfg_io FOE_B = IOB_E55_0;
	cfg_io FWE_B = IOB_E52_1;
	cfg_io LDC = IOB_E52_0;
	cfg_io HDC = IOB_E49_1;
	cfg_io A0 = IOB_E58_0;
	cfg_io A1 = IOB_E58_1;
	cfg_io A2 = IOB_E61_0;
	cfg_io A3 = IOB_E61_1;
	cfg_io A4 = IOB_E69_0;
	cfg_io A5 = IOB_E69_1;
	cfg_io A6 = IOB_E70_0;
	cfg_io A7 = IOB_E70_1;
	cfg_io A8 = IOB_E71_0;
	cfg_io A9 = IOB_E71_1;
	cfg_io A10 = IOB_E84_0;
	cfg_io A11 = IOB_E84_1;
	cfg_io A12 = IOB_E85_0;
	cfg_io A13 = IOB_E85_1;
	cfg_io A14 = IOB_E86_0;
	cfg_io A15 = IOB_E86_1;
	cfg_io A16 = IOB_E87_0;
	cfg_io A17 = IOB_E87_1;
	cfg_io A18 = IOB_E88_0;
	cfg_io A19 = IOB_E88_1;
	cfg_io A20 = IOB_E90_0;
	cfg_io A21 = IOB_E90_1;
	cfg_io A22 = IOB_E92_0;
	cfg_io A23 = IOB_E92_1;
	cfg_io A24 = IOB_E125_0;
	cfg_io A25 = IOB_E125_1;
	cfg_io DOUT = IOB_E3_0;
	cfg_io MOSI = IOB_S35_2;
	cfg_io M0 = IOB_S36_2;
	cfg_io M1 = IOB_S27_3;
	cfg_io CCLK = IOB_S36_3;
	cfg_io USER_CCLK = IOB_S19_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S36_1;
	cfg_io CMP_MOSI = IOB_S36_0;
	cfg_io AWAKE = IOB_E3_1;
	cfg_io SCP0 = IOB_N36_0;
	cfg_io SCP1 = IOB_N36_1;
	cfg_io SCP2 = IOB_N36_2;
	cfg_io SCP3 = IOB_N36_3;
	cfg_io SCP4 = IOB_N35_0;
	cfg_io SCP5 = IOB_N35_1;
	cfg_io SCP6 = IOB_N35_2;
	cfg_io SCP7 = IOB_N35_3;
}

// xc6slx75t xa6slx75t xq6slx75t xc6slx75 xa6slx75 xq6slx75 xc6slx75l xq6slx75l
chip CHIP5 {
	columns {
		io, // X0
		clexl + io_s_outer + io_n_outer, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		clexl + io_s + io_n, // X6
		clexm + io_s_outer + io_n_outer, // X7
		dsp, // X8 FOLD
		clexl, // X9
		clexm, // X10
		clexl, // X11
		clexm, // X12
		clexl, // X13
		bram, // X14 LGT
		clexm, // X15
		clexl, // X16
		clexm, // X17
		clexl, // X18
		clexm + io_s + io_n, // X19
		clexl_clk + io_s + io_n, // X20
		clexm + io_s + io_n, // X21
		clexl + io_s_inner + io_n_outer, // X22
		clexm, // X23
		clexl, // X24
		clexm, // X25
		clexl, // X26
		bram, // X27 RGT
		clexl, // X28
		clexm, // X29
		clexl, // X30
		clexm, // X31
		clexl, // X32
		dsp_gt, // X33 FOLD
		clexm + io_s_outer + io_n_outer, // X34
		clexl + io_s + io_n, // X35
		dsp, // X36
		clexm + io_s + io_n, // X37
		clexl + io_s + io_n, // X38
		bram, // X39
		clexm + io_s + io_n, // X40
		clexl + io_s + io_n, // X41
		io, // X42
	}
	cols_clk_fold X8, X33;
	rows {
		null, // Y0
		null, // Y1
		io_w, // Y2
		null, // Y3
		null, // Y4
		io_w, // Y5
		null, // Y6
		io_w, // Y7
		// clock row
		null, // Y8
		io_w, // Y9
		null, // Y10
		io_w, // Y11
		null, // Y12
		null, // Y13
		io_w, // Y14
		null, // Y15
		// clock break
		io_w, // Y16
		null, // Y17
		io_w, // Y18
		null, // Y19
		null, // Y20
		io_w, // Y21
		io_e, // Y22
		io_w, // Y23
		// clock row
		null, // Y24
		io_w + io_e, // Y25
		null, // Y26
		io_w + io_e, // Y27
		null, // Y28
		null, // Y29
		io_w + io_e, // Y30
		null, // Y31
		// clock break
		io_w + io_e, // Y32
		null, // Y33
		io_w + io_e, // Y34
		null, // Y35
		null, // Y36
		io_w + io_e, // Y37
		null, // Y38
		io_w + io_e, // Y39
		// clock row
		null, // Y40
		io_w + io_e, // Y41
		null, // Y42
		io_w + io_e, // Y43
		null, // Y44
		null, // Y45
		io_w + io_e, // Y46
		null, // Y47
		// clock break
		io_w + io_e, // Y48
		null, // Y49
		io_w + io_e, // Y50
		null, // Y51
		null, // Y52
		io_w + io_e, // Y53
		null, // Y54
		io_w + io_e, // Y55
		// clock row
		io_w + io_e, // Y56
		null, // Y57
		null, // Y58
		io_w + io_e, // Y59
		null, // Y60
		io_w + io_e, // Y61
		null, // Y62
		null, // Y63
		// clock break
		io_w + io_e, // Y64
		null, // Y65
		io_w + io_e, // Y66
		io_w + io_e, // Y67
		io_w + io_e, // Y68
		io_w + io_e, // Y69 MCB0.DQ(14,15)
		null, // Y70 MCB0.MUI7
		null, // Y71
		// clock row
		io_w + io_e, // Y72 MCB0.DQ(12,13)
		null, // Y73 MCB0.MUI6
		null, // Y74
		io_w + io_e, // Y75 MCB0.DQS1
		null, // Y76 MCB0.MUI5
		null, // Y77
		io_w + io_e, // Y78 MCB0.DQ(10,11)
		null, // Y79 MCB0.MUI4
		// clock break
		null, // Y80
		io_w + io_e, // Y81 MCB0.DQ(8,9)
		null, // Y82 MCB0.MUI3
		null, // Y83
		io_w + io_e, // Y84 MCB0.DQ(0,1)
		null, // Y85 MCB0.MUI2
		null, // Y86
		io_w + io_e, // Y87 MCB0.DQ(2,3)
		// clock row
		null, // Y88 MCB0.MUI1
		null, // Y89
		io_w + io_e, // Y90 MCB0.DQS0
		null, // Y91 MCB0.MUI0
		null, // Y92
		io_w + io_e, // Y93 MCB0.DQ(6,7)
		io_w + io_e, // Y94 MCB0.DQ(4,5)
		io_w + io_e, // Y95 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y96
		null, // Y97
		io_w + io_e, // Y98 MCB0.(CAS,RAS)
		io_w + io_e, // Y99 MCB0.(A6,A5)
		io_w + io_e, // Y100 MCB0.(ODT,A3)
		io_w + io_e, // Y101 MCB0.CLK
		io_w + io_e, // Y102 MCB0.(A1,A0)
		io_w + io_e, // Y103 MCB0.(BA1,BA0)
		// clock row
		null, // Y104 MCB0.MCB
		null, // Y105
		null, // Y106
		null, // Y107
		null, // Y108
		null, // Y109
		null, // Y110
		null, // Y111
		// clock break
		null, // Y112
		null, // Y113
		null, // Y114
		null, // Y115
		io_w + io_e, // Y116 MCB0.(A2,A7)
		io_w + io_e, // Y117 MCB0.(BA2,WE)
		io_w + io_e, // Y118 MCB0.(A4,A10)
		io_w + io_e, // Y119 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y120 MCB0.(A12,CKE)
		null, // Y121
		io_w + io_e, // Y122 MCB0.(A11,RST)
		null, // Y123
		io_w + io_e, // Y124 MCB0.(A14,A13)
		null, // Y125
		io_w + io_e, // Y126
		// right bank split
		io_w + io_e, // Y127
		// clock break
		// left bank split
		// MCB split
		null, // Y128
		null, // Y129
		null, // Y130
		null, // Y131
		io_w + io_e, // Y132
		io_w + io_e, // Y133 MCB1.DQ(14,15)
		null, // Y134 MCB1.MUI7
		null, // Y135
		// clock row
		io_w + io_e, // Y136 MCB1.DQ(12,13)
		null, // Y137 MCB1.MUI6
		null, // Y138
		io_w + io_e, // Y139 MCB1.DQS1
		null, // Y140 MCB1.MUI5
		null, // Y141
		io_w + io_e, // Y142 MCB1.DQ(10,11)
		null, // Y143 MCB1.MUI4
		// clock break
		null, // Y144
		io_w + io_e, // Y145 MCB1.DQ(8,9)
		null, // Y146 MCB1.MUI3
		null, // Y147
		io_w + io_e, // Y148 MCB1.DQ(0,1)
		null, // Y149 MCB1.MUI2
		null, // Y150
		io_w + io_e, // Y151 MCB1.DQ(2,3)
		// clock row
		null, // Y152 MCB1.MUI1
		null, // Y153
		io_w + io_e, // Y154 MCB1.DQS0
		null, // Y155 MCB1.MUI0
		null, // Y156
		io_w + io_e, // Y157 MCB1.DQ(6,7)
		io_w + io_e, // Y158 MCB1.DQ(4,5)
		io_w + io_e, // Y159 MCB1.(DM0,DM1)
		// clock break
		null, // Y160
		null, // Y161
		io_w + io_e, // Y162 MCB1.(CAS,RAS)
		io_w + io_e, // Y163 MCB1.(A6,A5)
		io_w + io_e, // Y164 MCB1.(ODT,A3)
		io_w + io_e, // Y165 MCB1.CLK
		io_w + io_e, // Y166 MCB1.(A1,A0)
		io_w + io_e, // Y167 MCB1.(BA1,BA0)
		// clock row
		null, // Y168 MCB1.MCB
		null, // Y169
		null, // Y170
		null, // Y171
		null, // Y172
		null, // Y173
		null, // Y174
		null, // Y175
		// clock break
		null, // Y176
		null, // Y177
		null, // Y178
		null, // Y179
		io_w + io_e, // Y180 MCB1.(A2,A7)
		io_w + io_e, // Y181 MCB1.(BA2,WE)
		io_w + io_e, // Y182 MCB1.(A4,A10)
		io_w + io_e, // Y183 MCB1.(A9,A8)
		// clock row
		io_w + io_e, // Y184 MCB1.(A12,CKE)
		null, // Y185
		io_w + io_e, // Y186 MCB1.(A11,RST)
		null, // Y187
		io_w + io_e, // Y188 MCB1.(A14,A13)
		io_e, // Y189
		io_w, // Y190
		null, // Y191
	}
	rows_pci_ce_split Y40, Y152;
	rows_bank_split Y128, Y127;
	row_mcb_split Y128;
	gts quad X14, X27;
	mcb Y104 {
		mui Y91, Y88, Y85, Y82, Y79, Y76, Y73, Y70;
		iop_dq Y84, Y87, Y94, Y93, Y81, Y78, Y72, Y69;
		iop_dqs Y90, Y75;
		io_dm Y95.IOB0, Y95.IOB1;
		iop_clk Y101;
		io_addr Y102.IOB1, Y102.IOB0, Y116.IOB0, Y100.IOB1, Y118.IOB0, Y99.IOB1, Y99.IOB0, Y116.IOB1, Y119.IOB1, Y119.IOB0, Y118.IOB1, Y122.IOB0, Y120.IOB0, Y124.IOB1, Y124.IOB0;
		io_ba Y103.IOB1, Y103.IOB0, Y117.IOB0;
		io_ras Y98.IOB1;
		io_cas Y98.IOB0;
		io_we Y117.IOB1;
		io_odt Y100.IOB0;
		io_cke Y120.IOB1;
		io_reset Y122.IOB1;
	}
	mcb Y168 {
		mui Y155, Y152, Y149, Y146, Y143, Y140, Y137, Y134;
		iop_dq Y148, Y151, Y158, Y157, Y145, Y142, Y136, Y133;
		iop_dqs Y154, Y139;
		io_dm Y159.IOB0, Y159.IOB1;
		iop_clk Y165;
		io_addr Y166.IOB1, Y166.IOB0, Y180.IOB0, Y164.IOB1, Y182.IOB0, Y163.IOB1, Y163.IOB0, Y180.IOB1, Y183.IOB1, Y183.IOB0, Y182.IOB1, Y186.IOB0, Y184.IOB0, Y188.IOB1, Y188.IOB0;
		io_ba Y167.IOB1, Y167.IOB0, Y181.IOB0;
		io_ras Y162.IOB1;
		io_cas Y162.IOB0;
		io_we Y181.IOB1;
		io_odt Y164.IOB0;
		io_cke Y184.IOB1;
		io_reset Y186.IOB1;
	}
	cfg_io D0 = IOB_S40_3;
	cfg_io D1 = IOB_S38_1;
	cfg_io D2 = IOB_S38_0;
	cfg_io D3 = IOB_S5_1;
	cfg_io D4 = IOB_S5_0;
	cfg_io D5 = IOB_S4_1;
	cfg_io D6 = IOB_S4_0;
	cfg_io D7 = IOB_S5_3;
	cfg_io D8 = IOB_S2_1;
	cfg_io D9 = IOB_S2_0;
	cfg_io D10 = IOB_S37_2;
	cfg_io D11 = IOB_S37_1;
	cfg_io D12 = IOB_S37_0;
	cfg_io D13 = IOB_S21_1;
	cfg_io D14 = IOB_S20_3;
	cfg_io D15 = IOB_S20_2;
	cfg_io CSO_B = IOB_S1_2;
	cfg_io INIT_B = IOB_S1_3;
	cfg_io RDWR_B = IOB_S5_2;
	cfg_io FCS_B = IOB_E87_1;
	cfg_io FOE_B = IOB_E87_0;
	cfg_io FWE_B = IOB_E84_1;
	cfg_io LDC = IOB_E84_0;
	cfg_io HDC = IOB_E81_1;
	cfg_io A0 = IOB_E90_0;
	cfg_io A1 = IOB_E90_1;
	cfg_io A2 = IOB_E93_0;
	cfg_io A3 = IOB_E93_1;
	cfg_io A4 = IOB_E101_0;
	cfg_io A5 = IOB_E101_1;
	cfg_io A6 = IOB_E102_0;
	cfg_io A7 = IOB_E102_1;
	cfg_io A8 = IOB_E103_0;
	cfg_io A9 = IOB_E103_1;
	cfg_io A10 = IOB_E116_0;
	cfg_io A11 = IOB_E116_1;
	cfg_io A12 = IOB_E117_0;
	cfg_io A13 = IOB_E117_1;
	cfg_io A14 = IOB_E118_0;
	cfg_io A15 = IOB_E118_1;
	cfg_io A16 = IOB_E119_0;
	cfg_io A17 = IOB_E119_1;
	cfg_io A18 = IOB_E120_0;
	cfg_io A19 = IOB_E120_1;
	cfg_io A20 = IOB_E122_0;
	cfg_io A21 = IOB_E122_1;
	cfg_io A22 = IOB_E124_0;
	cfg_io A23 = IOB_E124_1;
	cfg_io A24 = IOB_E189_0;
	cfg_io A25 = IOB_E189_1;
	cfg_io DOUT = IOB_E22_0;
	cfg_io MOSI = IOB_S40_2;
	cfg_io M0 = IOB_S41_2;
	cfg_io M1 = IOB_S37_3;
	cfg_io CCLK = IOB_S41_3;
	cfg_io USER_CCLK = IOB_S21_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S41_1;
	cfg_io CMP_MOSI = IOB_S41_0;
	cfg_io AWAKE = IOB_E22_1;
	cfg_io SCP0 = IOB_N41_0;
	cfg_io SCP1 = IOB_N41_1;
	cfg_io SCP2 = IOB_N41_2;
	cfg_io SCP3 = IOB_N41_3;
	cfg_io SCP4 = IOB_N40_0;
	cfg_io SCP5 = IOB_N40_1;
	cfg_io SCP6 = IOB_N40_2;
	cfg_io SCP7 = IOB_N40_3;
	has_encrypt;
}

// xc6slx100t xc6slx100 xa6slx100 xc6slx100l
chip CHIP6 {
	columns {
		io, // X0
		clexm + io_s_outer + io_n_outer, // X1
		clexl + io_s + io_n, // X2
		bram, // X3
		clexm + io_s + io_n, // X4
		clexl + io_s + io_n, // X5
		dsp, // X6
		clexm + io_s + io_n, // X7
		clexl, // X8
		clexm + io_s + io_n, // X9
		clexl + io_s + io_n, // X10
		bram, // X11
		clexm + io_s + io_n, // X12
		clexl + io_s + io_n, // X13
		clexm + io_s + io_n, // X14
		dsp, // X15 FOLD
		clexl, // X16
		clexm, // X17
		clexl, // X18
		clexm, // X19
		clexl, // X20
		bram, // X21 LGT
		clexm, // X22
		clexl, // X23
		clexm, // X24
		clexl, // X25
		clexm + io_s + io_n, // X26
		clexl_clk + io_s + io_n, // X27
		clexm + io_s + io_n, // X28
		clexl + io_s_inner + io_n_outer, // X29
		clexm, // X30
		clexl, // X31
		clexm, // X32
		clexl, // X33
		bram, // X34 RGT
		clexl, // X35
		clexm, // X36
		clexl, // X37
		clexm, // X38
		clexl, // X39
		dsp_gt, // X40 FOLD
		clexm + io_s + io_n, // X41
		clexl + io_s + io_n, // X42
		clexm, // X43
		clexl + io_s + io_n, // X44
		bram, // X45
		clexm + io_s + io_n, // X46
		clexl + io_s + io_n, // X47
		clexm, // X48
		clexl + io_s + io_n, // X49
		dsp, // X50
		clexm + io_s + io_n, // X51
		clexl + io_s + io_n, // X52
		bram, // X53
		clexm + io_s + io_n, // X54
		clexl + io_s + io_n, // X55
		io, // X56
	}
	cols_clk_fold X15, X40;
	rows {
		null, // Y0
		null, // Y1
		io_w, // Y2
		null, // Y3
		null, // Y4
		io_w, // Y5
		null, // Y6
		io_w, // Y7
		// clock row
		null, // Y8
		io_w, // Y9
		null, // Y10
		io_w, // Y11
		null, // Y12
		null, // Y13
		io_w, // Y14
		null, // Y15
		// clock break
		io_w, // Y16
		null, // Y17
		io_w, // Y18
		null, // Y19
		null, // Y20
		io_w, // Y21
		io_e, // Y22
		io_w, // Y23
		// clock row
		null, // Y24
		io_w + io_e, // Y25
		null, // Y26
		io_w + io_e, // Y27
		null, // Y28
		null, // Y29
		io_w + io_e, // Y30
		null, // Y31
		// clock break
		io_w + io_e, // Y32
		null, // Y33
		io_w + io_e, // Y34
		null, // Y35
		null, // Y36
		io_w + io_e, // Y37
		null, // Y38
		io_w + io_e, // Y39
		// clock row
		null, // Y40
		io_w + io_e, // Y41
		null, // Y42
		io_w + io_e, // Y43
		null, // Y44
		null, // Y45
		io_w + io_e, // Y46
		null, // Y47
		// clock break
		io_w + io_e, // Y48
		null, // Y49
		io_w + io_e, // Y50
		null, // Y51
		null, // Y52
		io_w + io_e, // Y53
		null, // Y54
		io_w + io_e, // Y55
		// clock row
		io_w + io_e, // Y56
		null, // Y57
		null, // Y58
		io_w + io_e, // Y59
		null, // Y60
		io_w + io_e, // Y61
		null, // Y62
		null, // Y63
		// clock break
		io_w + io_e, // Y64
		null, // Y65
		io_w + io_e, // Y66
		io_w + io_e, // Y67
		io_w + io_e, // Y68
		io_w + io_e, // Y69 MCB0.DQ(14,15)
		null, // Y70 MCB0.MUI7
		null, // Y71
		// clock row
		io_w + io_e, // Y72 MCB0.DQ(12,13)
		null, // Y73 MCB0.MUI6
		null, // Y74
		io_w + io_e, // Y75 MCB0.DQS1
		null, // Y76 MCB0.MUI5
		null, // Y77
		io_w + io_e, // Y78 MCB0.DQ(10,11)
		null, // Y79 MCB0.MUI4
		// clock break
		null, // Y80
		io_w + io_e, // Y81 MCB0.DQ(8,9)
		null, // Y82 MCB0.MUI3
		null, // Y83
		io_w + io_e, // Y84 MCB0.DQ(0,1)
		null, // Y85 MCB0.MUI2
		null, // Y86
		io_w + io_e, // Y87 MCB0.DQ(2,3)
		// clock row
		null, // Y88 MCB0.MUI1
		null, // Y89
		io_w + io_e, // Y90 MCB0.DQS0
		null, // Y91 MCB0.MUI0
		null, // Y92
		io_w + io_e, // Y93 MCB0.DQ(6,7)
		io_w + io_e, // Y94 MCB0.DQ(4,5)
		io_w + io_e, // Y95 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y96
		null, // Y97
		io_w + io_e, // Y98 MCB0.(CAS,RAS)
		io_w + io_e, // Y99 MCB0.(A6,A5)
		io_w + io_e, // Y100 MCB0.(ODT,A3)
		io_w + io_e, // Y101 MCB0.CLK
		io_w + io_e, // Y102 MCB0.(A1,A0)
		io_w + io_e, // Y103 MCB0.(BA1,BA0)
		// clock row
		null, // Y104 MCB0.MCB
		null, // Y105
		null, // Y106
		null, // Y107
		null, // Y108
		null, // Y109
		null, // Y110
		null, // Y111
		// clock break
		null, // Y112
		null, // Y113
		null, // Y114
		null, // Y115
		io_w + io_e, // Y116 MCB0.(A2,A7)
		io_w + io_e, // Y117 MCB0.(BA2,WE)
		io_w + io_e, // Y118 MCB0.(A4,A10)
		io_w + io_e, // Y119 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y120 MCB0.(A12,CKE)
		null, // Y121
		io_w + io_e, // Y122 MCB0.(A11,RST)
		null, // Y123
		io_w + io_e, // Y124 MCB0.(A14,A13)
		null, // Y125
		io_w + io_e, // Y126
		// right bank split
		io_w + io_e, // Y127
		// clock break
		// left bank split
		// MCB split
		null, // Y128
		null, // Y129
		null, // Y130
		null, // Y131
		io_w + io_e, // Y132
		io_w + io_e, // Y133 MCB1.DQ(14,15)
		null, // Y134 MCB1.MUI7
		null, // Y135
		// clock row
		io_w + io_e, // Y136 MCB1.DQ(12,13)
		null, // Y137 MCB1.MUI6
		null, // Y138
		io_w + io_e, // Y139 MCB1.DQS1
		null, // Y140 MCB1.MUI5
		null, // Y141
		io_w + io_e, // Y142 MCB1.DQ(10,11)
		null, // Y143 MCB1.MUI4
		// clock break
		null, // Y144
		io_w + io_e, // Y145 MCB1.DQ(8,9)
		null, // Y146 MCB1.MUI3
		null, // Y147
		io_w + io_e, // Y148 MCB1.DQ(0,1)
		null, // Y149 MCB1.MUI2
		null, // Y150
		io_w + io_e, // Y151 MCB1.DQ(2,3)
		// clock row
		null, // Y152 MCB1.MUI1
		null, // Y153
		io_w + io_e, // Y154 MCB1.DQS0
		null, // Y155 MCB1.MUI0
		null, // Y156
		io_w + io_e, // Y157 MCB1.DQ(6,7)
		io_w + io_e, // Y158 MCB1.DQ(4,5)
		io_w + io_e, // Y159 MCB1.(DM0,DM1)
		// clock break
		null, // Y160
		null, // Y161
		io_w + io_e, // Y162 MCB1.(CAS,RAS)
		io_w + io_e, // Y163 MCB1.(A6,A5)
		io_w + io_e, // Y164 MCB1.(ODT,A3)
		io_w + io_e, // Y165 MCB1.CLK
		io_w + io_e, // Y166 MCB1.(A1,A0)
		io_w + io_e, // Y167 MCB1.(BA1,BA0)
		// clock row
		null, // Y168 MCB1.MCB
		null, // Y169
		null, // Y170
		null, // Y171
		null, // Y172
		null, // Y173
		null, // Y174
		null, // Y175
		// clock break
		null, // Y176
		null, // Y177
		null, // Y178
		null, // Y179
		io_w + io_e, // Y180 MCB1.(A2,A7)
		io_w + io_e, // Y181 MCB1.(BA2,WE)
		io_w + io_e, // Y182 MCB1.(A4,A10)
		io_w + io_e, // Y183 MCB1.(A9,A8)
		// clock row
		io_w + io_e, // Y184 MCB1.(A12,CKE)
		null, // Y185
		io_w + io_e, // Y186 MCB1.(A11,RST)
		null, // Y187
		io_w + io_e, // Y188 MCB1.(A14,A13)
		io_e, // Y189
		io_w, // Y190
		null, // Y191
	}
	rows_pci_ce_split Y40, Y152;
	rows_bank_split Y128, Y127;
	row_mcb_split Y128;
	gts quad X21, X34;
	mcb Y104 {
		mui Y91, Y88, Y85, Y82, Y79, Y76, Y73, Y70;
		iop_dq Y84, Y87, Y94, Y93, Y81, Y78, Y72, Y69;
		iop_dqs Y90, Y75;
		io_dm Y95.IOB0, Y95.IOB1;
		iop_clk Y101;
		io_addr Y102.IOB1, Y102.IOB0, Y116.IOB0, Y100.IOB1, Y118.IOB0, Y99.IOB1, Y99.IOB0, Y116.IOB1, Y119.IOB1, Y119.IOB0, Y118.IOB1, Y122.IOB0, Y120.IOB0, Y124.IOB1, Y124.IOB0;
		io_ba Y103.IOB1, Y103.IOB0, Y117.IOB0;
		io_ras Y98.IOB1;
		io_cas Y98.IOB0;
		io_we Y117.IOB1;
		io_odt Y100.IOB0;
		io_cke Y120.IOB1;
		io_reset Y122.IOB1;
	}
	mcb Y168 {
		mui Y155, Y152, Y149, Y146, Y143, Y140, Y137, Y134;
		iop_dq Y148, Y151, Y158, Y157, Y145, Y142, Y136, Y133;
		iop_dqs Y154, Y139;
		io_dm Y159.IOB0, Y159.IOB1;
		iop_clk Y165;
		io_addr Y166.IOB1, Y166.IOB0, Y180.IOB0, Y164.IOB1, Y182.IOB0, Y163.IOB1, Y163.IOB0, Y180.IOB1, Y183.IOB1, Y183.IOB0, Y182.IOB1, Y186.IOB0, Y184.IOB0, Y188.IOB1, Y188.IOB0;
		io_ba Y167.IOB1, Y167.IOB0, Y181.IOB0;
		io_ras Y162.IOB1;
		io_cas Y162.IOB0;
		io_we Y181.IOB1;
		io_odt Y164.IOB0;
		io_cke Y184.IOB1;
		io_reset Y186.IOB1;
	}
	cfg_io D0 = IOB_S54_3;
	cfg_io D1 = IOB_S47_1;
	cfg_io D2 = IOB_S47_0;
	cfg_io D3 = IOB_S9_3;
	cfg_io D4 = IOB_S9_2;
	cfg_io D5 = IOB_S4_1;
	cfg_io D6 = IOB_S4_0;
	cfg_io D7 = IOB_S10_1;
	cfg_io D8 = IOB_S2_1;
	cfg_io D9 = IOB_S2_0;
	cfg_io D10 = IOB_S46_2;
	cfg_io D11 = IOB_S46_1;
	cfg_io D12 = IOB_S46_0;
	cfg_io D13 = IOB_S28_1;
	cfg_io D14 = IOB_S27_3;
	cfg_io D15 = IOB_S27_2;
	cfg_io CSO_B = IOB_S1_2;
	cfg_io INIT_B = IOB_S1_3;
	cfg_io RDWR_B = IOB_S10_0;
	cfg_io FCS_B = IOB_E87_1;
	cfg_io FOE_B = IOB_E87_0;
	cfg_io FWE_B = IOB_E84_1;
	cfg_io LDC = IOB_E84_0;
	cfg_io HDC = IOB_E81_1;
	cfg_io A0 = IOB_E90_0;
	cfg_io A1 = IOB_E90_1;
	cfg_io A2 = IOB_E93_0;
	cfg_io A3 = IOB_E93_1;
	cfg_io A4 = IOB_E101_0;
	cfg_io A5 = IOB_E101_1;
	cfg_io A6 = IOB_E102_0;
	cfg_io A7 = IOB_E102_1;
	cfg_io A8 = IOB_E103_0;
	cfg_io A9 = IOB_E103_1;
	cfg_io A10 = IOB_E116_0;
	cfg_io A11 = IOB_E116_1;
	cfg_io A12 = IOB_E117_0;
	cfg_io A13 = IOB_E117_1;
	cfg_io A14 = IOB_E118_0;
	cfg_io A15 = IOB_E118_1;
	cfg_io A16 = IOB_E119_0;
	cfg_io A17 = IOB_E119_1;
	cfg_io A18 = IOB_E120_0;
	cfg_io A19 = IOB_E120_1;
	cfg_io A20 = IOB_E122_0;
	cfg_io A21 = IOB_E122_1;
	cfg_io A22 = IOB_E124_0;
	cfg_io A23 = IOB_E124_1;
	cfg_io A24 = IOB_E189_0;
	cfg_io A25 = IOB_E189_1;
	cfg_io DOUT = IOB_E22_0;
	cfg_io MOSI = IOB_S54_2;
	cfg_io M0 = IOB_S55_2;
	cfg_io M1 = IOB_S46_3;
	cfg_io CCLK = IOB_S55_3;
	cfg_io USER_CCLK = IOB_S28_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S55_1;
	cfg_io CMP_MOSI = IOB_S55_0;
	cfg_io AWAKE = IOB_E22_1;
	cfg_io SCP0 = IOB_N55_0;
	cfg_io SCP1 = IOB_N55_1;
	cfg_io SCP2 = IOB_N55_2;
	cfg_io SCP3 = IOB_N55_3;
	cfg_io SCP4 = IOB_N54_0;
	cfg_io SCP5 = IOB_N54_1;
	cfg_io SCP6 = IOB_N54_2;
	cfg_io SCP7 = IOB_N54_3;
	has_encrypt;
}

// xc6slx150t xq6slx150t xc6slx150 xq6slx150 xc6slx150l xq6slx150l
chip CHIP7 {
	columns {
		io, // X0
		clexl + io_s + io_n, // X1
		clexm + io_s + io_n, // X2
		bram, // X3
		clexl + io_s + io_n, // X4
		clexm + io_s + io_n, // X5
		dsp, // X6
		clexl + io_s + io_n, // X7
		clexm + io_s + io_n, // X8
		clexl, // X9
		clexm + io_s + io_n, // X10
		clexl + io_s + io_n, // X11
		clexm, // X12
		clexl, // X13
		clexm + io_s + io_n, // X14
		clexl + io_s + io_n, // X15
		clexm + io_s + io_n, // X16
		bram, // X17
		clexl + io_s + io_n, // X18
		clexm + io_s + io_n, // X19
		clexl, // X20
		dsp, // X21 FOLD
		clexl, // X22
		clexm, // X23
		clexl, // X24
		clexm, // X25
		clexl, // X26
		bram, // X27 LGT
		clexm, // X28
		clexl, // X29
		clexm, // X30
		clexl, // X31
		clexm, // X32
		clexl + io_s_inner + io_n_outer, // X33
		clexm, // X34
		clexl + io_s + io_n, // X35
		clexm + io_s + io_n, // X36
		clexl, // X37
		clexm + io_s + io_n, // X38
		clexl_clk + io_s + io_n, // X39
		clexm + io_s + io_n, // X40
		clexl + io_s + io_n, // X41
		clexm, // X42
		clexl + io_s + io_n_outer, // X43
		clexm + io_s_inner + io_n, // X44
		clexl, // X45
		clexm, // X46
		clexl, // X47
		clexm, // X48
		clexl, // X49
		bram, // X50 RGT
		clexl, // X51
		clexm, // X52
		clexl, // X53
		clexm, // X54
		clexl, // X55
		dsp_gt, // X56 FOLD
		clexl, // X57
		clexm + io_s + io_n, // X58
		clexl + io_s + io_n, // X59
		bram, // X60
		clexm + io_s + io_n, // X61
		clexl + io_s + io_n, // X62
		clexm, // X63
		clexl + io_s + io_n, // X64
		clexm + io_s + io_n, // X65
		clexl, // X66
		clexm + io_s + io_n, // X67
		clexl + io_s + io_n, // X68
		dsp, // X69
		clexm + io_s + io_n, // X70
		clexl + io_s_inner + io_n, // X71
		bram, // X72
		clexm + io_s + io_n, // X73
		clexl + io_s + io_n, // X74
		io, // X75
	}
	cols_clk_fold X21, X56;
	rows {
		null, // Y0
		null, // Y1
		io_w, // Y2
		null, // Y3
		null, // Y4
		io_w, // Y5
		null, // Y6
		io_w, // Y7
		// clock row
		null, // Y8
		io_w, // Y9
		null, // Y10
		io_w, // Y11
		null, // Y12
		null, // Y13
		io_w, // Y14
		null, // Y15
		// clock break
		io_w, // Y16
		null, // Y17
		io_w, // Y18
		null, // Y19
		null, // Y20
		io_w, // Y21
		io_e, // Y22
		io_w, // Y23
		// clock row
		null, // Y24
		io_w + io_e, // Y25
		null, // Y26
		io_w + io_e, // Y27
		null, // Y28
		null, // Y29
		io_w + io_e, // Y30
		null, // Y31
		// clock break
		io_w + io_e, // Y32
		null, // Y33
		io_w + io_e, // Y34
		null, // Y35
		null, // Y36
		io_w + io_e, // Y37
		null, // Y38
		io_w + io_e, // Y39
		// clock row
		null, // Y40
		io_w + io_e, // Y41
		null, // Y42
		io_w + io_e, // Y43
		null, // Y44
		null, // Y45
		io_w + io_e, // Y46
		null, // Y47
		// clock break
		io_w + io_e, // Y48
		null, // Y49
		io_w + io_e, // Y50
		null, // Y51
		null, // Y52
		io_w + io_e, // Y53
		null, // Y54
		io_w + io_e, // Y55
		// clock row
		io_w + io_e, // Y56
		null, // Y57
		null, // Y58
		io_w + io_e, // Y59
		null, // Y60
		io_w + io_e, // Y61
		null, // Y62
		null, // Y63
		// clock break
		io_w + io_e, // Y64
		null, // Y65
		io_w + io_e, // Y66
		io_w + io_e, // Y67
		io_w + io_e, // Y68
		io_w + io_e, // Y69 MCB0.DQ(14,15)
		null, // Y70 MCB0.MUI7
		null, // Y71
		// clock row
		io_w + io_e, // Y72 MCB0.DQ(12,13)
		null, // Y73 MCB0.MUI6
		null, // Y74
		io_w + io_e, // Y75 MCB0.DQS1
		null, // Y76 MCB0.MUI5
		null, // Y77
		io_w + io_e, // Y78 MCB0.DQ(10,11)
		null, // Y79 MCB0.MUI4
		// clock break
		null, // Y80
		io_w + io_e, // Y81 MCB0.DQ(8,9)
		null, // Y82 MCB0.MUI3
		null, // Y83
		io_w + io_e, // Y84 MCB0.DQ(0,1)
		null, // Y85 MCB0.MUI2
		null, // Y86
		io_w + io_e, // Y87 MCB0.DQ(2,3)
		// clock row
		null, // Y88 MCB0.MUI1
		null, // Y89
		io_w + io_e, // Y90 MCB0.DQS0
		null, // Y91 MCB0.MUI0
		null, // Y92
		io_w + io_e, // Y93 MCB0.DQ(6,7)
		io_w + io_e, // Y94 MCB0.DQ(4,5)
		io_w + io_e, // Y95 MCB0.(DM0,DM1)
		// clock break
		// spine row
		null, // Y96
		null, // Y97
		io_w + io_e, // Y98 MCB0.(CAS,RAS)
		io_w + io_e, // Y99 MCB0.(A6,A5)
		io_w + io_e, // Y100 MCB0.(ODT,A3)
		io_w + io_e, // Y101 MCB0.CLK
		io_w + io_e, // Y102 MCB0.(A1,A0)
		io_w + io_e, // Y103 MCB0.(BA1,BA0)
		// clock row
		null, // Y104 MCB0.MCB
		null, // Y105
		null, // Y106
		null, // Y107
		null, // Y108
		null, // Y109
		null, // Y110
		null, // Y111
		// clock break
		null, // Y112
		null, // Y113
		null, // Y114
		null, // Y115
		io_w + io_e, // Y116 MCB0.(A2,A7)
		io_w + io_e, // Y117 MCB0.(BA2,WE)
		io_w + io_e, // Y118 MCB0.(A4,A10)
		io_w + io_e, // Y119 MCB0.(A9,A8)
		// clock row
		io_w + io_e, // Y120 MCB0.(A12,CKE)
		null, // Y121
		io_w + io_e, // Y122 MCB0.(A11,RST)
		null, // Y123
		io_w + io_e, // Y124 MCB0.(A14,A13)
		null, // Y125
		io_w + io_e, // Y126
		// right bank split
		io_w + io_e, // Y127
		// clock break
		// left bank split
		// MCB split
		null, // Y128
		null, // Y129
		null, // Y130
		null, // Y131
		io_w + io_e, // Y132
		io_w + io_e, // Y133 MCB1.DQ(14,15)
		null, // Y134 MCB1.MUI7
		null, // Y135
		// clock row
		io_w + io_e, // Y136 MCB1.DQ(12,13)
		null, // Y137 MCB1.MUI6
		null, // Y138
		io_w + io_e, // Y139 MCB1.DQS1
		null, // Y140 MCB1.MUI5
		null, // Y141
		io_w + io_e, // Y142 MCB1.DQ(10,11)
		null, // Y143 MCB1.MUI4
		// clock break
		null, // Y144
		io_w + io_e, // Y145 MCB1.DQ(8,9)
		null, // Y146 MCB1.MUI3
		null, // Y147
		io_w + io_e, // Y148 MCB1.DQ(0,1)
		null, // Y149 MCB1.MUI2
		null, // Y150
		io_w + io_e, // Y151 MCB1.DQ(2,3)
		// clock row
		null, // Y152 MCB1.MUI1
		null, // Y153
		io_w + io_e, // Y154 MCB1.DQS0
		null, // Y155 MCB1.MUI0
		null, // Y156
		io_w + io_e, // Y157 MCB1.DQ(6,7)
		io_w + io_e, // Y158 MCB1.DQ(4,5)
		io_w + io_e, // Y159 MCB1.(DM0,DM1)
		// clock break
		null, // Y160
		null, // Y161
		io_w + io_e, // Y162 MCB1.(CAS,RAS)
		io_w + io_e, // Y163 MCB1.(A6,A5)
		io_w + io_e, // Y164 MCB1.(ODT,A3)
		io_w + io_e, // Y165 MCB1.CLK
		io_w + io_e, // Y166 MCB1.(A1,A0)
		io_w + io_e, // Y167 MCB1.(BA1,BA0)
		// clock row
		null, // Y168 MCB1.MCB
		null, // Y169
		null, // Y170
		null, // Y171
		null, // Y172
		null, // Y173
		null, // Y174
		null, // Y175
		// clock break
		null, // Y176
		null, // Y177
		null, // Y178
		null, // Y179
		io_w + io_e, // Y180 MCB1.(A2,A7)
		io_w + io_e, // Y181 MCB1.(BA2,WE)
		io_w + io_e, // Y182 MCB1.(A4,A10)
		io_w + io_e, // Y183 MCB1.(A9,A8)
		// clock row
		io_w + io_e, // Y184 MCB1.(A12,CKE)
		null, // Y185
		io_w + io_e, // Y186 MCB1.(A11,RST)
		null, // Y187
		io_w + io_e, // Y188 MCB1.(A14,A13)
		io_e, // Y189
		io_w, // Y190
		null, // Y191
	}
	rows_pci_ce_split Y40, Y152;
	rows_bank_split Y128, Y127;
	row_mcb_split Y128;
	gts quad X27, X50;
	mcb Y104 {
		mui Y91, Y88, Y85, Y82, Y79, Y76, Y73, Y70;
		iop_dq Y84, Y87, Y94, Y93, Y81, Y78, Y72, Y69;
		iop_dqs Y90, Y75;
		io_dm Y95.IOB0, Y95.IOB1;
		iop_clk Y101;
		io_addr Y102.IOB1, Y102.IOB0, Y116.IOB0, Y100.IOB1, Y118.IOB0, Y99.IOB1, Y99.IOB0, Y116.IOB1, Y119.IOB1, Y119.IOB0, Y118.IOB1, Y122.IOB0, Y120.IOB0, Y124.IOB1, Y124.IOB0;
		io_ba Y103.IOB1, Y103.IOB0, Y117.IOB0;
		io_ras Y98.IOB1;
		io_cas Y98.IOB0;
		io_we Y117.IOB1;
		io_odt Y100.IOB0;
		io_cke Y120.IOB1;
		io_reset Y122.IOB1;
	}
	mcb Y168 {
		mui Y155, Y152, Y149, Y146, Y143, Y140, Y137, Y134;
		iop_dq Y148, Y151, Y158, Y157, Y145, Y142, Y136, Y133;
		iop_dqs Y154, Y139;
		io_dm Y159.IOB0, Y159.IOB1;
		iop_clk Y165;
		io_addr Y166.IOB1, Y166.IOB0, Y180.IOB0, Y164.IOB1, Y182.IOB0, Y163.IOB1, Y163.IOB0, Y180.IOB1, Y183.IOB1, Y183.IOB0, Y182.IOB1, Y186.IOB0, Y184.IOB0, Y188.IOB1, Y188.IOB0;
		io_ba Y167.IOB1, Y167.IOB0, Y181.IOB0;
		io_ras Y162.IOB1;
		io_cas Y162.IOB0;
		io_we Y181.IOB1;
		io_odt Y164.IOB0;
		io_cke Y184.IOB1;
		io_reset Y186.IOB1;
	}
	cfg_io D0 = IOB_S73_3;
	cfg_io D1 = IOB_S65_3;
	cfg_io D2 = IOB_S65_2;
	cfg_io D3 = IOB_S14_1;
	cfg_io D4 = IOB_S14_0;
	cfg_io D5 = IOB_S2_3;
	cfg_io D6 = IOB_S2_2;
	cfg_io D7 = IOB_S14_3;
	cfg_io D8 = IOB_S1_3;
	cfg_io D9 = IOB_S1_2;
	cfg_io D10 = IOB_S65_0;
	cfg_io D11 = IOB_S64_3;
	cfg_io D12 = IOB_S64_2;
	cfg_io D13 = IOB_S40_1;
	cfg_io D14 = IOB_S39_3;
	cfg_io D15 = IOB_S39_2;
	cfg_io CSO_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S1_1;
	cfg_io RDWR_B = IOB_S14_2;
	cfg_io FCS_B = IOB_E87_1;
	cfg_io FOE_B = IOB_E87_0;
	cfg_io FWE_B = IOB_E84_1;
	cfg_io LDC = IOB_E84_0;
	cfg_io HDC = IOB_E81_1;
	cfg_io A0 = IOB_E90_0;
	cfg_io A1 = IOB_E90_1;
	cfg_io A2 = IOB_E93_0;
	cfg_io A3 = IOB_E93_1;
	cfg_io A4 = IOB_E101_0;
	cfg_io A5 = IOB_E101_1;
	cfg_io A6 = IOB_E102_0;
	cfg_io A7 = IOB_E102_1;
	cfg_io A8 = IOB_E103_0;
	cfg_io A9 = IOB_E103_1;
	cfg_io A10 = IOB_E116_0;
	cfg_io A11 = IOB_E116_1;
	cfg_io A12 = IOB_E117_0;
	cfg_io A13 = IOB_E117_1;
	cfg_io A14 = IOB_E118_0;
	cfg_io A15 = IOB_E118_1;
	cfg_io A16 = IOB_E119_0;
	cfg_io A17 = IOB_E119_1;
	cfg_io A18 = IOB_E120_0;
	cfg_io A19 = IOB_E120_1;
	cfg_io A20 = IOB_E122_0;
	cfg_io A21 = IOB_E122_1;
	cfg_io A22 = IOB_E124_0;
	cfg_io A23 = IOB_E124_1;
	cfg_io A24 = IOB_E189_0;
	cfg_io A25 = IOB_E189_1;
	cfg_io DOUT = IOB_E22_0;
	cfg_io MOSI = IOB_S73_2;
	cfg_io M0 = IOB_S74_2;
	cfg_io M1 = IOB_S65_1;
	cfg_io CCLK = IOB_S74_3;
	cfg_io USER_CCLK = IOB_S40_0;
	cfg_io HSWAP_EN = IOB_N1_3;
	cfg_io CMP_CLK = IOB_S74_1;
	cfg_io CMP_MOSI = IOB_S74_0;
	cfg_io AWAKE = IOB_E22_1;
	cfg_io SCP0 = IOB_N74_0;
	cfg_io SCP1 = IOB_N74_1;
	cfg_io SCP2 = IOB_N74_2;
	cfg_io SCP3 = IOB_N74_3;
	cfg_io SCP4 = IOB_N73_0;
	cfg_io SCP5 = IOB_N73_1;
	cfg_io SCP6 = IOB_N73_2;
	cfg_io SCP7 = IOB_N73_3;
	has_encrypt;
}

// xc6slx9-cpg196 xc6slx9l-cpg196 xc6slx4-cpg196 xc6slx4l-cpg196
bond BOND0 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N9_0;
	pin A9 = IOB_N12_0;
	pin A10 = IOB_N14_2;
	pin A11 = IOB_N14_0;
	pin A12 = IOB_N15_2;
	pin A13 = TDI;
	pin A14 = GND;
	pin B1 = IOB_W62_0;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N8_3;
	pin B7 = IOB_N8_1;
	pin B8 = IOB_N9_1;
	pin B9 = IOB_N12_1;
	pin B10 = IOB_N14_3;
	pin B11 = IOB_N14_1;
	pin B12 = IOB_N15_3;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = IOB_W62_1;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = VCCO0;
	pin C5 = VCCO0;
	pin C6 = GND;
	pin C7 = GND;
	pin C8 = IOB_N9_2;
	pin C9 = VCCO0;
	pin C10 = VCCO0;
	pin C11 = IOB_N15_0;
	pin C12 = IOB_E61_1;
	pin C13 = IOB_E61_0;
	pin C14 = TDO;
	pin D1 = IOB_W55_0;
	pin D2 = IOB_W55_1;
	pin D3 = IOB_W54_0;
	pin D4 = IOB_W54_1;
	pin D5 = GND;
	pin D6 = GND;
	pin D7 = VCCAUX;
	pin D8 = IOB_N9_3;
	pin D9 = GND;
	pin D10 = GND;
	pin D11 = IOB_N15_1;
	pin D12 = VCCO1;
	pin D13 = IOB_E55_1;
	pin D14 = IOB_E55_0;
	pin E1 = IOB_W53_0;
	pin E2 = IOB_W53_1;
	pin E3 = VCCO3;
	pin E4 = VCCO3;
	pin E5 = VCCINT;
	pin E6 = VCCINT;
	pin E7 = VCCAUX;
	pin E8 = GND;
	pin E9 = VCCINT;
	pin E10 = VCCINT;
	pin E11 = GND;
	pin E12 = VCCO1;
	pin E13 = IOB_E54_1;
	pin E14 = IOB_E54_0;
	pin F1 = IOB_W35_0;
	pin F2 = IOB_W35_1;
	pin F3 = IOB_W52_0;
	pin F4 = IOB_W52_1;
	pin F5 = VCCINT;
	pin F6 = VCCINT;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCINT;
	pin F10 = VCCINT;
	pin F11 = IOB_E53_1;
	pin F12 = IOB_E53_0;
	pin F13 = IOB_E34_1;
	pin F14 = IOB_E34_0;
	pin G1 = IOB_W31_0;
	pin G2 = IOB_W31_1;
	pin G3 = VCCO3;
	pin G4 = GND;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = VCCAUX;
	pin G10 = VCCAUX;
	pin G11 = VCCO1;
	pin G12 = VCCO1;
	pin G13 = IOB_E35_1;
	pin G14 = IOB_E35_0;
	pin H1 = IOB_W34_0;
	pin H2 = IOB_W34_1;
	pin H3 = VCCO3;
	pin H4 = GND;
	pin H5 = VCCAUX;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E30_1;
	pin H12 = IOB_E30_0;
	pin H13 = IOB_E31_1;
	pin H14 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W20_0;
	pin J4 = IOB_W20_1;
	pin J5 = VCCINT;
	pin J6 = VCCINT;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = GND;
	pin J11 = IOB_E23_1;
	pin J12 = IOB_E23_0;
	pin J13 = IOB_E26_1;
	pin J14 = IOB_E26_0;
	pin K1 = IOB_W17_0;
	pin K2 = IOB_W17_1;
	pin K3 = VCCO3;
	pin K4 = VCCO3;
	pin K5 = VCCINT;
	pin K6 = VCCINT;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = IOB_E20_1;
	pin K14 = IOB_E20_0;
	pin L1 = IOB_W3_0;
	pin L2 = IOB_W3_1;
	pin L3 = GND;
	pin L4 = IOB_S2_3;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = VCCAUX;
	pin L8 = IOB_S12_1;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = SUSPEND;
	pin L13 = IOB_E4_1;
	pin L14 = IOB_E4_0;
	pin M1 = IOB_W2_0;
	pin M2 = IOB_W2_1;
	pin M3 = GND;
	pin M4 = IOB_S2_2;
	pin M5 = VCCO2;
	pin M6 = VCCO2;
	pin M7 = GND;
	pin M8 = IOB_S12_0;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = GND;
	pin M12 = CMP_CS_B;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E2_0;
	pin N1 = PROG_B;
	pin N2 = IOB_S1_1;
	pin N3 = IOB_S1_3;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S8_3;
	pin N8 = IOB_S9_1;
	pin N9 = IOB_S12_3;
	pin N10 = IOB_S14_1;
	pin N11 = IOB_S14_3;
	pin N12 = IOB_S15_1;
	pin N13 = IOB_S15_3;
	pin N14 = DONE;
	pin P1 = GND;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_2;
	pin P4 = IOB_S2_0;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S4_2;
	pin P7 = IOB_S8_2;
	pin P8 = IOB_S9_0;
	pin P9 = IOB_S12_2;
	pin P10 = IOB_S14_0;
	pin P11 = IOB_S14_2;
	pin P12 = IOB_S15_0;
	pin P13 = IOB_S15_2;
	pin P14 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_N1_2;
	vref IOB_N12_0;
}

// xc6slx9-csg225 xa6slx9-csg225 xc6slx9l-csg225
bond BOND1 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N7_0;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N9_2;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N12_0;
	pin A11 = IOB_N14_2;
	pin A12 = IOB_N15_0;
	pin A13 = IOB_N15_2;
	pin A14 = TCK;
	pin A15 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N4_1;
	pin B6 = GND;
	pin B7 = IOB_N8_1;
	pin B8 = VCCO0;
	pin B9 = IOB_N9_1;
	pin B10 = GND;
	pin B11 = IOB_N14_3;
	pin B12 = VCCO0;
	pin B13 = IOB_N15_3;
	pin B14 = IOB_E61_1;
	pin B15 = IOB_E61_0;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N7_1;
	pin C7 = IOB_N5_2;
	pin C8 = IOB_N9_3;
	pin C9 = IOB_N11_0;
	pin C10 = IOB_N12_1;
	pin C11 = IOB_N14_0;
	pin C12 = IOB_N15_1;
	pin C13 = GND;
	pin C14 = IOB_E54_1;
	pin C15 = IOB_E54_0;
	pin D1 = IOB_W58_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W58_1;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N5_3;
	pin D8 = IOB_N8_2;
	pin D9 = VCCO0;
	pin D10 = IOB_N11_1;
	pin D11 = IOB_N14_1;
	pin D12 = TDO;
	pin D13 = IOB_E52_1;
	pin D14 = VCCO1;
	pin D15 = IOB_E52_0;
	pin E1 = IOB_W55_0;
	pin E2 = IOB_W55_1;
	pin E3 = IOB_W56_0;
	pin E4 = IOB_W54_0;
	pin E5 = IOB_W54_1;
	pin E6 = IOB_N4_3;
	pin E7 = IOB_N8_3;
	pin E8 = IOB_N11_2;
	pin E9 = IOB_N12_2;
	pin E10 = TDI;
	pin E11 = GND;
	pin E12 = VCCAUX;
	pin E13 = TMS;
	pin E14 = IOB_E38_1;
	pin E15 = IOB_E38_0;
	pin F1 = IOB_W37_0;
	pin F2 = GND;
	pin F3 = IOB_W37_1;
	pin F4 = IOB_W53_0;
	pin F5 = IOB_W53_1;
	pin F6 = GND;
	pin F7 = VCCAUX;
	pin F8 = IOB_N11_3;
	pin F9 = VCCINT;
	pin F10 = IOB_N12_3;
	pin F11 = IOB_E56_1;
	pin F12 = IOB_E56_0;
	pin F13 = IOB_E36_1;
	pin F14 = GND;
	pin F15 = IOB_E36_0;
	pin G1 = IOB_W35_0;
	pin G2 = IOB_W35_1;
	pin G3 = IOB_W39_0;
	pin G4 = VCCO3;
	pin G5 = IOB_W39_1;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCINT;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = IOB_E58_1;
	pin G12 = IOB_E58_0;
	pin G13 = IOB_E53_0;
	pin G14 = IOB_E34_1;
	pin G15 = IOB_E34_0;
	pin H1 = IOB_W31_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W31_1;
	pin H4 = IOB_W38_0;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_E55_1;
	pin H11 = IOB_E55_0;
	pin H12 = IOB_E53_1;
	pin H13 = IOB_E31_1;
	pin H14 = VCCO1;
	pin H15 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W34_0;
	pin J4 = IOB_W36_0;
	pin J5 = IOB_W38_1;
	pin J6 = VCCAUX;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E39_1;
	pin J12 = VCCO1;
	pin J13 = IOB_E39_0;
	pin J14 = IOB_E30_1;
	pin J15 = IOB_E30_0;
	pin K1 = IOB_W29_0;
	pin K2 = GND;
	pin K3 = IOB_W29_1;
	pin K4 = IOB_W34_1;
	pin K5 = IOB_W36_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_S8_3;
	pin K9 = VCCAUX;
	pin K10 = IOB_E37_1;
	pin K11 = IOB_E37_0;
	pin K12 = IOB_E35_1;
	pin K13 = IOB_E29_1;
	pin K14 = GND;
	pin K15 = IOB_E29_0;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W26_1;
	pin L3 = IOB_W2_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_S2_2;
	pin L6 = IOB_S2_3;
	pin L7 = IOB_S5_1;
	pin L8 = IOB_S8_2;
	pin L9 = IOB_S12_1;
	pin L10 = CMP_CS_B;
	pin L11 = GND;
	pin L12 = IOB_E35_0;
	pin L13 = SUSPEND;
	pin L14 = IOB_E26_1;
	pin L15 = IOB_E26_0;
	pin M1 = IOB_W23_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_S1_3;
	pin M6 = IOB_S5_0;
	pin M7 = VCCO2;
	pin M8 = IOB_S9_1;
	pin M9 = IOB_S11_3;
	pin M10 = IOB_S12_0;
	pin M11 = IOB_S14_1;
	pin M12 = VCCAUX;
	pin M13 = IOB_E23_1;
	pin M14 = VCCO1;
	pin M15 = IOB_E23_0;
	pin N1 = IOB_W20_0;
	pin N2 = IOB_W20_1;
	pin N3 = GND;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S9_0;
	pin N8 = IOB_S9_3;
	pin N9 = IOB_S11_2;
	pin N10 = IOB_S12_3;
	pin N11 = IOB_S14_0;
	pin N12 = IOB_S15_3;
	pin N13 = GND;
	pin N14 = IOB_E20_1;
	pin N15 = IOB_E20_0;
	pin P1 = IOB_W3_0;
	pin P2 = IOB_W3_1;
	pin P3 = IOB_S1_1;
	pin P4 = VCCO2;
	pin P5 = IOB_S4_1;
	pin P6 = GND;
	pin P7 = IOB_S8_1;
	pin P8 = VCCO2;
	pin P9 = IOB_S11_1;
	pin P10 = GND;
	pin P11 = IOB_S14_3;
	pin P12 = VCCO2;
	pin P13 = IOB_S15_1;
	pin P14 = IOB_E2_1;
	pin P15 = IOB_E2_0;
	pin R1 = GND;
	pin R2 = PROG_B;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S2_0;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S4_2;
	pin R7 = IOB_S8_0;
	pin R8 = IOB_S9_2;
	pin R9 = IOB_S11_0;
	pin R10 = IOB_S12_2;
	pin R11 = IOB_S14_2;
	pin R12 = IOB_S15_2;
	pin R13 = IOB_S15_0;
	pin R14 = DONE;
	pin R15 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S11_0;
	vref IOB_N1_2;
	vref IOB_N11_2;
	vref IOB_N12_0;
}

// xc6slx9-csg324 xa6slx9-csg324 xc6slx9l-csg324
bond BOND2 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N5_2;
	pin A8 = IOB_N7_0;
	pin A9 = IOB_N8_0;
	pin A10 = IOB_N9_0;
	pin A11 = IOB_N11_0;
	pin A12 = IOB_N12_2;
	pin A13 = NC;
	pin A14 = IOB_N12_0;
	pin A15 = IOB_N14_0;
	pin A16 = IOB_N15_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_3;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_1;
	pin B7 = GND;
	pin B8 = IOB_N7_1;
	pin B9 = IOB_N8_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N11_1;
	pin B12 = IOB_N12_3;
	pin B13 = GND;
	pin B14 = IOB_N12_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N15_1;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N1_2;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N5_3;
	pin C8 = IOB_N7_2;
	pin C9 = IOB_N8_2;
	pin C10 = IOB_N9_1;
	pin C11 = IOB_N9_2;
	pin C12 = NC;
	pin C13 = NC;
	pin C14 = IOB_N15_2;
	pin C15 = IOB_N14_1;
	pin C16 = GND;
	pin C17 = IOB_E60_1;
	pin C18 = IOB_E60_0;
	pin D1 = IOB_W55_0;
	pin D2 = IOB_W55_1;
	pin D3 = IOB_W58_0;
	pin D4 = IOB_N1_3;
	pin D5 = GND;
	pin D6 = IOB_N2_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N7_3;
	pin D9 = IOB_N8_3;
	pin D10 = GND;
	pin D11 = IOB_N9_3;
	pin D12 = NC;
	pin D13 = VCCO0;
	pin D14 = IOB_N15_3;
	pin D15 = TDI;
	pin D16 = TDO;
	pin D17 = IOB_E56_1;
	pin D18 = IOB_E56_0;
	pin E1 = IOB_W53_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W53_1;
	pin E4 = IOB_W58_1;
	pin E5 = VCCAUX;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = NC;
	pin E9 = VCCAUX;
	pin E10 = VCCO0;
	pin E11 = NC;
	pin E12 = NC;
	pin E13 = IOB_N14_2;
	pin E14 = VCCAUX;
	pin E15 = GND;
	pin E16 = IOB_E54_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E54_0;
	pin F1 = IOB_W39_0;
	pin F2 = IOB_W39_1;
	pin F3 = IOB_W54_0;
	pin F4 = IOB_W54_1;
	pin F5 = IOB_W60_0;
	pin F6 = IOB_W60_1;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = IOB_N11_2;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N14_3;
	pin F14 = IOB_E58_1;
	pin F15 = IOB_E61_1;
	pin F16 = IOB_E61_0;
	pin F17 = IOB_E52_1;
	pin F18 = IOB_E52_0;
	pin G1 = IOB_W37_0;
	pin G2 = GND;
	pin G3 = IOB_W37_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W56_0;
	pin G7 = VCCINT;
	pin G8 = NC;
	pin G9 = IOB_N11_3;
	pin G10 = VCCAUX;
	pin G11 = NC;
	pin G12 = GND;
	pin G13 = IOB_E55_0;
	pin G14 = IOB_E58_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E37_1;
	pin G17 = GND;
	pin G18 = IOB_E37_0;
	pin H1 = IOB_W30_0;
	pin H2 = IOB_W30_1;
	pin H3 = IOB_W35_0;
	pin H4 = IOB_W35_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = IOB_W56_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E55_1;
	pin H13 = IOB_E39_1;
	pin H14 = IOB_E39_0;
	pin H15 = IOB_E38_1;
	pin H16 = IOB_E38_0;
	pin H17 = IOB_E30_1;
	pin H18 = IOB_E30_0;
	pin J1 = IOB_W29_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W29_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W38_0;
	pin J7 = IOB_W38_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E36_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E29_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E29_0;
	pin K1 = IOB_W23_0;
	pin K2 = IOB_W23_1;
	pin K3 = IOB_W31_0;
	pin K4 = IOB_W31_1;
	pin K5 = IOB_W34_0;
	pin K6 = IOB_W36_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E53_1;
	pin K13 = IOB_E53_0;
	pin K14 = IOB_E36_0;
	pin K15 = IOB_E34_1;
	pin K16 = IOB_E34_0;
	pin K17 = IOB_E26_1;
	pin K18 = IOB_E26_0;
	pin L1 = IOB_W20_0;
	pin L2 = IOB_W20_1;
	pin L3 = IOB_W26_0;
	pin L4 = IOB_W26_1;
	pin L5 = IOB_W34_1;
	pin L6 = IOB_W4_1;
	pin L7 = IOB_W36_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E35_1;
	pin L13 = IOB_E35_0;
	pin L14 = IOB_E3_1;
	pin L15 = IOB_E31_1;
	pin L16 = IOB_E31_0;
	pin L17 = IOB_E23_1;
	pin L18 = IOB_E23_0;
	pin M1 = IOB_W17_0;
	pin M2 = GND;
	pin M3 = IOB_W17_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W4_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = NC;
	pin M9 = VCCAUX;
	pin M10 = NC;
	pin M11 = NC;
	pin M12 = VCCINT;
	pin M13 = IOB_E3_0;
	pin M14 = IOB_E4_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E20_1;
	pin M17 = GND;
	pin M18 = IOB_E20_0;
	pin N1 = IOB_W14_0;
	pin N2 = IOB_W14_1;
	pin N3 = IOB_W2_0;
	pin N4 = IOB_W2_1;
	pin N5 = IOB_S1_3;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = NC;
	pin N9 = NC;
	pin N10 = NC;
	pin N11 = NC;
	pin N12 = IOB_S12_3;
	pin N13 = GND;
	pin N14 = IOB_E4_0;
	pin N15 = IOB_E11_1;
	pin N16 = IOB_E11_0;
	pin N17 = IOB_E17_1;
	pin N18 = IOB_E17_0;
	pin P1 = IOB_W11_0;
	pin P2 = IOB_W11_1;
	pin P3 = IOB_W3_0;
	pin P4 = IOB_W3_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S1_2;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = NC;
	pin P12 = IOB_S12_2;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E2_0;
	pin P17 = IOB_E14_1;
	pin P18 = IOB_E14_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S2_3;
	pin R4 = GND;
	pin R5 = IOB_S4_3;
	pin R6 = VCCO2;
	pin R7 = IOB_S5_1;
	pin R8 = IOB_S8_3;
	pin R9 = GND;
	pin R10 = IOB_S9_3;
	pin R11 = IOB_S11_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S14_3;
	pin R14 = GND;
	pin R15 = IOB_S15_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W8_0;
	pin T2 = IOB_W8_1;
	pin T3 = IOB_S2_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S4_2;
	pin T6 = IOB_S7_3;
	pin T7 = IOB_S5_0;
	pin T8 = IOB_S8_2;
	pin T9 = IOB_S8_1;
	pin T10 = IOB_S9_2;
	pin T11 = IOB_S11_0;
	pin T12 = NC;
	pin T13 = IOB_S14_2;
	pin T14 = IOB_S14_1;
	pin T15 = IOB_S15_2;
	pin T16 = GND;
	pin T17 = IOB_E8_1;
	pin T18 = IOB_E8_0;
	pin U1 = IOB_W5_0;
	pin U2 = IOB_W5_1;
	pin U3 = IOB_S1_1;
	pin U4 = VCCO2;
	pin U5 = IOB_S4_1;
	pin U6 = GND;
	pin U7 = IOB_S5_3;
	pin U8 = IOB_S7_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S9_1;
	pin U11 = IOB_S11_3;
	pin U12 = GND;
	pin U13 = IOB_S12_1;
	pin U14 = VCCO2;
	pin U15 = NC;
	pin U16 = IOB_S15_1;
	pin U17 = IOB_E5_1;
	pin U18 = IOB_E5_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_0;
	pin V4 = IOB_S2_0;
	pin V5 = IOB_S4_0;
	pin V6 = IOB_S7_2;
	pin V7 = IOB_S5_2;
	pin V8 = IOB_S7_0;
	pin V9 = IOB_S8_0;
	pin V10 = IOB_S9_0;
	pin V11 = IOB_S11_2;
	pin V12 = NC;
	pin V13 = IOB_S12_0;
	pin V14 = IOB_S14_0;
	pin V15 = NC;
	pin V16 = IOB_S15_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W2_0;
	vref IOB_W4_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S7_0;
	vref IOB_S11_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N11_2;
	vref IOB_N12_0;
}

// xc6slx9-ftg256 xa6slx9-ftg256 xc6slx9l-ftg256
bond BOND3 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W55_0;
	pin A3 = IOB_W62_0;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N7_0;
	pin A9 = IOB_N8_2;
	pin A10 = IOB_N8_0;
	pin A11 = IOB_N11_0;
	pin A12 = IOB_N12_0;
	pin A13 = IOB_N14_2;
	pin A14 = IOB_N15_2;
	pin A15 = TMS;
	pin A16 = GND;
	pin B1 = IOB_W53_0;
	pin B2 = IOB_W55_1;
	pin B3 = IOB_W62_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N1_1;
	pin B6 = IOB_N2_1;
	pin B7 = GND;
	pin B8 = IOB_N7_1;
	pin B9 = VCCO0;
	pin B10 = IOB_N8_1;
	pin B11 = GND;
	pin B12 = IOB_N12_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N15_3;
	pin B15 = IOB_E60_1;
	pin B16 = IOB_E60_0;
	pin C1 = IOB_W53_1;
	pin C2 = IOB_W39_0;
	pin C3 = IOB_W39_1;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N5_2;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N11_2;
	pin C9 = IOB_N8_3;
	pin C10 = IOB_N9_0;
	pin C11 = IOB_N11_1;
	pin C12 = TDI;
	pin C13 = IOB_N14_3;
	pin C14 = TCK;
	pin C15 = IOB_E54_1;
	pin C16 = IOB_E54_0;
	pin D1 = IOB_W52_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W52_1;
	pin D4 = GND;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N5_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N11_3;
	pin D9 = IOB_N12_2;
	pin D10 = VCCO0;
	pin D11 = IOB_N15_1;
	pin D12 = IOB_N15_0;
	pin D13 = GND;
	pin D14 = IOB_E56_1;
	pin D15 = VCCO1;
	pin D16 = IOB_E56_0;
	pin E1 = IOB_W37_0;
	pin E2 = IOB_W37_1;
	pin E3 = IOB_W58_0;
	pin E4 = IOB_W58_1;
	pin E5 = VCCAUX;
	pin E6 = IOB_N4_2;
	pin E7 = IOB_N9_3;
	pin E8 = IOB_N9_2;
	pin E9 = GND;
	pin E10 = IOB_N9_1;
	pin E11 = IOB_N14_0;
	pin E12 = IOB_E61_0;
	pin E13 = IOB_E61_1;
	pin E14 = TDO;
	pin E15 = IOB_E53_1;
	pin E16 = IOB_E53_0;
	pin F1 = IOB_W30_0;
	pin F2 = IOB_W30_1;
	pin F3 = IOB_W56_0;
	pin F4 = IOB_W56_1;
	pin F5 = IOB_W60_0;
	pin F6 = IOB_W60_1;
	pin F7 = IOB_N4_3;
	pin F8 = VCCAUX;
	pin F9 = IOB_N12_3;
	pin F10 = IOB_N14_1;
	pin F11 = VCCAUX;
	pin F12 = IOB_E58_1;
	pin F13 = IOB_E55_1;
	pin F14 = IOB_E55_0;
	pin F15 = IOB_E52_1;
	pin F16 = IOB_E52_0;
	pin G1 = IOB_W29_0;
	pin G2 = GND;
	pin G3 = IOB_W29_1;
	pin G4 = VCCO3;
	pin G5 = IOB_W54_0;
	pin G6 = IOB_W54_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = VCCAUX;
	pin G11 = IOB_E58_0;
	pin G12 = IOB_E37_1;
	pin G13 = VCCO1;
	pin G14 = IOB_E39_1;
	pin G15 = GND;
	pin G16 = IOB_E39_0;
	pin H1 = IOB_W26_0;
	pin H2 = IOB_W26_1;
	pin H3 = IOB_W35_0;
	pin H4 = IOB_W35_1;
	pin H5 = IOB_W34_0;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = IOB_E37_0;
	pin H12 = GND;
	pin H13 = IOB_E36_1;
	pin H14 = IOB_E36_0;
	pin H15 = IOB_E38_1;
	pin H16 = IOB_E38_0;
	pin J1 = IOB_W23_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W23_1;
	pin J4 = IOB_W31_0;
	pin J5 = GND;
	pin J6 = IOB_W34_1;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = VCCAUX;
	pin J11 = IOB_E35_1;
	pin J12 = IOB_E35_0;
	pin J13 = IOB_E34_1;
	pin J14 = IOB_E30_1;
	pin J15 = VCCO1;
	pin J16 = IOB_E30_0;
	pin K1 = IOB_W20_0;
	pin K2 = IOB_W20_1;
	pin K3 = IOB_W31_1;
	pin K4 = VCCO3;
	pin K5 = IOB_W38_1;
	pin K6 = IOB_W38_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E31_0;
	pin K12 = IOB_E31_1;
	pin K13 = VCCO1;
	pin K14 = IOB_E34_0;
	pin K15 = IOB_E29_1;
	pin K16 = IOB_E29_0;
	pin L1 = IOB_W17_0;
	pin L2 = GND;
	pin L3 = IOB_W17_1;
	pin L4 = IOB_W36_1;
	pin L5 = IOB_W36_0;
	pin L6 = VCCAUX;
	pin L7 = IOB_S2_2;
	pin L8 = IOB_S2_3;
	pin L9 = VCCAUX;
	pin L10 = IOB_S11_1;
	pin L11 = CMP_CS_B;
	pin L12 = IOB_E4_1;
	pin L13 = IOB_E4_0;
	pin L14 = IOB_E20_1;
	pin L15 = GND;
	pin L16 = IOB_E20_0;
	pin M1 = IOB_W14_0;
	pin M2 = IOB_W14_1;
	pin M3 = IOB_W2_0;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_W3_1;
	pin M6 = IOB_S1_3;
	pin M7 = IOB_S8_2;
	pin M8 = GND;
	pin M9 = IOB_S9_3;
	pin M10 = IOB_S11_0;
	pin M11 = IOB_S15_0;
	pin M12 = IOB_S15_1;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E2_0;
	pin M15 = IOB_E23_1;
	pin M16 = IOB_E23_0;
	pin N1 = IOB_W11_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W11_1;
	pin N4 = IOB_W3_0;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S1_2;
	pin N7 = VCCO2;
	pin N8 = IOB_S9_2;
	pin N9 = IOB_S12_1;
	pin N10 = VCCO2;
	pin N11 = IOB_S12_3;
	pin N12 = IOB_S14_1;
	pin N13 = GND;
	pin N14 = IOB_E26_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E26_0;
	pin P1 = IOB_W8_0;
	pin P2 = IOB_W8_1;
	pin P3 = GND;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S5_1;
	pin P7 = IOB_S8_3;
	pin P8 = IOB_S9_1;
	pin P9 = IOB_S12_0;
	pin P10 = IOB_S14_3;
	pin P11 = IOB_S12_2;
	pin P12 = IOB_S14_0;
	pin P13 = DONE;
	pin P14 = SUSPEND;
	pin P15 = IOB_E17_1;
	pin P16 = IOB_E17_0;
	pin R1 = IOB_W5_0;
	pin R2 = IOB_W5_1;
	pin R3 = IOB_S1_1;
	pin R4 = VCCO2;
	pin R5 = IOB_S4_3;
	pin R6 = GND;
	pin R7 = IOB_S8_1;
	pin R8 = VCCO2;
	pin R9 = IOB_S11_3;
	pin R10 = GND;
	pin R11 = IOB_S15_3;
	pin R12 = IOB_E5_1;
	pin R13 = VCCO1;
	pin R14 = IOB_E11_1;
	pin R15 = IOB_E14_1;
	pin R16 = IOB_E14_0;
	pin T1 = GND;
	pin T2 = PROG_B;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S2_0;
	pin T5 = IOB_S4_2;
	pin T6 = IOB_S5_0;
	pin T7 = IOB_S8_0;
	pin T8 = IOB_S9_0;
	pin T9 = IOB_S11_2;
	pin T10 = IOB_S14_2;
	pin T11 = IOB_S15_2;
	pin T12 = IOB_E5_0;
	pin T13 = IOB_E8_0;
	pin T14 = IOB_E8_1;
	pin T15 = IOB_E11_0;
	pin T16 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S11_0;
	vref IOB_N1_2;
	vref IOB_N11_2;
	vref IOB_N12_0;
}

// xc6slx9-tqg144 xc6slx9l-tqg144 xc6slx4-tqg144 xc6slx4l-tqg144
bond BOND4 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin P1 = IOB_W62_0;
	pin P2 = IOB_W62_1;
	pin P3 = GND;
	pin P4 = VCCO3;
	pin P5 = IOB_W55_0;
	pin P6 = IOB_W55_1;
	pin P7 = IOB_W54_0;
	pin P8 = IOB_W54_1;
	pin P9 = IOB_W53_0;
	pin P10 = IOB_W53_1;
	pin P11 = IOB_W52_0;
	pin P12 = IOB_W52_1;
	pin P13 = GND;
	pin P14 = IOB_W35_0;
	pin P15 = IOB_W35_1;
	pin P16 = IOB_W34_0;
	pin P17 = IOB_W34_1;
	pin P18 = VCCO3;
	pin P19 = VCCINT;
	pin P20 = VCCAUX;
	pin P21 = IOB_W31_0;
	pin P22 = IOB_W31_1;
	pin P23 = IOB_W30_0;
	pin P24 = IOB_W30_1;
	pin P25 = GND;
	pin P26 = IOB_W20_0;
	pin P27 = IOB_W20_1;
	pin P28 = VCCINT;
	pin P29 = IOB_W17_0;
	pin P30 = IOB_W17_1;
	pin P31 = VCCO3;
	pin P32 = IOB_W3_0;
	pin P33 = IOB_W3_1;
	pin P34 = IOB_W2_0;
	pin P35 = IOB_W2_1;
	pin P36 = VCCAUX;
	pin P37 = PROG_B;
	pin P38 = IOB_S1_0;
	pin P39 = IOB_S1_1;
	pin P40 = IOB_S1_2;
	pin P41 = IOB_S1_3;
	pin P42 = VCCO2;
	pin P43 = IOB_S2_2;
	pin P44 = IOB_S2_3;
	pin P45 = IOB_S4_0;
	pin P46 = IOB_S4_1;
	pin P47 = IOB_S4_2;
	pin P48 = IOB_S4_3;
	pin P49 = GND;
	pin P50 = IOB_S8_2;
	pin P51 = IOB_S8_3;
	pin P52 = VCCINT;
	pin P53 = VCCAUX;
	pin P54 = GND;
	pin P55 = IOB_S9_0;
	pin P56 = IOB_S9_1;
	pin P57 = IOB_S12_0;
	pin P58 = IOB_S12_1;
	pin P59 = IOB_S12_2;
	pin P60 = IOB_S12_3;
	pin P61 = IOB_S14_0;
	pin P62 = IOB_S14_1;
	pin P63 = VCCO2;
	pin P64 = IOB_S14_2;
	pin P65 = IOB_S14_3;
	pin P66 = IOB_S15_0;
	pin P67 = IOB_S15_1;
	pin P68 = GND;
	pin P69 = IOB_S15_2;
	pin P70 = IOB_S15_3;
	pin P71 = DONE;
	pin P72 = CMP_CS_B;
	pin P73 = SUSPEND;
	pin P74 = IOB_E2_0;
	pin P75 = IOB_E2_1;
	pin P76 = VCCO1;
	pin P77 = GND;
	pin P78 = IOB_E20_0;
	pin P79 = IOB_E20_1;
	pin P80 = IOB_E23_0;
	pin P81 = IOB_E23_1;
	pin P82 = IOB_E26_0;
	pin P83 = IOB_E26_1;
	pin P84 = IOB_E30_0;
	pin P85 = IOB_E30_1;
	pin P86 = VCCO1;
	pin P87 = IOB_E31_0;
	pin P88 = IOB_E31_1;
	pin P89 = VCCINT;
	pin P90 = VCCAUX;
	pin P91 = GND;
	pin P92 = IOB_E34_0;
	pin P93 = IOB_E34_1;
	pin P94 = IOB_E35_0;
	pin P95 = IOB_E35_1;
	pin P96 = GND;
	pin P97 = IOB_E53_0;
	pin P98 = IOB_E53_1;
	pin P99 = IOB_E54_0;
	pin P100 = IOB_E54_1;
	pin P101 = IOB_E55_0;
	pin P102 = IOB_E55_1;
	pin P103 = VCCO1;
	pin P104 = IOB_E61_0;
	pin P105 = IOB_E61_1;
	pin P106 = TDO;
	pin P107 = TMS;
	pin P108 = GND;
	pin P109 = TCK;
	pin P110 = TDI;
	pin P111 = IOB_N15_0;
	pin P112 = IOB_N15_1;
	pin P113 = GND;
	pin P114 = IOB_N15_2;
	pin P115 = IOB_N15_3;
	pin P116 = IOB_N14_0;
	pin P117 = IOB_N14_1;
	pin P118 = IOB_N14_2;
	pin P119 = IOB_N14_3;
	pin P120 = IOB_N12_0;
	pin P121 = IOB_N12_1;
	pin P122 = VCCO0;
	pin P123 = IOB_N9_0;
	pin P124 = IOB_N9_1;
	pin P125 = VCCO0;
	pin P126 = IOB_N9_2;
	pin P127 = IOB_N9_3;
	pin P128 = VCCINT;
	pin P129 = VCCAUX;
	pin P130 = GND;
	pin P131 = IOB_N8_0;
	pin P132 = IOB_N8_1;
	pin P133 = IOB_N8_2;
	pin P134 = IOB_N8_3;
	pin P135 = VCCO0;
	pin P136 = GND;
	pin P137 = IOB_N2_0;
	pin P138 = IOB_N2_1;
	pin P139 = IOB_N2_2;
	pin P140 = IOB_N2_3;
	pin P141 = IOB_N1_0;
	pin P142 = IOB_N1_1;
	pin P143 = IOB_N1_2;
	pin P144 = IOB_N1_3;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_N1_2;
	vref IOB_N12_0;
}

// xc6slx4-csg225 xa6slx4-csg225 xc6slx4l-csg225
bond BOND5 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N7_0;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N9_2;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N12_0;
	pin A11 = IOB_N14_2;
	pin A12 = IOB_N15_0;
	pin A13 = IOB_N15_2;
	pin A14 = TCK;
	pin A15 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N4_1;
	pin B6 = GND;
	pin B7 = IOB_N8_1;
	pin B8 = VCCO0;
	pin B9 = IOB_N9_1;
	pin B10 = GND;
	pin B11 = IOB_N14_3;
	pin B12 = VCCO0;
	pin B13 = IOB_N15_3;
	pin B14 = IOB_E61_1;
	pin B15 = IOB_E61_0;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N7_1;
	pin C7 = NC;
	pin C8 = IOB_N9_3;
	pin C9 = IOB_N11_0;
	pin C10 = IOB_N12_1;
	pin C11 = IOB_N14_0;
	pin C12 = IOB_N15_1;
	pin C13 = GND;
	pin C14 = IOB_E54_1;
	pin C15 = IOB_E54_0;
	pin D1 = IOB_W58_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W58_1;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N2_3;
	pin D6 = NC;
	pin D7 = NC;
	pin D8 = IOB_N8_2;
	pin D9 = VCCO0;
	pin D10 = IOB_N11_1;
	pin D11 = IOB_N14_1;
	pin D12 = TDO;
	pin D13 = IOB_E52_1;
	pin D14 = VCCO1;
	pin D15 = IOB_E52_0;
	pin E1 = IOB_W55_0;
	pin E2 = IOB_W55_1;
	pin E3 = IOB_W56_0;
	pin E4 = NC;
	pin E5 = NC;
	pin E6 = NC;
	pin E7 = IOB_N8_3;
	pin E8 = NC;
	pin E9 = IOB_N12_2;
	pin E10 = TDI;
	pin E11 = GND;
	pin E12 = VCCAUX;
	pin E13 = TMS;
	pin E14 = IOB_E38_1;
	pin E15 = IOB_E38_0;
	pin F1 = IOB_W37_0;
	pin F2 = GND;
	pin F3 = IOB_W37_1;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = VCCAUX;
	pin F8 = NC;
	pin F9 = VCCINT;
	pin F10 = IOB_N12_3;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_E36_1;
	pin F14 = GND;
	pin F15 = IOB_E36_0;
	pin G1 = IOB_W35_0;
	pin G2 = IOB_W35_1;
	pin G3 = NC;
	pin G4 = VCCO3;
	pin G5 = NC;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCINT;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = IOB_E34_1;
	pin G15 = IOB_E34_0;
	pin H1 = IOB_W31_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W31_1;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = IOB_E31_1;
	pin H14 = VCCO1;
	pin H15 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W34_0;
	pin J4 = IOB_W36_0;
	pin J5 = NC;
	pin J6 = VCCAUX;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E39_1;
	pin J12 = VCCO1;
	pin J13 = IOB_E39_0;
	pin J14 = IOB_E30_1;
	pin J15 = IOB_E30_0;
	pin K1 = IOB_W29_0;
	pin K2 = GND;
	pin K3 = IOB_W29_1;
	pin K4 = IOB_W34_1;
	pin K5 = IOB_W36_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_S8_3;
	pin K9 = VCCAUX;
	pin K10 = IOB_E37_1;
	pin K11 = IOB_E37_0;
	pin K12 = IOB_E35_1;
	pin K13 = IOB_E29_1;
	pin K14 = GND;
	pin K15 = IOB_E29_0;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W26_1;
	pin L3 = IOB_W2_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_S2_2;
	pin L6 = IOB_S2_3;
	pin L7 = NC;
	pin L8 = IOB_S8_2;
	pin L9 = IOB_S12_1;
	pin L10 = CMP_CS_B;
	pin L11 = GND;
	pin L12 = IOB_E35_0;
	pin L13 = SUSPEND;
	pin L14 = IOB_E26_1;
	pin L15 = IOB_E26_0;
	pin M1 = IOB_W23_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_S1_3;
	pin M6 = NC;
	pin M7 = VCCO2;
	pin M8 = IOB_S9_1;
	pin M9 = NC;
	pin M10 = IOB_S12_0;
	pin M11 = IOB_S14_1;
	pin M12 = VCCAUX;
	pin M13 = IOB_E23_1;
	pin M14 = VCCO1;
	pin M15 = IOB_E23_0;
	pin N1 = IOB_W20_0;
	pin N2 = IOB_W20_1;
	pin N3 = GND;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S9_0;
	pin N8 = IOB_S9_3;
	pin N9 = NC;
	pin N10 = IOB_S12_3;
	pin N11 = IOB_S14_0;
	pin N12 = IOB_S15_3;
	pin N13 = GND;
	pin N14 = IOB_E20_1;
	pin N15 = IOB_E20_0;
	pin P1 = IOB_W3_0;
	pin P2 = IOB_W3_1;
	pin P3 = IOB_S1_1;
	pin P4 = VCCO2;
	pin P5 = IOB_S4_1;
	pin P6 = GND;
	pin P7 = IOB_S8_1;
	pin P8 = VCCO2;
	pin P9 = IOB_S11_1;
	pin P10 = GND;
	pin P11 = IOB_S14_3;
	pin P12 = VCCO2;
	pin P13 = IOB_S15_1;
	pin P14 = IOB_E2_1;
	pin P15 = IOB_E2_0;
	pin R1 = GND;
	pin R2 = PROG_B;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S2_0;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S4_2;
	pin R7 = IOB_S8_0;
	pin R8 = IOB_S9_2;
	pin R9 = IOB_S11_0;
	pin R10 = IOB_S12_2;
	pin R11 = IOB_S14_2;
	pin R12 = IOB_S15_2;
	pin R13 = IOB_S15_0;
	pin R14 = DONE;
	pin R15 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S11_0;
	vref IOB_N1_2;
	vref IOB_N12_0;
}

// xc6slx16-cpg196 xc6slx16l-cpg196
bond BOND6 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N11_2;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N12_0;
	pin A9 = IOB_N20_0;
	pin A10 = IOB_N22_2;
	pin A11 = IOB_N22_0;
	pin A12 = IOB_N23_2;
	pin A13 = TDI;
	pin A14 = GND;
	pin B1 = IOB_W62_0;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N11_3;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N12_1;
	pin B9 = IOB_N20_1;
	pin B10 = IOB_N22_3;
	pin B11 = IOB_N22_1;
	pin B12 = IOB_N23_3;
	pin B13 = TCK;
	pin B14 = TMS;
	pin C1 = IOB_W62_1;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = VCCO0;
	pin C5 = VCCO0;
	pin C6 = GND;
	pin C7 = GND;
	pin C8 = IOB_N12_2;
	pin C9 = VCCO0;
	pin C10 = VCCO0;
	pin C11 = IOB_N23_0;
	pin C12 = IOB_E61_1;
	pin C13 = IOB_E61_0;
	pin C14 = TDO;
	pin D1 = IOB_W55_0;
	pin D2 = IOB_W55_1;
	pin D3 = IOB_W54_0;
	pin D4 = IOB_W54_1;
	pin D5 = GND;
	pin D6 = GND;
	pin D7 = VCCAUX;
	pin D8 = IOB_N12_3;
	pin D9 = GND;
	pin D10 = GND;
	pin D11 = IOB_N23_1;
	pin D12 = VCCO1;
	pin D13 = IOB_E55_1;
	pin D14 = IOB_E55_0;
	pin E1 = IOB_W53_0;
	pin E2 = IOB_W53_1;
	pin E3 = VCCO3;
	pin E4 = VCCO3;
	pin E5 = VCCINT;
	pin E6 = VCCINT;
	pin E7 = VCCAUX;
	pin E8 = GND;
	pin E9 = VCCINT;
	pin E10 = VCCINT;
	pin E11 = GND;
	pin E12 = VCCO1;
	pin E13 = IOB_E54_1;
	pin E14 = IOB_E54_0;
	pin F1 = IOB_W35_0;
	pin F2 = IOB_W35_1;
	pin F3 = IOB_W52_0;
	pin F4 = IOB_W52_1;
	pin F5 = VCCINT;
	pin F6 = VCCINT;
	pin F7 = GND;
	pin F8 = GND;
	pin F9 = VCCINT;
	pin F10 = VCCINT;
	pin F11 = IOB_E53_1;
	pin F12 = IOB_E53_0;
	pin F13 = IOB_E34_1;
	pin F14 = IOB_E34_0;
	pin G1 = IOB_W31_0;
	pin G2 = IOB_W31_1;
	pin G3 = VCCO3;
	pin G4 = GND;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = VCCAUX;
	pin G10 = VCCAUX;
	pin G11 = VCCO1;
	pin G12 = VCCO1;
	pin G13 = IOB_E35_1;
	pin G14 = IOB_E35_0;
	pin H1 = IOB_W34_0;
	pin H2 = IOB_W34_1;
	pin H3 = VCCO3;
	pin H4 = GND;
	pin H5 = VCCAUX;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = IOB_E30_1;
	pin H12 = IOB_E30_0;
	pin H13 = IOB_E31_1;
	pin H14 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W20_0;
	pin J4 = IOB_W20_1;
	pin J5 = VCCINT;
	pin J6 = VCCINT;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = GND;
	pin J11 = IOB_E23_1;
	pin J12 = IOB_E23_0;
	pin J13 = IOB_E26_1;
	pin J14 = IOB_E26_0;
	pin K1 = IOB_W17_0;
	pin K2 = IOB_W17_1;
	pin K3 = VCCO3;
	pin K4 = VCCO3;
	pin K5 = VCCINT;
	pin K6 = VCCINT;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = IOB_E20_1;
	pin K14 = IOB_E20_0;
	pin L1 = IOB_W3_0;
	pin L2 = IOB_W3_1;
	pin L3 = GND;
	pin L4 = IOB_S2_3;
	pin L5 = GND;
	pin L6 = GND;
	pin L7 = VCCAUX;
	pin L8 = IOB_S19_1;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = SUSPEND;
	pin L13 = IOB_E4_1;
	pin L14 = IOB_E4_0;
	pin M1 = IOB_W2_0;
	pin M2 = IOB_W2_1;
	pin M3 = GND;
	pin M4 = IOB_S2_2;
	pin M5 = VCCO2;
	pin M6 = VCCO2;
	pin M7 = GND;
	pin M8 = IOB_S19_0;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = GND;
	pin M12 = CMP_CS_B;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E2_0;
	pin N1 = PROG_B;
	pin N2 = IOB_S1_1;
	pin N3 = IOB_S1_3;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S11_3;
	pin N8 = IOB_S12_1;
	pin N9 = IOB_S19_3;
	pin N10 = IOB_S20_1;
	pin N11 = IOB_S22_3;
	pin N12 = IOB_S23_1;
	pin N13 = IOB_S23_3;
	pin N14 = DONE;
	pin P1 = GND;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_2;
	pin P4 = IOB_S2_0;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S4_2;
	pin P7 = IOB_S11_2;
	pin P8 = IOB_S12_0;
	pin P9 = IOB_S19_2;
	pin P10 = IOB_S20_0;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S23_0;
	pin P13 = IOB_S23_2;
	pin P14 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_N1_2;
	vref IOB_N20_0;
}

// xc6slx16-csg225 xa6slx16-csg225 xc6slx16l-csg225
bond BOND7 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = IOB_N2_0;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N10_0;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N12_2;
	pin A9 = IOB_N12_0;
	pin A10 = IOB_N20_0;
	pin A11 = IOB_N22_2;
	pin A12 = IOB_N23_0;
	pin A13 = IOB_N23_2;
	pin A14 = TCK;
	pin A15 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N4_1;
	pin B6 = GND;
	pin B7 = IOB_N11_1;
	pin B8 = VCCO0;
	pin B9 = IOB_N12_1;
	pin B10 = GND;
	pin B11 = IOB_N22_3;
	pin B12 = VCCO0;
	pin B13 = IOB_N23_3;
	pin B14 = IOB_E61_1;
	pin B15 = IOB_E61_0;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N10_1;
	pin C7 = IOB_N5_2;
	pin C8 = IOB_N12_3;
	pin C9 = IOB_N15_2;
	pin C10 = IOB_N20_1;
	pin C11 = IOB_N22_0;
	pin C12 = IOB_N23_1;
	pin C13 = GND;
	pin C14 = IOB_E54_1;
	pin C15 = IOB_E54_0;
	pin D1 = IOB_W58_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W58_1;
	pin D4 = IOB_W56_1;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N5_3;
	pin D8 = IOB_N11_2;
	pin D9 = VCCO0;
	pin D10 = IOB_N15_3;
	pin D11 = IOB_N22_1;
	pin D12 = TDO;
	pin D13 = IOB_E52_1;
	pin D14 = VCCO1;
	pin D15 = IOB_E52_0;
	pin E1 = IOB_W55_0;
	pin E2 = IOB_W55_1;
	pin E3 = IOB_W56_0;
	pin E4 = IOB_W54_0;
	pin E5 = IOB_W54_1;
	pin E6 = IOB_N4_3;
	pin E7 = IOB_N11_3;
	pin E8 = IOB_N13_2;
	pin E9 = IOB_N15_0;
	pin E10 = TDI;
	pin E11 = GND;
	pin E12 = VCCAUX;
	pin E13 = TMS;
	pin E14 = IOB_E38_1;
	pin E15 = IOB_E38_0;
	pin F1 = IOB_W37_0;
	pin F2 = GND;
	pin F3 = IOB_W37_1;
	pin F4 = IOB_W53_0;
	pin F5 = IOB_W53_1;
	pin F6 = GND;
	pin F7 = VCCAUX;
	pin F8 = IOB_N13_3;
	pin F9 = VCCINT;
	pin F10 = IOB_N15_1;
	pin F11 = IOB_E56_1;
	pin F12 = IOB_E56_0;
	pin F13 = IOB_E36_1;
	pin F14 = GND;
	pin F15 = IOB_E36_0;
	pin G1 = IOB_W35_0;
	pin G2 = IOB_W35_1;
	pin G3 = IOB_W39_0;
	pin G4 = VCCO3;
	pin G5 = IOB_W39_1;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = VCCINT;
	pin G9 = GND;
	pin G10 = VCCAUX;
	pin G11 = IOB_E58_1;
	pin G12 = IOB_E58_0;
	pin G13 = IOB_E53_0;
	pin G14 = IOB_E34_1;
	pin G15 = IOB_E34_0;
	pin H1 = IOB_W31_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W31_1;
	pin H4 = IOB_W38_0;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_E55_1;
	pin H11 = IOB_E55_0;
	pin H12 = IOB_E53_1;
	pin H13 = IOB_E31_1;
	pin H14 = VCCO1;
	pin H15 = IOB_E31_0;
	pin J1 = IOB_W30_0;
	pin J2 = IOB_W30_1;
	pin J3 = IOB_W34_0;
	pin J4 = IOB_W36_0;
	pin J5 = IOB_W38_1;
	pin J6 = VCCAUX;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = IOB_E39_1;
	pin J12 = VCCO1;
	pin J13 = IOB_E39_0;
	pin J14 = IOB_E30_1;
	pin J15 = IOB_E30_0;
	pin K1 = IOB_W29_0;
	pin K2 = GND;
	pin K3 = IOB_W29_1;
	pin K4 = IOB_W34_1;
	pin K5 = IOB_W36_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_S11_3;
	pin K9 = VCCAUX;
	pin K10 = IOB_E37_1;
	pin K11 = IOB_E37_0;
	pin K12 = IOB_E35_1;
	pin K13 = IOB_E29_1;
	pin K14 = GND;
	pin K15 = IOB_E29_0;
	pin L1 = IOB_W26_0;
	pin L2 = IOB_W26_1;
	pin L3 = IOB_W2_0;
	pin L4 = VCCAUX;
	pin L5 = IOB_S2_2;
	pin L6 = IOB_S2_3;
	pin L7 = IOB_S5_1;
	pin L8 = IOB_S11_2;
	pin L9 = IOB_S19_1;
	pin L10 = CMP_CS_B;
	pin L11 = GND;
	pin L12 = IOB_E35_0;
	pin L13 = SUSPEND;
	pin L14 = IOB_E26_1;
	pin L15 = IOB_E26_0;
	pin M1 = IOB_W23_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W23_1;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_S1_3;
	pin M6 = IOB_S5_0;
	pin M7 = VCCO2;
	pin M8 = IOB_S12_1;
	pin M9 = IOB_S17_3;
	pin M10 = IOB_S19_0;
	pin M11 = IOB_S20_1;
	pin M12 = VCCAUX;
	pin M13 = IOB_E23_1;
	pin M14 = VCCO1;
	pin M15 = IOB_E23_0;
	pin N1 = IOB_W20_0;
	pin N2 = IOB_W20_1;
	pin N3 = GND;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S12_0;
	pin N8 = IOB_S12_3;
	pin N9 = IOB_S17_2;
	pin N10 = IOB_S19_3;
	pin N11 = IOB_S20_0;
	pin N12 = IOB_S23_3;
	pin N13 = GND;
	pin N14 = IOB_E20_1;
	pin N15 = IOB_E20_0;
	pin P1 = IOB_W3_0;
	pin P2 = IOB_W3_1;
	pin P3 = IOB_S1_1;
	pin P4 = VCCO2;
	pin P5 = IOB_S4_1;
	pin P6 = GND;
	pin P7 = IOB_S11_1;
	pin P8 = VCCO2;
	pin P9 = IOB_S17_1;
	pin P10 = GND;
	pin P11 = IOB_S22_3;
	pin P12 = VCCO2;
	pin P13 = IOB_S23_1;
	pin P14 = IOB_E2_1;
	pin P15 = IOB_E2_0;
	pin R1 = GND;
	pin R2 = PROG_B;
	pin R3 = IOB_S1_0;
	pin R4 = IOB_S2_0;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S4_2;
	pin R7 = IOB_S11_0;
	pin R8 = IOB_S12_2;
	pin R9 = IOB_S17_0;
	pin R10 = IOB_S19_2;
	pin R11 = IOB_S22_2;
	pin R12 = IOB_S23_2;
	pin R13 = IOB_S23_0;
	pin R14 = DONE;
	pin R15 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S17_0;
	vref IOB_N1_2;
	vref IOB_N13_2;
	vref IOB_N20_0;
}

// xc6slx16-csg324 xa6slx16-csg324 xc6slx16l-csg324
bond BOND8 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N7_0;
	pin A8 = IOB_N10_0;
	pin A9 = IOB_N11_0;
	pin A10 = IOB_N12_0;
	pin A11 = IOB_N15_2;
	pin A12 = IOB_N16_2;
	pin A13 = IOB_N19_0;
	pin A14 = IOB_N20_0;
	pin A15 = IOB_N22_0;
	pin A16 = IOB_N23_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_3;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_1;
	pin B7 = GND;
	pin B8 = IOB_N10_1;
	pin B9 = IOB_N11_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N15_3;
	pin B12 = IOB_N16_3;
	pin B13 = GND;
	pin B14 = IOB_N20_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N23_1;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = GND;
	pin C4 = IOB_N1_2;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N7_1;
	pin C8 = IOB_N8_2;
	pin C9 = IOB_N11_2;
	pin C10 = IOB_N12_1;
	pin C11 = IOB_N12_2;
	pin C12 = IOB_N17_2;
	pin C13 = IOB_N19_1;
	pin C14 = IOB_N23_2;
	pin C15 = IOB_N22_1;
	pin C16 = GND;
	pin C17 = IOB_E60_1;
	pin C18 = IOB_E60_0;
	pin D1 = IOB_W55_0;
	pin D2 = IOB_W55_1;
	pin D3 = IOB_W58_0;
	pin D4 = IOB_N1_3;
	pin D5 = GND;
	pin D6 = IOB_N2_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N8_3;
	pin D9 = IOB_N11_3;
	pin D10 = GND;
	pin D11 = IOB_N12_3;
	pin D12 = IOB_N17_3;
	pin D13 = VCCO0;
	pin D14 = IOB_N23_3;
	pin D15 = TDI;
	pin D16 = TDO;
	pin D17 = IOB_E56_1;
	pin D18 = IOB_E56_0;
	pin E1 = IOB_W53_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W53_1;
	pin E4 = IOB_W58_1;
	pin E5 = VCCAUX;
	pin E6 = IOB_N5_2;
	pin E7 = IOB_N7_3;
	pin E8 = IOB_N7_2;
	pin E9 = VCCAUX;
	pin E10 = VCCO0;
	pin E11 = IOB_N16_0;
	pin E12 = IOB_N20_2;
	pin E13 = IOB_N22_2;
	pin E14 = VCCAUX;
	pin E15 = GND;
	pin E16 = IOB_E54_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E54_0;
	pin F1 = IOB_W39_0;
	pin F2 = IOB_W39_1;
	pin F3 = IOB_W54_0;
	pin F4 = IOB_W54_1;
	pin F5 = IOB_W60_0;
	pin F6 = IOB_W60_1;
	pin F7 = IOB_N5_3;
	pin F8 = IOB_N10_2;
	pin F9 = IOB_N13_2;
	pin F10 = IOB_N15_0;
	pin F11 = IOB_N16_1;
	pin F12 = IOB_N20_3;
	pin F13 = IOB_N22_3;
	pin F14 = IOB_E58_1;
	pin F15 = IOB_E61_1;
	pin F16 = IOB_E61_0;
	pin F17 = IOB_E52_1;
	pin F18 = IOB_E52_0;
	pin G1 = IOB_W37_0;
	pin G2 = GND;
	pin G3 = IOB_W37_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W56_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N10_3;
	pin G9 = IOB_N13_3;
	pin G10 = VCCAUX;
	pin G11 = IOB_N15_1;
	pin G12 = GND;
	pin G13 = IOB_E55_0;
	pin G14 = IOB_E58_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E37_1;
	pin G17 = GND;
	pin G18 = IOB_E37_0;
	pin H1 = IOB_W30_0;
	pin H2 = IOB_W30_1;
	pin H3 = IOB_W35_0;
	pin H4 = IOB_W35_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = IOB_W56_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E55_1;
	pin H13 = IOB_E39_1;
	pin H14 = IOB_E39_0;
	pin H15 = IOB_E38_1;
	pin H16 = IOB_E38_0;
	pin H17 = IOB_E30_1;
	pin H18 = IOB_E30_0;
	pin J1 = IOB_W29_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W29_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W38_0;
	pin J7 = IOB_W38_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E36_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E29_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E29_0;
	pin K1 = IOB_W23_0;
	pin K2 = IOB_W23_1;
	pin K3 = IOB_W31_0;
	pin K4 = IOB_W31_1;
	pin K5 = IOB_W34_0;
	pin K6 = IOB_W36_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E53_1;
	pin K13 = IOB_E53_0;
	pin K14 = IOB_E36_0;
	pin K15 = IOB_E34_1;
	pin K16 = IOB_E34_0;
	pin K17 = IOB_E26_1;
	pin K18 = IOB_E26_0;
	pin L1 = IOB_W20_0;
	pin L2 = IOB_W20_1;
	pin L3 = IOB_W26_0;
	pin L4 = IOB_W26_1;
	pin L5 = IOB_W34_1;
	pin L6 = IOB_W4_1;
	pin L7 = IOB_W36_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E35_1;
	pin L13 = IOB_E35_0;
	pin L14 = IOB_E3_1;
	pin L15 = IOB_E31_1;
	pin L16 = IOB_E31_0;
	pin L17 = IOB_E23_1;
	pin L18 = IOB_E23_0;
	pin M1 = IOB_W17_0;
	pin M2 = GND;
	pin M3 = IOB_W17_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W4_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S10_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S15_1;
	pin M11 = IOB_S17_3;
	pin M12 = VCCINT;
	pin M13 = IOB_E3_0;
	pin M14 = IOB_E4_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E20_1;
	pin M17 = GND;
	pin M18 = IOB_E20_0;
	pin N1 = IOB_W14_0;
	pin N2 = IOB_W14_1;
	pin N3 = IOB_W2_0;
	pin N4 = IOB_W2_1;
	pin N5 = IOB_S1_3;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S7_3;
	pin N8 = IOB_S10_2;
	pin N9 = IOB_S15_0;
	pin N10 = IOB_S16_1;
	pin N11 = IOB_S17_2;
	pin N12 = IOB_S19_3;
	pin N13 = GND;
	pin N14 = IOB_E4_0;
	pin N15 = IOB_E11_1;
	pin N16 = IOB_E11_0;
	pin N17 = IOB_E17_1;
	pin N18 = IOB_E17_0;
	pin P1 = IOB_W11_0;
	pin P2 = IOB_W11_1;
	pin P3 = IOB_W3_0;
	pin P4 = IOB_W3_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S5_0;
	pin P8 = IOB_S7_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S16_0;
	pin P12 = IOB_S19_2;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E2_0;
	pin P17 = IOB_E14_1;
	pin P18 = IOB_E14_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S2_3;
	pin R4 = GND;
	pin R5 = IOB_S4_3;
	pin R6 = VCCO2;
	pin R7 = IOB_S5_3;
	pin R8 = IOB_S11_3;
	pin R9 = GND;
	pin R10 = IOB_S12_3;
	pin R11 = IOB_S17_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S22_3;
	pin R14 = GND;
	pin R15 = IOB_S23_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W8_0;
	pin T2 = IOB_W8_1;
	pin T3 = IOB_S2_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S4_2;
	pin T6 = IOB_S7_1;
	pin T7 = IOB_S5_2;
	pin T8 = IOB_S11_2;
	pin T9 = IOB_S11_1;
	pin T10 = IOB_S12_2;
	pin T11 = IOB_S17_0;
	pin T12 = IOB_S16_3;
	pin T13 = IOB_S22_2;
	pin T14 = IOB_S20_1;
	pin T15 = IOB_S23_2;
	pin T16 = GND;
	pin T17 = IOB_E8_1;
	pin T18 = IOB_E8_0;
	pin U1 = IOB_W5_0;
	pin U2 = IOB_W5_1;
	pin U3 = IOB_S1_1;
	pin U4 = VCCO2;
	pin U5 = IOB_S4_1;
	pin U6 = GND;
	pin U7 = IOB_S8_1;
	pin U8 = IOB_S10_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S12_1;
	pin U11 = IOB_S13_1;
	pin U12 = GND;
	pin U13 = IOB_S19_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S22_1;
	pin U16 = IOB_S23_1;
	pin U17 = IOB_E5_1;
	pin U18 = IOB_E5_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_0;
	pin V4 = IOB_S2_0;
	pin V5 = IOB_S4_0;
	pin V6 = IOB_S7_0;
	pin V7 = IOB_S8_0;
	pin V8 = IOB_S10_0;
	pin V9 = IOB_S11_0;
	pin V10 = IOB_S12_0;
	pin V11 = IOB_S13_0;
	pin V12 = IOB_S16_2;
	pin V13 = IOB_S19_0;
	pin V14 = IOB_S20_0;
	pin V15 = IOB_S22_0;
	pin V16 = IOB_S23_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W2_0;
	vref IOB_W4_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S10_0;
	vref IOB_S17_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N13_2;
	vref IOB_N20_0;
}

// xc6slx16-ftg256 xa6slx16-ftg256 xc6slx16l-ftg256
bond BOND9 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W55_0;
	pin A3 = IOB_W62_0;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N10_0;
	pin A9 = IOB_N11_2;
	pin A10 = IOB_N11_0;
	pin A11 = IOB_N15_2;
	pin A12 = IOB_N20_0;
	pin A13 = IOB_N22_2;
	pin A14 = IOB_N23_2;
	pin A15 = TMS;
	pin A16 = GND;
	pin B1 = IOB_W53_0;
	pin B2 = IOB_W55_1;
	pin B3 = IOB_W62_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N1_1;
	pin B6 = IOB_N2_1;
	pin B7 = GND;
	pin B8 = IOB_N10_1;
	pin B9 = VCCO0;
	pin B10 = IOB_N11_1;
	pin B11 = GND;
	pin B12 = IOB_N20_1;
	pin B13 = VCCO0;
	pin B14 = IOB_N23_3;
	pin B15 = IOB_E60_1;
	pin B16 = IOB_E60_0;
	pin C1 = IOB_W53_1;
	pin C2 = IOB_W39_0;
	pin C3 = IOB_W39_1;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N5_2;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N13_2;
	pin C9 = IOB_N11_3;
	pin C10 = IOB_N12_0;
	pin C11 = IOB_N15_3;
	pin C12 = TDI;
	pin C13 = IOB_N22_3;
	pin C14 = TCK;
	pin C15 = IOB_E54_1;
	pin C16 = IOB_E54_0;
	pin D1 = IOB_W52_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W52_1;
	pin D4 = GND;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N5_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N13_3;
	pin D9 = IOB_N15_0;
	pin D10 = VCCO0;
	pin D11 = IOB_N23_1;
	pin D12 = IOB_N23_0;
	pin D13 = GND;
	pin D14 = IOB_E56_1;
	pin D15 = VCCO1;
	pin D16 = IOB_E56_0;
	pin E1 = IOB_W37_0;
	pin E2 = IOB_W37_1;
	pin E3 = IOB_W58_0;
	pin E4 = IOB_W58_1;
	pin E5 = VCCAUX;
	pin E6 = IOB_N4_2;
	pin E7 = IOB_N12_3;
	pin E8 = IOB_N12_2;
	pin E9 = GND;
	pin E10 = IOB_N12_1;
	pin E11 = IOB_N22_0;
	pin E12 = IOB_E61_0;
	pin E13 = IOB_E61_1;
	pin E14 = TDO;
	pin E15 = IOB_E53_1;
	pin E16 = IOB_E53_0;
	pin F1 = IOB_W30_0;
	pin F2 = IOB_W30_1;
	pin F3 = IOB_W56_0;
	pin F4 = IOB_W56_1;
	pin F5 = IOB_W60_0;
	pin F6 = IOB_W60_1;
	pin F7 = IOB_N4_3;
	pin F8 = VCCAUX;
	pin F9 = IOB_N15_1;
	pin F10 = IOB_N22_1;
	pin F11 = VCCAUX;
	pin F12 = IOB_E58_1;
	pin F13 = IOB_E55_1;
	pin F14 = IOB_E55_0;
	pin F15 = IOB_E52_1;
	pin F16 = IOB_E52_0;
	pin G1 = IOB_W29_0;
	pin G2 = GND;
	pin G3 = IOB_W29_1;
	pin G4 = VCCO3;
	pin G5 = IOB_W54_0;
	pin G6 = IOB_W54_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = VCCAUX;
	pin G11 = IOB_E58_0;
	pin G12 = IOB_E37_1;
	pin G13 = VCCO1;
	pin G14 = IOB_E39_1;
	pin G15 = GND;
	pin G16 = IOB_E39_0;
	pin H1 = IOB_W26_0;
	pin H2 = IOB_W26_1;
	pin H3 = IOB_W35_0;
	pin H4 = IOB_W35_1;
	pin H5 = IOB_W34_0;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = IOB_E37_0;
	pin H12 = GND;
	pin H13 = IOB_E36_1;
	pin H14 = IOB_E36_0;
	pin H15 = IOB_E38_1;
	pin H16 = IOB_E38_0;
	pin J1 = IOB_W23_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W23_1;
	pin J4 = IOB_W31_0;
	pin J5 = GND;
	pin J6 = IOB_W34_1;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = VCCAUX;
	pin J11 = IOB_E35_1;
	pin J12 = IOB_E35_0;
	pin J13 = IOB_E34_1;
	pin J14 = IOB_E30_1;
	pin J15 = VCCO1;
	pin J16 = IOB_E30_0;
	pin K1 = IOB_W20_0;
	pin K2 = IOB_W20_1;
	pin K3 = IOB_W31_1;
	pin K4 = VCCO3;
	pin K5 = IOB_W38_1;
	pin K6 = IOB_W38_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E31_0;
	pin K12 = IOB_E31_1;
	pin K13 = VCCO1;
	pin K14 = IOB_E34_0;
	pin K15 = IOB_E29_1;
	pin K16 = IOB_E29_0;
	pin L1 = IOB_W17_0;
	pin L2 = GND;
	pin L3 = IOB_W17_1;
	pin L4 = IOB_W36_1;
	pin L5 = IOB_W36_0;
	pin L6 = VCCAUX;
	pin L7 = IOB_S2_2;
	pin L8 = IOB_S2_3;
	pin L9 = VCCAUX;
	pin L10 = IOB_S17_1;
	pin L11 = CMP_CS_B;
	pin L12 = IOB_E4_1;
	pin L13 = IOB_E4_0;
	pin L14 = IOB_E20_1;
	pin L15 = GND;
	pin L16 = IOB_E20_0;
	pin M1 = IOB_W14_0;
	pin M2 = IOB_W14_1;
	pin M3 = IOB_W2_0;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_W3_1;
	pin M6 = IOB_S1_3;
	pin M7 = IOB_S11_2;
	pin M8 = GND;
	pin M9 = IOB_S12_3;
	pin M10 = IOB_S17_0;
	pin M11 = IOB_S23_0;
	pin M12 = IOB_S23_1;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E2_0;
	pin M15 = IOB_E23_1;
	pin M16 = IOB_E23_0;
	pin N1 = IOB_W11_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W11_1;
	pin N4 = IOB_W3_0;
	pin N5 = IOB_S4_1;
	pin N6 = IOB_S1_2;
	pin N7 = VCCO2;
	pin N8 = IOB_S12_2;
	pin N9 = IOB_S19_1;
	pin N10 = VCCO2;
	pin N11 = IOB_S19_3;
	pin N12 = IOB_S20_1;
	pin N13 = GND;
	pin N14 = IOB_E26_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E26_0;
	pin P1 = IOB_W8_0;
	pin P2 = IOB_W8_1;
	pin P3 = GND;
	pin P4 = IOB_S2_1;
	pin P5 = IOB_S4_0;
	pin P6 = IOB_S5_1;
	pin P7 = IOB_S11_3;
	pin P8 = IOB_S12_1;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S22_3;
	pin P11 = IOB_S19_2;
	pin P12 = IOB_S20_0;
	pin P13 = DONE;
	pin P14 = SUSPEND;
	pin P15 = IOB_E17_1;
	pin P16 = IOB_E17_0;
	pin R1 = IOB_W5_0;
	pin R2 = IOB_W5_1;
	pin R3 = IOB_S1_1;
	pin R4 = VCCO2;
	pin R5 = IOB_S4_3;
	pin R6 = GND;
	pin R7 = IOB_S11_1;
	pin R8 = VCCO2;
	pin R9 = IOB_S13_1;
	pin R10 = GND;
	pin R11 = IOB_S23_3;
	pin R12 = IOB_E5_1;
	pin R13 = VCCO1;
	pin R14 = IOB_E11_1;
	pin R15 = IOB_E14_1;
	pin R16 = IOB_E14_0;
	pin T1 = GND;
	pin T2 = PROG_B;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S2_0;
	pin T5 = IOB_S4_2;
	pin T6 = IOB_S5_0;
	pin T7 = IOB_S11_0;
	pin T8 = IOB_S12_0;
	pin T9 = IOB_S13_0;
	pin T10 = IOB_S22_2;
	pin T11 = IOB_S23_2;
	pin T12 = IOB_E5_0;
	pin T13 = IOB_E8_0;
	pin T14 = IOB_E8_1;
	pin T15 = IOB_E11_0;
	pin T16 = GND;
	vref IOB_W2_0;
	vref IOB_W62_0;
	vref IOB_E4_0;
	vref IOB_E61_0;
	vref IOB_S4_2;
	vref IOB_S17_0;
	vref IOB_N1_2;
	vref IOB_N13_2;
	vref IOB_N20_0;
}

// xc6slx25t-csg324 xa6slx25t-csg324
bond BOND10 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = GT101_TXN0;
	pin A5 = GT101_VTTX;
	pin A6 = GT101_TXN1;
	pin A7 = GND;
	pin A8 = GT101_CLKN0;
	pin A9 = GND;
	pin A10 = NC;
	pin A11 = GND;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = IOB_N31_2;
	pin A16 = IOB_N31_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = GT101_TXP0;
	pin B5 = GND;
	pin B6 = GT101_TXP1;
	pin B7 = GT101_AVCCPLL0;
	pin B8 = GT101_CLKP0;
	pin B9 = GND;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = GND;
	pin B14 = NC;
	pin B15 = VCCO0;
	pin B16 = IOB_N31_1;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W77_0;
	pin C2 = IOB_W77_1;
	pin C3 = VCCO0;
	pin C4 = GND;
	pin C5 = GT101_RXN0;
	pin C6 = GND;
	pin C7 = GT101_RXN1;
	pin C8 = GT101_AVCC;
	pin C9 = GT101_CLKN1;
	pin C10 = GND;
	pin C11 = NC;
	pin C12 = GND;
	pin C13 = NC;
	pin C14 = GND;
	pin C15 = IOB_N31_3;
	pin C16 = GND;
	pin C17 = IOB_E71_1;
	pin C18 = IOB_E71_0;
	pin D1 = IOB_W68_0;
	pin D2 = IOB_W68_1;
	pin D3 = IOB_W70_0;
	pin D4 = VCCAUX;
	pin D5 = GT101_RXP0;
	pin D6 = GT101_VTRX;
	pin D7 = GT101_RXP1;
	pin D8 = GND;
	pin D9 = GT101_CLKP1;
	pin D10 = GT101_AVCCPLL1;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = VCCAUX;
	pin D15 = IOB_N32_2;
	pin D16 = TDO;
	pin D17 = IOB_E69_1;
	pin D18 = IOB_E69_0;
	pin E1 = IOB_W54_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W54_1;
	pin E4 = IOB_W70_1;
	pin E5 = GT101_AVTTRCAL;
	pin E6 = IOB_N18_3;
	pin E7 = GT101_RREF;
	pin E8 = IOB_N18_0;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = IOB_N19_0;
	pin E13 = GND;
	pin E14 = IOB_N32_3;
	pin E15 = GND;
	pin E16 = IOB_E55_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E55_0;
	pin F1 = IOB_W51_0;
	pin F2 = IOB_W51_1;
	pin F3 = IOB_W55_0;
	pin F4 = IOB_W55_1;
	pin F5 = IOB_W71_0;
	pin F6 = IOB_W71_1;
	pin F7 = IOB_N18_2;
	pin F8 = VCCO0;
	pin F9 = GND;
	pin F10 = NC;
	pin F11 = GND;
	pin F12 = IOB_N19_1;
	pin F13 = TDI;
	pin F14 = IOB_E70_1;
	pin F15 = IOB_E77_1;
	pin F16 = IOB_E77_0;
	pin F17 = IOB_E52_1;
	pin F18 = IOB_E52_0;
	pin G1 = IOB_W48_0;
	pin G2 = GND;
	pin G3 = IOB_W48_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W69_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N18_1;
	pin G9 = IOB_N19_3;
	pin G10 = VCCAUX;
	pin G11 = IOB_N19_2;
	pin G12 = VCCO0;
	pin G13 = IOB_E68_0;
	pin G14 = IOB_E70_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E48_1;
	pin G17 = GND;
	pin G18 = IOB_E48_0;
	pin H1 = IOB_W38_0;
	pin H2 = IOB_W38_1;
	pin H3 = IOB_W43_0;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = IOB_W69_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E68_1;
	pin H13 = IOB_E51_1;
	pin H14 = IOB_E51_0;
	pin H15 = IOB_E49_1;
	pin H16 = IOB_E49_0;
	pin H17 = IOB_E38_1;
	pin H18 = IOB_E38_0;
	pin J1 = IOB_W37_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W37_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W49_0;
	pin J7 = IOB_W49_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E46_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E37_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E37_0;
	pin K1 = IOB_W31_0;
	pin K2 = IOB_W31_1;
	pin K3 = IOB_W39_0;
	pin K4 = IOB_W39_1;
	pin K5 = IOB_W42_0;
	pin K6 = IOB_W46_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E54_1;
	pin K13 = IOB_E54_0;
	pin K14 = IOB_E46_0;
	pin K15 = IOB_E42_1;
	pin K16 = IOB_E42_0;
	pin K17 = IOB_E34_1;
	pin K18 = IOB_E34_0;
	pin L1 = IOB_W28_0;
	pin L2 = IOB_W28_1;
	pin L3 = IOB_W34_0;
	pin L4 = IOB_W34_1;
	pin L5 = IOB_W42_1;
	pin L6 = IOB_W10_1;
	pin L7 = IOB_W46_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E43_1;
	pin L13 = IOB_E43_0;
	pin L14 = IOB_E6_1;
	pin L15 = IOB_E39_1;
	pin L16 = IOB_E39_0;
	pin L17 = IOB_E31_1;
	pin L18 = IOB_E31_0;
	pin M1 = IOB_W25_0;
	pin M2 = GND;
	pin M3 = IOB_W25_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W10_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S16_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S20_3;
	pin M11 = IOB_S26_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E6_0;
	pin M14 = IOB_E10_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E28_1;
	pin M17 = GND;
	pin M18 = IOB_E28_0;
	pin N1 = IOB_W21_0;
	pin N2 = IOB_W21_1;
	pin N3 = IOB_W4_0;
	pin N4 = IOB_W4_1;
	pin N5 = IOB_S2_1;
	pin N6 = IOB_S11_1;
	pin N7 = IOB_S13_3;
	pin N8 = IOB_S16_2;
	pin N9 = IOB_S20_2;
	pin N10 = IOB_S22_3;
	pin N11 = IOB_S26_0;
	pin N12 = IOB_S28_1;
	pin N13 = GND;
	pin N14 = IOB_E10_0;
	pin N15 = IOB_E18_1;
	pin N16 = IOB_E18_0;
	pin N17 = IOB_E25_1;
	pin N18 = IOB_E25_0;
	pin P1 = IOB_W18_0;
	pin P2 = IOB_W18_1;
	pin P3 = IOB_W6_0;
	pin P4 = IOB_W6_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S2_0;
	pin P7 = IOB_S11_0;
	pin P8 = IOB_S13_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S28_0;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E4_1;
	pin P16 = IOB_E4_0;
	pin P17 = IOB_E21_1;
	pin P18 = IOB_E21_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S4_1;
	pin R4 = GND;
	pin R5 = IOB_S10_3;
	pin R6 = VCCO2;
	pin R7 = IOB_S11_3;
	pin R8 = IOB_S18_3;
	pin R9 = GND;
	pin R10 = IOB_S19_3;
	pin R11 = IOB_S24_3;
	pin R12 = VCCO2;
	pin R13 = IOB_S31_1;
	pin R14 = GND;
	pin R15 = IOB_S32_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W15_1;
	pin T3 = IOB_S4_0;
	pin T4 = IOB_S2_3;
	pin T5 = IOB_S10_2;
	pin T6 = IOB_S13_1;
	pin T7 = IOB_S11_2;
	pin T8 = IOB_S18_2;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S19_2;
	pin T11 = IOB_S24_2;
	pin T12 = IOB_S24_1;
	pin T13 = IOB_S31_0;
	pin T14 = IOB_S28_3;
	pin T15 = IOB_S32_2;
	pin T16 = GND;
	pin T17 = IOB_E15_1;
	pin T18 = IOB_E15_0;
	pin U1 = IOB_W12_0;
	pin U2 = IOB_W12_1;
	pin U3 = IOB_S1_3;
	pin U4 = VCCO2;
	pin U5 = IOB_S10_1;
	pin U6 = GND;
	pin U7 = IOB_S14_1;
	pin U8 = IOB_S16_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S20_1;
	pin U12 = GND;
	pin U13 = IOB_S26_3;
	pin U14 = VCCO2;
	pin U15 = IOB_S29_3;
	pin U16 = IOB_S31_3;
	pin U17 = IOB_E12_1;
	pin U18 = IOB_E12_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_2;
	pin V4 = IOB_S2_2;
	pin V5 = IOB_S10_0;
	pin V6 = IOB_S13_0;
	pin V7 = IOB_S14_0;
	pin V8 = IOB_S16_0;
	pin V9 = IOB_S18_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S24_0;
	pin V13 = IOB_S26_2;
	pin V14 = IOB_S28_2;
	pin V15 = IOB_S29_2;
	pin V16 = IOB_S31_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W4_0;
	vref IOB_W10_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S16_0;
	vref IOB_S24_2;
	vref IOB_N1_2;
}

// xc6slx25t-fgg484 xa6slx25t-fgg484
bond BOND11 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N2_2;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N5_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = NC;
	pin A13 = GND;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = IOB_N28_2;
	pin A18 = IOB_N29_0;
	pin A19 = IOB_N31_2;
	pin A20 = IOB_N31_0;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W77_0;
	pin B2 = IOB_N2_3;
	pin B3 = IOB_N4_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = GND;
	pin B16 = NC;
	pin B17 = GND;
	pin B18 = IOB_N29_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N31_1;
	pin B21 = NC;
	pin B22 = NC;
	pin C1 = IOB_W77_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N4_1;
	pin C5 = IOB_N5_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = NC;
	pin C14 = GND;
	pin C15 = NC;
	pin C16 = GND;
	pin C17 = IOB_N28_3;
	pin C18 = IOB_N32_2;
	pin C19 = IOB_N31_3;
	pin C20 = IOB_E73_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E73_0;
	pin D1 = IOB_W73_0;
	pin D2 = IOB_W73_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N1_0;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = NC;
	pin D14 = NC;
	pin D15 = NC;
	pin D16 = GND;
	pin D17 = IOB_N32_3;
	pin D18 = IOB_N29_3;
	pin D19 = IOB_N29_2;
	pin D20 = TMS;
	pin D21 = NC;
	pin D22 = NC;
	pin E1 = IOB_W70_0;
	pin E2 = GND;
	pin E3 = IOB_W70_1;
	pin E4 = IOB_W76_0;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N19_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E68_1;
	pin E21 = GND;
	pin E22 = IOB_E68_0;
	pin F1 = IOB_W69_0;
	pin F2 = IOB_W69_1;
	pin F3 = IOB_W76_1;
	pin F4 = VCCO3;
	pin F5 = NC;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N17_2;
	pin F10 = IOB_N18_2;
	pin F11 = VCCAUX;
	pin F12 = NC;
	pin F13 = GND;
	pin F14 = IOB_N19_3;
	pin F15 = IOB_N19_2;
	pin F16 = IOB_N19_0;
	pin F17 = IOB_N28_0;
	pin F18 = IOB_E77_1;
	pin F19 = IOB_E77_0;
	pin F20 = IOB_E71_0;
	pin F21 = IOB_E69_1;
	pin F22 = IOB_E69_0;
	pin G1 = IOB_W68_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W68_1;
	pin G4 = NC;
	pin G5 = GND;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = IOB_N17_3;
	pin G9 = IOB_N18_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N18_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N20_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N26_0;
	pin G16 = IOB_N28_1;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E71_1;
	pin G20 = IOB_E52_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E52_0;
	pin H1 = IOB_W54_0;
	pin H2 = IOB_W54_1;
	pin H3 = IOB_W55_0;
	pin H4 = NC;
	pin H5 = IOB_W71_0;
	pin H6 = NC;
	pin H7 = GND;
	pin H8 = NC;
	pin H9 = VCCAUX;
	pin H10 = IOB_N17_1;
	pin H11 = IOB_N17_0;
	pin H12 = IOB_N18_1;
	pin H13 = IOB_N20_3;
	pin H14 = IOB_N26_1;
	pin H15 = VCCAUX;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = IOB_E70_1;
	pin H19 = IOB_E70_0;
	pin H20 = IOB_E55_0;
	pin H21 = IOB_E49_1;
	pin H22 = IOB_E49_0;
	pin J1 = IOB_W51_0;
	pin J2 = GND;
	pin J3 = IOB_W51_1;
	pin J4 = IOB_W55_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W71_1;
	pin J7 = NC;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E76_1;
	pin J17 = IOB_E76_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E55_1;
	pin J20 = IOB_E46_1;
	pin J21 = GND;
	pin J22 = IOB_E46_0;
	pin K1 = IOB_W49_0;
	pin K2 = IOB_W49_1;
	pin K3 = IOB_W48_0;
	pin K4 = IOB_W48_1;
	pin K5 = IOB_W52_0;
	pin K6 = IOB_W52_1;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = NC;
	pin K17 = IOB_E51_1;
	pin K18 = IOB_E54_0;
	pin K19 = IOB_E54_1;
	pin K20 = IOB_E48_1;
	pin K21 = IOB_E42_1;
	pin K22 = IOB_E42_0;
	pin L1 = IOB_W38_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W38_1;
	pin L4 = IOB_W43_0;
	pin L5 = GND;
	pin L6 = IOB_W46_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = NC;
	pin L16 = VCCO1;
	pin L17 = IOB_E51_0;
	pin L18 = GND;
	pin L19 = IOB_E48_0;
	pin L20 = IOB_E38_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E38_0;
	pin M1 = IOB_W37_0;
	pin M2 = IOB_W37_1;
	pin M3 = IOB_W43_1;
	pin M4 = IOB_W42_0;
	pin M5 = IOB_W42_1;
	pin M6 = IOB_W46_1;
	pin M7 = IOB_W10_1;
	pin M8 = IOB_W10_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = NC;
	pin M17 = IOB_E6_1;
	pin M18 = IOB_E6_0;
	pin M19 = IOB_E43_0;
	pin M20 = IOB_E43_1;
	pin M21 = IOB_E37_1;
	pin M22 = IOB_E37_0;
	pin N1 = IOB_W34_0;
	pin N2 = GND;
	pin N3 = IOB_W34_1;
	pin N4 = IOB_W39_0;
	pin N5 = VCCO3;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = NC;
	pin N16 = IOB_E7_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E39_0;
	pin N20 = IOB_E34_1;
	pin N21 = GND;
	pin N22 = IOB_E34_0;
	pin P1 = IOB_W31_0;
	pin P2 = IOB_W31_1;
	pin P3 = IOB_W39_1;
	pin P4 = IOB_W7_0;
	pin P5 = IOB_W7_1;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = IOB_W4_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = NC;
	pin P16 = IOB_E7_0;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = IOB_E10_1;
	pin P20 = IOB_E39_1;
	pin P21 = IOB_E31_1;
	pin P22 = IOB_E31_0;
	pin R1 = IOB_W28_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W28_1;
	pin R4 = NC;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W4_1;
	pin R8 = IOB_S5_0;
	pin R9 = IOB_S5_1;
	pin R10 = VCCAUX;
	pin R11 = NC;
	pin R12 = VCCAUX;
	pin R13 = IOB_S28_3;
	pin R14 = VCCINT;
	pin R15 = NC;
	pin R16 = NC;
	pin R17 = NC;
	pin R18 = GND;
	pin R19 = IOB_E10_0;
	pin R20 = IOB_E28_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E28_0;
	pin T1 = IOB_W25_0;
	pin T2 = IOB_W25_1;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = IOB_S2_1;
	pin T8 = IOB_S7_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S11_3;
	pin T11 = NC;
	pin T12 = IOB_S19_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S28_2;
	pin T15 = NC;
	pin T16 = NC;
	pin T17 = NC;
	pin T18 = NC;
	pin T19 = NC;
	pin T20 = IOB_E8_0;
	pin T21 = IOB_E25_1;
	pin T22 = IOB_E25_0;
	pin U1 = IOB_W21_0;
	pin U2 = GND;
	pin U3 = IOB_W21_1;
	pin U4 = NC;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_0;
	pin U7 = GND;
	pin U8 = IOB_S7_0;
	pin U9 = IOB_S8_3;
	pin U10 = IOB_S11_2;
	pin U11 = VCCAUX;
	pin U12 = IOB_S19_2;
	pin U13 = IOB_S24_2;
	pin U14 = IOB_S24_3;
	pin U15 = NC;
	pin U16 = NC;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = IOB_E8_1;
	pin U20 = IOB_E21_1;
	pin U21 = GND;
	pin U22 = IOB_E21_0;
	pin V1 = IOB_W18_0;
	pin V2 = IOB_W18_1;
	pin V3 = NC;
	pin V4 = GND;
	pin V5 = NC;
	pin V6 = VCCAUX;
	pin V7 = IOB_S5_3;
	pin V8 = VCCO2;
	pin V9 = IOB_S8_2;
	pin V10 = GND;
	pin V11 = IOB_S14_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S22_3;
	pin V14 = GND;
	pin V15 = NC;
	pin V16 = VCCO2;
	pin V17 = IOB_S31_3;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E4_1;
	pin V20 = IOB_E4_0;
	pin V21 = IOB_E18_1;
	pin V22 = IOB_E18_0;
	pin W1 = IOB_W15_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W15_1;
	pin W4 = IOB_W6_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_3;
	pin W7 = GND;
	pin W8 = IOB_S5_2;
	pin W9 = IOB_S10_3;
	pin W10 = IOB_S13_3;
	pin W11 = IOB_S14_2;
	pin W12 = IOB_S16_3;
	pin W13 = IOB_S22_2;
	pin W14 = IOB_S20_3;
	pin W15 = IOB_S24_0;
	pin W16 = GND;
	pin W17 = IOB_S29_3;
	pin W18 = IOB_S31_2;
	pin W19 = GND;
	pin W20 = IOB_E15_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E15_0;
	pin Y1 = IOB_W12_0;
	pin Y2 = IOB_W12_1;
	pin Y3 = IOB_W6_0;
	pin Y4 = IOB_S1_3;
	pin Y5 = IOB_S4_1;
	pin Y6 = IOB_S4_2;
	pin Y7 = IOB_S11_1;
	pin Y8 = IOB_S10_2;
	pin Y9 = IOB_S14_1;
	pin Y10 = IOB_S13_2;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S16_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S20_2;
	pin Y15 = IOB_S20_1;
	pin Y16 = IOB_S24_1;
	pin Y17 = IOB_S26_1;
	pin Y18 = IOB_S29_2;
	pin Y19 = IOB_S28_1;
	pin Y20 = IOB_S32_3;
	pin Y21 = IOB_E12_1;
	pin Y22 = IOB_E12_0;
	pin AA1 = IOB_W8_0;
	pin AA2 = IOB_W8_1;
	pin AA3 = IOB_S1_2;
	pin AA4 = IOB_S2_3;
	pin AA5 = GND;
	pin AA6 = IOB_S10_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S13_1;
	pin AA9 = GND;
	pin AA10 = IOB_S16_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S18_3;
	pin AA13 = GND;
	pin AA14 = IOB_S29_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S22_1;
	pin AA17 = GND;
	pin AA18 = IOB_S26_3;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S31_1;
	pin AA21 = IOB_S32_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_2;
	pin AB5 = IOB_S4_0;
	pin AB6 = IOB_S10_0;
	pin AB7 = IOB_S11_0;
	pin AB8 = IOB_S13_0;
	pin AB9 = IOB_S14_0;
	pin AB10 = IOB_S16_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S18_2;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S29_0;
	pin AB15 = IOB_S20_0;
	pin AB16 = IOB_S22_0;
	pin AB17 = IOB_S26_0;
	pin AB18 = IOB_S26_2;
	pin AB19 = IOB_S28_0;
	pin AB20 = IOB_S31_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W4_0;
	vref IOB_W10_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S16_0;
	vref IOB_S24_2;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N29_2;
}

// xc6slx25-csg324 xa6slx25-csg324 xc6slx25l-csg324
bond BOND12 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N5_2;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N18_0;
	pin A10 = IOB_N19_0;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N22_0;
	pin A13 = IOB_N28_2;
	pin A14 = IOB_N29_2;
	pin A15 = IOB_N31_2;
	pin A16 = IOB_N32_2;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_3;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_1;
	pin B7 = GND;
	pin B8 = IOB_N17_1;
	pin B9 = IOB_N18_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N20_1;
	pin B12 = IOB_N22_1;
	pin B13 = GND;
	pin B14 = IOB_N29_3;
	pin B15 = VCCO0;
	pin B16 = IOB_N32_3;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W77_0;
	pin C2 = IOB_W77_1;
	pin C3 = GND;
	pin C4 = IOB_N1_2;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N5_3;
	pin C8 = IOB_N17_2;
	pin C9 = IOB_N18_2;
	pin C10 = IOB_N19_1;
	pin C11 = IOB_N19_2;
	pin C12 = IOB_N24_0;
	pin C13 = IOB_N28_3;
	pin C14 = IOB_N31_0;
	pin C15 = IOB_N31_3;
	pin C16 = GND;
	pin C17 = IOB_E71_1;
	pin C18 = IOB_E71_0;
	pin D1 = IOB_W68_0;
	pin D2 = IOB_W68_1;
	pin D3 = IOB_W70_0;
	pin D4 = IOB_N1_3;
	pin D5 = GND;
	pin D6 = IOB_N2_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N17_3;
	pin D9 = IOB_N18_3;
	pin D10 = GND;
	pin D11 = IOB_N19_3;
	pin D12 = IOB_N24_1;
	pin D13 = VCCO0;
	pin D14 = IOB_N31_1;
	pin D15 = TDI;
	pin D16 = TDO;
	pin D17 = IOB_E69_1;
	pin D18 = IOB_E69_0;
	pin E1 = IOB_W54_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W54_1;
	pin E4 = IOB_W70_1;
	pin E5 = VCCAUX;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = NC;
	pin E9 = VCCAUX;
	pin E10 = VCCO0;
	pin E11 = IOB_N24_2;
	pin E12 = IOB_N28_0;
	pin E13 = IOB_N29_0;
	pin E14 = VCCAUX;
	pin E15 = GND;
	pin E16 = IOB_E55_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E55_0;
	pin F1 = IOB_W51_0;
	pin F2 = IOB_W51_1;
	pin F3 = IOB_W55_0;
	pin F4 = IOB_W55_1;
	pin F5 = IOB_W71_0;
	pin F6 = IOB_W71_1;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = IOB_N20_2;
	pin F10 = IOB_N22_2;
	pin F11 = IOB_N24_3;
	pin F12 = IOB_N28_1;
	pin F13 = IOB_N29_1;
	pin F14 = IOB_E70_1;
	pin F15 = IOB_E77_1;
	pin F16 = IOB_E77_0;
	pin F17 = IOB_E52_1;
	pin F18 = IOB_E52_0;
	pin G1 = IOB_W48_0;
	pin G2 = GND;
	pin G3 = IOB_W48_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W69_0;
	pin G7 = VCCINT;
	pin G8 = NC;
	pin G9 = IOB_N20_3;
	pin G10 = VCCAUX;
	pin G11 = IOB_N22_3;
	pin G12 = GND;
	pin G13 = IOB_E68_0;
	pin G14 = IOB_E70_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E48_1;
	pin G17 = GND;
	pin G18 = IOB_E48_0;
	pin H1 = IOB_W38_0;
	pin H2 = IOB_W38_1;
	pin H3 = IOB_W43_0;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = IOB_W69_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E68_1;
	pin H13 = IOB_E51_1;
	pin H14 = IOB_E51_0;
	pin H15 = IOB_E49_1;
	pin H16 = IOB_E49_0;
	pin H17 = IOB_E38_1;
	pin H18 = IOB_E38_0;
	pin J1 = IOB_W37_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W37_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W49_0;
	pin J7 = IOB_W49_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E46_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E37_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E37_0;
	pin K1 = IOB_W31_0;
	pin K2 = IOB_W31_1;
	pin K3 = IOB_W39_0;
	pin K4 = IOB_W39_1;
	pin K5 = IOB_W42_0;
	pin K6 = IOB_W46_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E54_1;
	pin K13 = IOB_E54_0;
	pin K14 = IOB_E46_0;
	pin K15 = IOB_E42_1;
	pin K16 = IOB_E42_0;
	pin K17 = IOB_E34_1;
	pin K18 = IOB_E34_0;
	pin L1 = IOB_W28_0;
	pin L2 = IOB_W28_1;
	pin L3 = IOB_W34_0;
	pin L4 = IOB_W34_1;
	pin L5 = IOB_W42_1;
	pin L6 = IOB_W10_1;
	pin L7 = IOB_W46_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E43_1;
	pin L13 = IOB_E43_0;
	pin L14 = IOB_E6_1;
	pin L15 = IOB_E39_1;
	pin L16 = IOB_E39_0;
	pin L17 = IOB_E31_1;
	pin L18 = IOB_E31_0;
	pin M1 = IOB_W25_0;
	pin M2 = GND;
	pin M3 = IOB_W25_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W10_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S16_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S20_3;
	pin M11 = IOB_S26_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E6_0;
	pin M14 = IOB_E10_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E28_1;
	pin M17 = GND;
	pin M18 = IOB_E28_0;
	pin N1 = IOB_W21_0;
	pin N2 = IOB_W21_1;
	pin N3 = IOB_W4_0;
	pin N4 = IOB_W4_1;
	pin N5 = IOB_S2_1;
	pin N6 = IOB_S11_1;
	pin N7 = IOB_S13_3;
	pin N8 = IOB_S16_2;
	pin N9 = IOB_S20_2;
	pin N10 = IOB_S22_3;
	pin N11 = IOB_S26_0;
	pin N12 = IOB_S28_1;
	pin N13 = GND;
	pin N14 = IOB_E10_0;
	pin N15 = IOB_E18_1;
	pin N16 = IOB_E18_0;
	pin N17 = IOB_E25_1;
	pin N18 = IOB_E25_0;
	pin P1 = IOB_W18_0;
	pin P2 = IOB_W18_1;
	pin P3 = IOB_W6_0;
	pin P4 = IOB_W6_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S2_0;
	pin P7 = IOB_S11_0;
	pin P8 = IOB_S13_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S28_0;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E4_1;
	pin P16 = IOB_E4_0;
	pin P17 = IOB_E21_1;
	pin P18 = IOB_E21_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S4_1;
	pin R4 = GND;
	pin R5 = IOB_S10_3;
	pin R6 = VCCO2;
	pin R7 = IOB_S11_3;
	pin R8 = IOB_S18_3;
	pin R9 = GND;
	pin R10 = IOB_S19_3;
	pin R11 = IOB_S24_3;
	pin R12 = VCCO2;
	pin R13 = IOB_S31_1;
	pin R14 = GND;
	pin R15 = IOB_S32_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W15_1;
	pin T3 = IOB_S4_0;
	pin T4 = IOB_S2_3;
	pin T5 = IOB_S10_2;
	pin T6 = IOB_S13_1;
	pin T7 = IOB_S11_2;
	pin T8 = IOB_S18_2;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S19_2;
	pin T11 = IOB_S24_2;
	pin T12 = IOB_S24_1;
	pin T13 = IOB_S31_0;
	pin T14 = IOB_S28_3;
	pin T15 = IOB_S32_2;
	pin T16 = GND;
	pin T17 = IOB_E15_1;
	pin T18 = IOB_E15_0;
	pin U1 = IOB_W12_0;
	pin U2 = IOB_W12_1;
	pin U3 = IOB_S1_3;
	pin U4 = VCCO2;
	pin U5 = IOB_S10_1;
	pin U6 = GND;
	pin U7 = IOB_S14_1;
	pin U8 = IOB_S16_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S20_1;
	pin U12 = GND;
	pin U13 = IOB_S26_3;
	pin U14 = VCCO2;
	pin U15 = IOB_S29_3;
	pin U16 = IOB_S31_3;
	pin U17 = IOB_E12_1;
	pin U18 = IOB_E12_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_2;
	pin V4 = IOB_S2_2;
	pin V5 = IOB_S10_0;
	pin V6 = IOB_S13_0;
	pin V7 = IOB_S14_0;
	pin V8 = IOB_S16_0;
	pin V9 = IOB_S18_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S24_0;
	pin V13 = IOB_S26_2;
	pin V14 = IOB_S28_2;
	pin V15 = IOB_S29_2;
	pin V16 = IOB_S31_2;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W4_0;
	vref IOB_W10_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S16_0;
	vref IOB_S24_2;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N29_2;
}

// xc6slx25-fgg484 xa6slx25-fgg484 xc6slx25l-fgg484
bond BOND13 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W77_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N18_2;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N19_0;
	pin A13 = IOB_N20_2;
	pin A14 = IOB_N28_2;
	pin A15 = IOB_N28_0;
	pin A16 = IOB_N29_0;
	pin A17 = IOB_N31_2;
	pin A18 = IOB_N31_0;
	pin A19 = TDO;
	pin A20 = IOB_E73_1;
	pin A21 = IOB_E73_0;
	pin A22 = GND;
	pin B1 = IOB_W76_0;
	pin B2 = IOB_W76_1;
	pin B3 = IOB_W77_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N18_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_1;
	pin B13 = GND;
	pin B14 = IOB_N28_3;
	pin B15 = VCCO0;
	pin B16 = IOB_N29_1;
	pin B17 = GND;
	pin B18 = IOB_N31_1;
	pin B19 = VCCO0;
	pin B20 = IOB_E77_0;
	pin B21 = IOB_E76_1;
	pin B22 = IOB_E76_0;
	pin C1 = IOB_W70_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W70_1;
	pin C4 = NC;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N19_2;
	pin C13 = IOB_N20_3;
	pin C14 = IOB_N26_0;
	pin C15 = IOB_N28_1;
	pin C16 = IOB_N29_2;
	pin C17 = IOB_N31_3;
	pin C18 = TMS;
	pin C19 = IOB_E77_1;
	pin C20 = IOB_E68_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E68_0;
	pin D1 = IOB_W69_0;
	pin D2 = IOB_W69_1;
	pin D3 = NC;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N17_3;
	pin D8 = IOB_N17_2;
	pin D9 = IOB_N5_3;
	pin D10 = IOB_N17_1;
	pin D11 = IOB_N19_3;
	pin D12 = IOB_N20_0;
	pin D13 = IOB_N22_0;
	pin D14 = IOB_N26_1;
	pin D15 = IOB_N29_3;
	pin D16 = VCCAUX;
	pin D17 = IOB_N32_2;
	pin D18 = GND;
	pin D19 = IOB_E71_1;
	pin D20 = IOB_E71_0;
	pin D21 = IOB_E69_1;
	pin D22 = IOB_E69_0;
	pin E1 = IOB_W68_0;
	pin E2 = GND;
	pin E3 = IOB_W68_1;
	pin E4 = NC;
	pin E5 = NC;
	pin E6 = NC;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = VCCO0;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = IOB_N20_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N24_1;
	pin E15 = GND;
	pin E16 = IOB_N32_3;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E52_1;
	pin E21 = GND;
	pin E22 = IOB_E52_0;
	pin F1 = IOB_W54_0;
	pin F2 = IOB_W54_1;
	pin F3 = IOB_W55_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W71_0;
	pin F6 = VCCO3;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = VCCAUX;
	pin F12 = IOB_N22_2;
	pin F13 = IOB_N22_1;
	pin F14 = IOB_N26_3;
	pin F15 = IOB_N24_0;
	pin F16 = NC;
	pin F17 = NC;
	pin F18 = IOB_E70_1;
	pin F19 = IOB_E70_0;
	pin F20 = IOB_E55_0;
	pin F21 = IOB_E49_1;
	pin F22 = IOB_E49_0;
	pin G1 = IOB_W51_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W51_1;
	pin G4 = IOB_W55_1;
	pin G5 = GND;
	pin G6 = IOB_W71_1;
	pin G7 = NC;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = IOB_N24_2;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = GND;
	pin G19 = IOB_E55_1;
	pin G20 = IOB_E46_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E46_0;
	pin H1 = IOB_W49_0;
	pin H2 = IOB_W49_1;
	pin H3 = IOB_W48_0;
	pin H4 = IOB_W48_1;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W52_1;
	pin H7 = GND;
	pin H8 = IOB_W73_0;
	pin H9 = VCCAUX;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = IOB_N22_3;
	pin H13 = IOB_N24_3;
	pin H14 = IOB_N26_2;
	pin H15 = VCCAUX;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = IOB_E54_0;
	pin H19 = IOB_E54_1;
	pin H20 = IOB_E48_1;
	pin H21 = IOB_E42_1;
	pin H22 = IOB_E42_0;
	pin J1 = IOB_W38_0;
	pin J2 = GND;
	pin J3 = IOB_W38_1;
	pin J4 = IOB_W43_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W46_0;
	pin J7 = IOB_W73_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = NC;
	pin J17 = IOB_E51_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E48_0;
	pin J20 = IOB_E38_1;
	pin J21 = GND;
	pin J22 = IOB_E38_0;
	pin K1 = IOB_W37_0;
	pin K2 = IOB_W37_1;
	pin K3 = IOB_W43_1;
	pin K4 = IOB_W42_0;
	pin K5 = IOB_W42_1;
	pin K6 = IOB_W46_1;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = NC;
	pin K17 = IOB_E51_0;
	pin K18 = IOB_E6_0;
	pin K19 = IOB_E43_0;
	pin K20 = IOB_E43_1;
	pin K21 = IOB_E37_1;
	pin K22 = IOB_E37_0;
	pin L1 = IOB_W34_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W34_1;
	pin L4 = IOB_W39_0;
	pin L5 = GND;
	pin L6 = NC;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = NC;
	pin L16 = VCCO1;
	pin L17 = IOB_E6_1;
	pin L18 = GND;
	pin L19 = IOB_E39_0;
	pin L20 = IOB_E34_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E34_0;
	pin M1 = IOB_W31_0;
	pin M2 = IOB_W31_1;
	pin M3 = IOB_W39_1;
	pin M4 = IOB_W10_0;
	pin M5 = IOB_W10_1;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = NC;
	pin M17 = NC;
	pin M18 = NC;
	pin M19 = IOB_E10_1;
	pin M20 = IOB_E39_1;
	pin M21 = IOB_E31_1;
	pin M22 = IOB_E31_0;
	pin N1 = IOB_W28_0;
	pin N2 = GND;
	pin N3 = IOB_W28_1;
	pin N4 = NC;
	pin N5 = VCCO3;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = NC;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E10_0;
	pin N20 = IOB_E28_1;
	pin N21 = GND;
	pin N22 = IOB_E28_0;
	pin P1 = IOB_W25_0;
	pin P2 = IOB_W25_1;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = NC;
	pin P16 = NC;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = IOB_E8_1;
	pin P20 = IOB_E8_0;
	pin P21 = IOB_E25_1;
	pin P22 = IOB_E25_0;
	pin R1 = IOB_W21_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W21_1;
	pin R4 = NC;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_S4_2;
	pin R8 = IOB_S5_0;
	pin R9 = IOB_S5_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S16_3;
	pin R12 = VCCAUX;
	pin R13 = NC;
	pin R14 = VCCINT;
	pin R15 = NC;
	pin R16 = NC;
	pin R17 = NC;
	pin R18 = GND;
	pin R19 = NC;
	pin R20 = IOB_E21_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E21_0;
	pin T1 = IOB_W18_0;
	pin T2 = IOB_W18_1;
	pin T3 = IOB_W7_0;
	pin T4 = IOB_W7_1;
	pin T5 = IOB_S1_2;
	pin T6 = IOB_S1_3;
	pin T7 = IOB_S4_3;
	pin T8 = NC;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = IOB_S16_2;
	pin T12 = NC;
	pin T13 = VCCO2;
	pin T14 = NC;
	pin T15 = NC;
	pin T16 = NC;
	pin T17 = NC;
	pin T18 = NC;
	pin T19 = IOB_E4_1;
	pin T20 = IOB_E4_0;
	pin T21 = IOB_E18_1;
	pin T22 = IOB_E18_0;
	pin U1 = IOB_W15_0;
	pin U2 = GND;
	pin U3 = IOB_W15_1;
	pin U4 = IOB_W8_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_3;
	pin U7 = GND;
	pin U8 = NC;
	pin U9 = IOB_S8_3;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = NC;
	pin U13 = IOB_S28_2;
	pin U14 = IOB_S28_3;
	pin U15 = IOB_S28_1;
	pin U16 = NC;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = NC;
	pin U20 = IOB_E15_1;
	pin U21 = GND;
	pin U22 = IOB_E15_0;
	pin V1 = IOB_W12_0;
	pin V2 = IOB_W12_1;
	pin V3 = IOB_W8_0;
	pin V4 = GND;
	pin V5 = IOB_S2_2;
	pin V6 = VCCAUX;
	pin V7 = IOB_S11_2;
	pin V8 = VCCO2;
	pin V9 = IOB_S8_2;
	pin V10 = GND;
	pin V11 = IOB_S14_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S22_3;
	pin V14 = GND;
	pin V15 = IOB_S28_0;
	pin V16 = VCCO2;
	pin V17 = NC;
	pin V18 = NC;
	pin V19 = NC;
	pin V20 = NC;
	pin V21 = IOB_E12_1;
	pin V22 = IOB_E12_0;
	pin W1 = IOB_W6_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W6_1;
	pin W4 = IOB_S4_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S8_1;
	pin W7 = GND;
	pin W8 = IOB_S11_3;
	pin W9 = IOB_S11_1;
	pin W10 = IOB_S13_3;
	pin W11 = IOB_S14_2;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S22_2;
	pin W14 = IOB_S20_3;
	pin W15 = IOB_S24_0;
	pin W16 = GND;
	pin W17 = NC;
	pin W18 = IOB_S29_1;
	pin W19 = GND;
	pin W20 = IOB_E7_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E7_0;
	pin Y1 = IOB_W4_0;
	pin Y2 = IOB_W4_1;
	pin Y3 = IOB_S5_3;
	pin Y4 = IOB_S4_0;
	pin Y5 = IOB_S7_3;
	pin Y6 = IOB_S8_0;
	pin Y7 = IOB_S10_3;
	pin Y8 = IOB_S11_0;
	pin Y9 = IOB_S14_1;
	pin Y10 = IOB_S13_2;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S20_2;
	pin Y15 = IOB_S20_1;
	pin Y16 = IOB_S24_1;
	pin Y17 = IOB_S26_1;
	pin Y18 = IOB_S29_0;
	pin Y19 = IOB_S29_3;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S32_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S2_1;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S7_1;
	pin AA5 = GND;
	pin AA6 = IOB_S10_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S13_1;
	pin AA9 = GND;
	pin AA10 = IOB_S16_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S18_3;
	pin AA13 = GND;
	pin AA14 = IOB_S24_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S22_1;
	pin AA17 = GND;
	pin AA18 = IOB_S26_3;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S31_1;
	pin AA21 = IOB_S31_3;
	pin AA22 = IOB_S32_2;
	pin AB1 = GND;
	pin AB2 = IOB_S2_0;
	pin AB3 = IOB_S5_2;
	pin AB4 = IOB_S7_0;
	pin AB5 = IOB_S7_2;
	pin AB6 = IOB_S10_0;
	pin AB7 = IOB_S10_2;
	pin AB8 = IOB_S13_0;
	pin AB9 = IOB_S14_0;
	pin AB10 = IOB_S16_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S18_2;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S24_2;
	pin AB15 = IOB_S20_0;
	pin AB16 = IOB_S22_0;
	pin AB17 = IOB_S26_0;
	pin AB18 = IOB_S26_2;
	pin AB19 = IOB_S29_2;
	pin AB20 = IOB_S31_0;
	pin AB21 = IOB_S31_2;
	pin AB22 = GND;
	vref IOB_W4_0;
	vref IOB_W10_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S16_0;
	vref IOB_S24_2;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N29_2;
}

// xc6slx25-ftg256 xa6slx25-ftg256 xc6slx25l-ftg256
bond BOND14 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W68_0;
	pin A3 = IOB_W77_0;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N18_2;
	pin A10 = IOB_N18_0;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N29_2;
	pin A13 = IOB_N29_0;
	pin A14 = IOB_N31_0;
	pin A15 = TMS;
	pin A16 = GND;
	pin B1 = IOB_W54_0;
	pin B2 = IOB_W68_1;
	pin B3 = IOB_W77_1;
	pin B4 = VCCO0;
	pin B5 = IOB_N1_1;
	pin B6 = IOB_N2_1;
	pin B7 = GND;
	pin B8 = IOB_N17_1;
	pin B9 = VCCO0;
	pin B10 = IOB_N18_1;
	pin B11 = GND;
	pin B12 = IOB_N29_3;
	pin B13 = VCCO0;
	pin B14 = IOB_N31_1;
	pin B15 = IOB_E71_1;
	pin B16 = IOB_E71_0;
	pin C1 = IOB_W54_1;
	pin C2 = IOB_W51_0;
	pin C3 = IOB_W51_1;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N2_2;
	pin C6 = IOB_N5_2;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N20_2;
	pin C9 = IOB_N18_3;
	pin C10 = IOB_N19_0;
	pin C11 = IOB_N20_1;
	pin C12 = TDI;
	pin C13 = IOB_N29_1;
	pin C14 = TCK;
	pin C15 = IOB_E55_1;
	pin C16 = IOB_E55_0;
	pin D1 = IOB_W52_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W52_1;
	pin D4 = GND;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N5_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N20_3;
	pin D9 = IOB_N22_2;
	pin D10 = VCCO0;
	pin D11 = IOB_N32_3;
	pin D12 = IOB_N32_2;
	pin D13 = GND;
	pin D14 = IOB_E69_1;
	pin D15 = VCCO1;
	pin D16 = IOB_E69_0;
	pin E1 = IOB_W48_0;
	pin E2 = IOB_W48_1;
	pin E3 = IOB_W70_0;
	pin E4 = IOB_W70_1;
	pin E5 = VCCAUX;
	pin E6 = IOB_N4_2;
	pin E7 = IOB_N19_3;
	pin E8 = IOB_N19_2;
	pin E9 = GND;
	pin E10 = IOB_N19_1;
	pin E11 = IOB_N31_2;
	pin E12 = IOB_E77_0;
	pin E13 = IOB_E77_1;
	pin E14 = TDO;
	pin E15 = IOB_E54_1;
	pin E16 = IOB_E54_0;
	pin F1 = IOB_W38_0;
	pin F2 = IOB_W38_1;
	pin F3 = IOB_W69_0;
	pin F4 = IOB_W69_1;
	pin F5 = IOB_W71_0;
	pin F6 = IOB_W71_1;
	pin F7 = IOB_N4_3;
	pin F8 = VCCAUX;
	pin F9 = IOB_N22_3;
	pin F10 = IOB_N31_3;
	pin F11 = VCCAUX;
	pin F12 = IOB_E70_1;
	pin F13 = IOB_E68_1;
	pin F14 = IOB_E68_0;
	pin F15 = IOB_E52_1;
	pin F16 = IOB_E52_0;
	pin G1 = IOB_W37_0;
	pin G2 = GND;
	pin G3 = IOB_W37_1;
	pin G4 = VCCO3;
	pin G5 = IOB_W55_0;
	pin G6 = IOB_W55_1;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = VCCAUX;
	pin G11 = IOB_E70_0;
	pin G12 = IOB_E48_1;
	pin G13 = VCCO1;
	pin G14 = IOB_E51_1;
	pin G15 = GND;
	pin G16 = IOB_E51_0;
	pin H1 = IOB_W34_0;
	pin H2 = IOB_W34_1;
	pin H3 = IOB_W43_0;
	pin H4 = IOB_W43_1;
	pin H5 = IOB_W42_0;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H8 = VCCINT;
	pin H9 = GND;
	pin H10 = VCCINT;
	pin H11 = IOB_E48_0;
	pin H12 = GND;
	pin H13 = IOB_E46_1;
	pin H14 = IOB_E46_0;
	pin H15 = IOB_E49_1;
	pin H16 = IOB_E49_0;
	pin J1 = IOB_W31_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W31_1;
	pin J4 = IOB_W39_0;
	pin J5 = GND;
	pin J6 = IOB_W42_1;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCINT;
	pin J10 = VCCAUX;
	pin J11 = IOB_E43_1;
	pin J12 = IOB_E43_0;
	pin J13 = IOB_E42_1;
	pin J14 = IOB_E38_1;
	pin J15 = VCCO1;
	pin J16 = IOB_E38_0;
	pin K1 = IOB_W28_0;
	pin K2 = IOB_W28_1;
	pin K3 = IOB_W39_1;
	pin K4 = VCCO3;
	pin K5 = IOB_W49_1;
	pin K6 = IOB_W49_0;
	pin K7 = GND;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = IOB_E39_0;
	pin K12 = IOB_E39_1;
	pin K13 = VCCO1;
	pin K14 = IOB_E42_0;
	pin K15 = IOB_E37_1;
	pin K16 = IOB_E37_0;
	pin L1 = IOB_W25_0;
	pin L2 = GND;
	pin L3 = IOB_W25_1;
	pin L4 = IOB_W46_1;
	pin L5 = IOB_W46_0;
	pin L6 = VCCAUX;
	pin L7 = IOB_S4_0;
	pin L8 = IOB_S4_1;
	pin L9 = VCCAUX;
	pin L10 = IOB_S24_3;
	pin L11 = CMP_CS_B;
	pin L12 = IOB_E10_1;
	pin L13 = IOB_E10_0;
	pin L14 = IOB_E28_1;
	pin L15 = GND;
	pin L16 = IOB_E28_0;
	pin M1 = IOB_W21_0;
	pin M2 = IOB_W21_1;
	pin M3 = IOB_W4_0;
	pin M4 = IOB_W4_1;
	pin M5 = IOB_W6_1;
	pin M6 = IOB_S2_1;
	pin M7 = IOB_S18_2;
	pin M8 = GND;
	pin M9 = IOB_S19_3;
	pin M10 = IOB_S24_2;
	pin M11 = IOB_S31_2;
	pin M12 = IOB_S31_3;
	pin M13 = IOB_E4_1;
	pin M14 = IOB_E4_0;
	pin M15 = IOB_E31_1;
	pin M16 = IOB_E31_0;
	pin N1 = IOB_W18_0;
	pin N2 = VCCO3;
	pin N3 = IOB_W18_1;
	pin N4 = IOB_W6_0;
	pin N5 = IOB_S10_1;
	pin N6 = IOB_S2_0;
	pin N7 = VCCO2;
	pin N8 = IOB_S19_2;
	pin N9 = IOB_S26_3;
	pin N10 = VCCO2;
	pin N11 = IOB_S28_1;
	pin N12 = IOB_S28_3;
	pin N13 = GND;
	pin N14 = IOB_E34_1;
	pin N15 = VCCO1;
	pin N16 = IOB_E34_0;
	pin P1 = IOB_W15_0;
	pin P2 = IOB_W15_1;
	pin P3 = GND;
	pin P4 = IOB_S2_3;
	pin P5 = IOB_S10_0;
	pin P6 = IOB_S11_1;
	pin P7 = IOB_S18_3;
	pin P8 = IOB_S19_1;
	pin P9 = IOB_S26_2;
	pin P10 = IOB_S31_1;
	pin P11 = IOB_S28_0;
	pin P12 = IOB_S28_2;
	pin P13 = DONE;
	pin P14 = SUSPEND;
	pin P15 = IOB_E25_1;
	pin P16 = IOB_E25_0;
	pin R1 = IOB_W12_0;
	pin R2 = IOB_W12_1;
	pin R3 = IOB_S1_3;
	pin R4 = VCCO2;
	pin R5 = IOB_S10_3;
	pin R6 = GND;
	pin R7 = IOB_S18_1;
	pin R8 = VCCO2;
	pin R9 = IOB_S20_1;
	pin R10 = GND;
	pin R11 = IOB_S32_3;
	pin R12 = IOB_E12_1;
	pin R13 = VCCO1;
	pin R14 = IOB_E18_1;
	pin R15 = IOB_E21_1;
	pin R16 = IOB_E21_0;
	pin T1 = GND;
	pin T2 = PROG_B;
	pin T3 = IOB_S1_2;
	pin T4 = IOB_S2_2;
	pin T5 = IOB_S10_2;
	pin T6 = IOB_S11_0;
	pin T7 = IOB_S18_0;
	pin T8 = IOB_S19_0;
	pin T9 = IOB_S20_0;
	pin T10 = IOB_S31_0;
	pin T11 = IOB_S32_2;
	pin T12 = IOB_E12_0;
	pin T13 = IOB_E15_0;
	pin T14 = IOB_E15_1;
	pin T15 = IOB_E18_0;
	pin T16 = GND;
	vref IOB_W4_0;
	vref IOB_W77_0;
	vref IOB_E10_0;
	vref IOB_E77_0;
	vref IOB_S10_2;
	vref IOB_S24_2;
	vref IOB_N1_2;
	vref IOB_N20_2;
	vref IOB_N29_2;
}

// xc6slx45t-csg324 xa6slx45t-csg324
bond BOND15 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_0;
	pin A4 = GT101_TXN0;
	pin A5 = GT101_VTTX;
	pin A6 = GT101_TXN1;
	pin A7 = GND;
	pin A8 = GT101_CLKN0;
	pin A9 = GND;
	pin A10 = GT123_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_TXN0;
	pin A13 = GT123_VTTX;
	pin A14 = GT123_TXN1;
	pin A15 = IOB_N35_0;
	pin A16 = IOB_N36_2;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_3;
	pin B3 = IOB_N1_1;
	pin B4 = GT101_TXP0;
	pin B5 = GND;
	pin B6 = GT101_TXP1;
	pin B7 = GT101_AVCCPLL0;
	pin B8 = GT101_CLKP0;
	pin B9 = GND;
	pin B10 = GT123_CLKP0;
	pin B11 = GT123_AVCCPLL0;
	pin B12 = GT123_TXP0;
	pin B13 = GND;
	pin B14 = GT123_TXP1;
	pin B15 = VCCO0;
	pin B16 = IOB_N36_3;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W126_0;
	pin C2 = IOB_W126_1;
	pin C3 = VCCO0;
	pin C4 = GND;
	pin C5 = GT101_RXN0;
	pin C6 = GND;
	pin C7 = GT101_RXN1;
	pin C8 = GT101_AVCC;
	pin C9 = GT101_CLKN1;
	pin C10 = GND;
	pin C11 = GT123_RXN0;
	pin C12 = GND;
	pin C13 = GT123_RXN1;
	pin C14 = GND;
	pin C15 = IOB_N35_1;
	pin C16 = GND;
	pin C17 = IOB_E92_1;
	pin C18 = IOB_E92_0;
	pin D1 = IOB_W87_0;
	pin D2 = IOB_W87_1;
	pin D3 = IOB_W90_0;
	pin D4 = VCCAUX;
	pin D5 = GT101_RXP0;
	pin D6 = GT101_VTRX;
	pin D7 = GT101_RXP1;
	pin D8 = GND;
	pin D9 = GT101_CLKP1;
	pin D10 = GT101_AVCCPLL1;
	pin D11 = GT123_RXP0;
	pin D12 = GT123_VTRX;
	pin D13 = GT123_RXP1;
	pin D14 = VCCAUX;
	pin D15 = IOB_N36_0;
	pin D16 = TDO;
	pin D17 = IOB_E88_1;
	pin D18 = IOB_E88_0;
	pin E1 = IOB_W85_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W85_1;
	pin E4 = IOB_W90_1;
	pin E5 = GT101_AVTTRCAL;
	pin E6 = IOB_N18_3;
	pin E7 = GT101_RREF;
	pin E8 = IOB_N18_0;
	pin E9 = GT123_AVCC;
	pin E10 = GT123_CLKN1;
	pin E11 = GT123_AVCCPLL1;
	pin E12 = IOB_N19_0;
	pin E13 = GND;
	pin E14 = IOB_N36_1;
	pin E15 = GND;
	pin E16 = IOB_E86_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E86_0;
	pin F1 = IOB_W71_0;
	pin F2 = IOB_W71_1;
	pin F3 = IOB_W86_0;
	pin F4 = IOB_W86_1;
	pin F5 = IOB_W92_0;
	pin F6 = IOB_W92_1;
	pin F7 = IOB_N18_2;
	pin F8 = VCCO0;
	pin F9 = GND;
	pin F10 = GT123_CLKP1;
	pin F11 = GND;
	pin F12 = IOB_N19_1;
	pin F13 = TDI;
	pin F14 = IOB_E90_1;
	pin F15 = IOB_E125_1;
	pin F16 = IOB_E125_0;
	pin F17 = IOB_E84_1;
	pin F18 = IOB_E84_0;
	pin G1 = IOB_W69_0;
	pin G2 = GND;
	pin G3 = IOB_W69_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W88_0;
	pin G7 = VCCINT;
	pin G8 = IOB_N18_1;
	pin G9 = IOB_N19_3;
	pin G10 = VCCAUX;
	pin G11 = IOB_N19_2;
	pin G12 = VCCO0;
	pin G13 = IOB_E87_0;
	pin G14 = IOB_E90_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E69_1;
	pin G17 = GND;
	pin G18 = IOB_E69_0;
	pin H1 = IOB_W62_0;
	pin H2 = IOB_W62_1;
	pin H3 = IOB_W67_0;
	pin H4 = IOB_W67_1;
	pin H5 = IOB_W84_0;
	pin H6 = IOB_W84_1;
	pin H7 = IOB_W88_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E87_1;
	pin H13 = IOB_E71_1;
	pin H14 = IOB_E71_0;
	pin H15 = IOB_E70_1;
	pin H16 = IOB_E70_0;
	pin H17 = IOB_E62_1;
	pin H18 = IOB_E62_0;
	pin J1 = IOB_W61_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W61_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W70_0;
	pin J7 = IOB_W70_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E68_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E61_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E61_0;
	pin K1 = IOB_W55_0;
	pin K2 = IOB_W55_1;
	pin K3 = IOB_W63_0;
	pin K4 = IOB_W63_1;
	pin K5 = IOB_W66_0;
	pin K6 = IOB_W68_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E85_1;
	pin K13 = IOB_E85_0;
	pin K14 = IOB_E68_0;
	pin K15 = IOB_E66_1;
	pin K16 = IOB_E66_0;
	pin K17 = IOB_E58_1;
	pin K18 = IOB_E58_0;
	pin L1 = IOB_W52_0;
	pin L2 = IOB_W52_1;
	pin L3 = IOB_W58_0;
	pin L4 = IOB_W58_1;
	pin L5 = IOB_W66_1;
	pin L6 = IOB_W36_1;
	pin L7 = IOB_W68_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E67_1;
	pin L13 = IOB_E67_0;
	pin L14 = IOB_E29_1;
	pin L15 = IOB_E63_1;
	pin L16 = IOB_E63_0;
	pin L17 = IOB_E55_1;
	pin L18 = IOB_E55_0;
	pin M1 = IOB_W49_0;
	pin M2 = GND;
	pin M3 = IOB_W49_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W36_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S17_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S20_3;
	pin M11 = IOB_S26_3;
	pin M12 = VCCINT;
	pin M13 = IOB_E29_0;
	pin M14 = IOB_E36_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E52_1;
	pin M17 = GND;
	pin M18 = IOB_E52_0;
	pin N1 = IOB_W46_0;
	pin N2 = IOB_W46_1;
	pin N3 = IOB_W3_0;
	pin N4 = IOB_W3_1;
	pin N5 = IOB_S1_3;
	pin N6 = IOB_S11_3;
	pin N7 = IOB_S14_3;
	pin N8 = IOB_S17_2;
	pin N9 = IOB_S20_2;
	pin N10 = IOB_S22_3;
	pin N11 = IOB_S26_2;
	pin N12 = IOB_S27_3;
	pin N13 = GND;
	pin N14 = IOB_E36_0;
	pin N15 = IOB_E43_1;
	pin N16 = IOB_E43_0;
	pin N17 = IOB_E49_1;
	pin N18 = IOB_E49_0;
	pin P1 = IOB_W43_0;
	pin P2 = IOB_W43_1;
	pin P3 = IOB_W5_0;
	pin P4 = IOB_W5_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S11_2;
	pin P8 = IOB_S14_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S27_2;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin P17 = IOB_E46_1;
	pin P18 = IOB_E46_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S2_3;
	pin R4 = GND;
	pin R5 = IOB_S11_1;
	pin R6 = VCCO2;
	pin R7 = IOB_S13_1;
	pin R8 = IOB_S18_3;
	pin R9 = GND;
	pin R10 = IOB_S19_3;
	pin R11 = IOB_S26_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S35_3;
	pin R14 = GND;
	pin R15 = IOB_S36_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W40_0;
	pin T2 = IOB_W40_1;
	pin T3 = IOB_S2_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S11_0;
	pin T6 = IOB_S14_1;
	pin T7 = IOB_S13_0;
	pin T8 = IOB_S18_2;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S19_2;
	pin T11 = IOB_S26_0;
	pin T12 = IOB_S23_1;
	pin T13 = IOB_S35_2;
	pin T14 = IOB_S29_1;
	pin T15 = IOB_S36_2;
	pin T16 = GND;
	pin T17 = IOB_E40_1;
	pin T18 = IOB_E40_0;
	pin U1 = IOB_W37_0;
	pin U2 = IOB_W37_1;
	pin U3 = IOB_S1_1;
	pin U4 = VCCO2;
	pin U5 = IOB_S10_3;
	pin U6 = GND;
	pin U7 = IOB_S15_1;
	pin U8 = IOB_S17_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S20_1;
	pin U12 = GND;
	pin U13 = IOB_S27_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S33_3;
	pin U16 = IOB_S36_1;
	pin U17 = IOB_E37_1;
	pin U18 = IOB_E37_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_0;
	pin V4 = IOB_S2_0;
	pin V5 = IOB_S10_2;
	pin V6 = IOB_S14_0;
	pin V7 = IOB_S15_0;
	pin V8 = IOB_S17_0;
	pin V9 = IOB_S18_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S23_0;
	pin V13 = IOB_S27_0;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S33_2;
	pin V16 = IOB_S36_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_N1_2;
}

// xc6slx45t-csg484
bond BOND16 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W104_0;
	pin A3 = IOB_W104_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_CLKN0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N33_0;
	pin A18 = IOB_N35_2;
	pin A19 = IOB_N35_0;
	pin A20 = IOB_E108_1;
	pin A21 = IOB_E108_0;
	pin A22 = GND;
	pin B1 = IOB_W90_0;
	pin B2 = IOB_W90_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKP0;
	pin B11 = GND;
	pin B12 = GT123_CLKP0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N35_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N35_1;
	pin B21 = IOB_E70_1;
	pin B22 = IOB_E70_0;
	pin C1 = IOB_W87_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W87_1;
	pin C4 = IOB_W118_0;
	pin C5 = IOB_N1_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N33_1;
	pin C18 = IOB_N36_2;
	pin C19 = TCK;
	pin C20 = IOB_E84_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E84_0;
	pin D1 = IOB_W85_0;
	pin D2 = IOB_W85_1;
	pin D3 = IOB_W126_0;
	pin D4 = IOB_W118_1;
	pin D5 = IOB_N2_0;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N33_2;
	pin D18 = IOB_N36_3;
	pin D19 = IOB_N36_1;
	pin D20 = IOB_N36_0;
	pin D21 = IOB_E86_1;
	pin D22 = IOB_E86_0;
	pin E1 = IOB_W71_0;
	pin E2 = GND;
	pin E3 = IOB_W71_1;
	pin E4 = IOB_W126_1;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_2;
	pin E7 = GND;
	pin E8 = IOB_N4_0;
	pin E9 = GT101_RREF;
	pin E10 = VCCO0;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = GND;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GT123_CLKN1;
	pin E15 = GT123_AVCC;
	pin E16 = IOB_N33_3;
	pin E17 = VCCO0;
	pin E18 = TMS;
	pin E19 = VCCO1;
	pin E20 = IOB_E88_1;
	pin E21 = GND;
	pin E22 = IOB_E88_0;
	pin F1 = IOB_W69_0;
	pin F2 = IOB_W69_1;
	pin F3 = IOB_W108_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W108_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N2_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N4_1;
	pin F10 = IOB_N18_1;
	pin F11 = IOB_N18_0;
	pin F12 = IOB_N19_0;
	pin F13 = GND;
	pin F14 = GT123_CLKP1;
	pin F15 = GND;
	pin F16 = IOB_N32_0;
	pin F17 = TDI;
	pin F18 = VCCAUX;
	pin F19 = IOB_E104_1;
	pin F20 = IOB_E104_0;
	pin F21 = IOB_E92_1;
	pin F22 = IOB_E92_0;
	pin G1 = IOB_W67_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W67_1;
	pin G4 = IOB_W113_0;
	pin G5 = GND;
	pin G6 = IOB_W113_1;
	pin G7 = IOB_N4_3;
	pin G8 = IOB_N4_2;
	pin G9 = IOB_N5_3;
	pin G10 = IOB_N18_2;
	pin G11 = IOB_N19_2;
	pin G12 = IOB_N19_1;
	pin G13 = VCCO0;
	pin G14 = GND;
	pin G15 = IOB_N32_2;
	pin G16 = IOB_N32_1;
	pin G17 = IOB_E125_1;
	pin G18 = GND;
	pin G19 = IOB_E125_0;
	pin G20 = IOB_E87_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E87_0;
	pin H1 = IOB_W63_0;
	pin H2 = IOB_W63_1;
	pin H3 = IOB_W115_0;
	pin H4 = IOB_W115_1;
	pin H5 = IOB_W111_0;
	pin H6 = IOB_W111_1;
	pin H7 = GND;
	pin H8 = VCCO0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N18_3;
	pin H11 = IOB_N19_3;
	pin H12 = IOB_N20_3;
	pin H13 = IOB_N20_2;
	pin H14 = IOB_N32_3;
	pin H15 = VCCAUX;
	pin H16 = TDO;
	pin H17 = IOB_E106_1;
	pin H18 = IOB_E106_0;
	pin H19 = IOB_E90_1;
	pin H20 = IOB_E90_0;
	pin H21 = IOB_E85_1;
	pin H22 = IOB_E85_0;
	pin J1 = IOB_W62_0;
	pin J2 = GND;
	pin J3 = IOB_W62_1;
	pin J4 = IOB_W88_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W106_0;
	pin J7 = IOB_W106_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E111_1;
	pin J17 = IOB_E69_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E69_0;
	pin J20 = IOB_E68_1;
	pin J21 = GND;
	pin J22 = IOB_E68_0;
	pin K1 = IOB_W61_0;
	pin K2 = IOB_W61_1;
	pin K3 = IOB_W84_0;
	pin K4 = IOB_W84_1;
	pin K5 = IOB_W88_1;
	pin K6 = IOB_W92_0;
	pin K7 = IOB_W103_0;
	pin K8 = IOB_W103_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E100_0;
	pin K17 = IOB_E111_0;
	pin K18 = IOB_E71_1;
	pin K19 = IOB_E71_0;
	pin K20 = IOB_E63_0;
	pin K21 = IOB_E61_1;
	pin K22 = IOB_E61_0;
	pin L1 = IOB_W58_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W58_1;
	pin L4 = IOB_W70_0;
	pin L5 = GND;
	pin L6 = IOB_W92_1;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E100_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E67_0;
	pin L18 = GND;
	pin L19 = IOB_E63_1;
	pin L20 = IOB_E62_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E62_0;
	pin M1 = IOB_W55_0;
	pin M2 = IOB_W55_1;
	pin M3 = IOB_W68_0;
	pin M4 = IOB_W68_1;
	pin M5 = IOB_W70_1;
	pin M6 = IOB_W86_0;
	pin M7 = IOB_W97_0;
	pin M8 = IOB_W97_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E103_0;
	pin M17 = IOB_E67_1;
	pin M18 = IOB_E66_1;
	pin M19 = IOB_E66_0;
	pin M20 = IOB_E55_0;
	pin M21 = IOB_E58_1;
	pin M22 = IOB_E58_0;
	pin N1 = IOB_W52_0;
	pin N2 = GND;
	pin N3 = IOB_W52_1;
	pin N4 = IOB_W66_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W86_1;
	pin N7 = IOB_W95_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E95_1;
	pin N15 = IOB_E95_0;
	pin N16 = IOB_E103_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E55_1;
	pin N20 = IOB_E52_1;
	pin N21 = GND;
	pin N22 = IOB_E52_0;
	pin P1 = IOB_W49_0;
	pin P2 = IOB_W49_1;
	pin P3 = IOB_W66_0;
	pin P4 = IOB_W24_1;
	pin P5 = IOB_W29_0;
	pin P6 = IOB_W29_1;
	pin P7 = IOB_W95_1;
	pin P8 = IOB_W100_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E27_1;
	pin P16 = IOB_E27_0;
	pin P17 = IOB_E18_1;
	pin P18 = IOB_E18_0;
	pin P19 = IOB_E23_1;
	pin P20 = IOB_E23_0;
	pin P21 = IOB_E49_1;
	pin P22 = IOB_E49_0;
	pin R1 = IOB_W46_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W46_1;
	pin R4 = IOB_W24_0;
	pin R5 = GND;
	pin R6 = IOB_W27_0;
	pin R7 = VCCO3;
	pin R8 = IOB_W100_1;
	pin R9 = IOB_W34_1;
	pin R10 = VCCAUX;
	pin R11 = VCCAUX;
	pin R12 = IOB_E35_1;
	pin R13 = IOB_E35_0;
	pin R14 = NC;
	pin R15 = VCCO1;
	pin R16 = IOB_E14_0;
	pin R17 = IOB_E11_1;
	pin R18 = GND;
	pin R19 = IOB_E11_0;
	pin R20 = IOB_E46_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E46_0;
	pin T1 = IOB_W43_0;
	pin T2 = IOB_W43_1;
	pin T3 = IOB_W35_0;
	pin T4 = IOB_W35_1;
	pin T5 = IOB_W23_0;
	pin T6 = IOB_W23_1;
	pin T7 = IOB_W27_1;
	pin T8 = IOB_W34_0;
	pin T9 = VCCO3;
	pin T10 = IOB_W36_0;
	pin T11 = IOB_W36_1;
	pin T12 = IOB_E32_1;
	pin T13 = IOB_E32_0;
	pin T14 = IOB_S22_3;
	pin T15 = IOB_E14_1;
	pin T16 = NC;
	pin T17 = IOB_E7_1;
	pin T18 = IOB_E7_0;
	pin T19 = IOB_E3_1;
	pin T20 = IOB_E3_0;
	pin T21 = IOB_E43_1;
	pin T22 = IOB_E43_0;
	pin U1 = IOB_W40_0;
	pin U2 = GND;
	pin U3 = IOB_W40_1;
	pin U4 = IOB_W7_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W21_1;
	pin U7 = GND;
	pin U8 = IOB_W32_0;
	pin U9 = IOB_W32_1;
	pin U10 = IOB_W16_0;
	pin U11 = VCCAUX;
	pin U12 = CMP_CS_B;
	pin U13 = IOB_S22_2;
	pin U14 = VCCO2;
	pin U15 = IOB_S27_3;
	pin U16 = DONE;
	pin U17 = VCCAUX;
	pin U18 = VCCO1;
	pin U19 = NC;
	pin U20 = IOB_E40_1;
	pin U21 = GND;
	pin U22 = IOB_E40_0;
	pin V1 = IOB_W37_0;
	pin V2 = IOB_W37_1;
	pin V3 = IOB_W7_0;
	pin V4 = GND;
	pin V5 = IOB_W21_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S10_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S14_3;
	pin V10 = GND;
	pin V11 = IOB_W16_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S29_1;
	pin V14 = GND;
	pin V15 = IOB_S27_2;
	pin V16 = GND;
	pin V17 = IOB_E5_1;
	pin V18 = IOB_E5_0;
	pin V19 = IOB_E9_1;
	pin V20 = IOB_E9_0;
	pin V21 = IOB_E37_1;
	pin V22 = IOB_E37_0;
	pin W1 = IOB_W11_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W11_1;
	pin W4 = IOB_W14_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S2_3;
	pin W7 = GND;
	pin W8 = IOB_S10_0;
	pin W9 = IOB_S15_1;
	pin W10 = IOB_S14_2;
	pin W11 = IOB_S19_3;
	pin W12 = IOB_S15_3;
	pin W13 = IOB_S29_0;
	pin W14 = IOB_S26_1;
	pin W15 = IOB_S27_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S36_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E34_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E34_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W9_1;
	pin Y4 = IOB_W14_0;
	pin Y5 = IOB_S1_1;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S2_1;
	pin Y8 = IOB_S15_0;
	pin Y9 = IOB_S11_1;
	pin Y10 = IOB_S19_2;
	pin Y11 = IOB_S18_3;
	pin Y12 = IOB_S15_2;
	pin Y13 = IOB_S17_1;
	pin Y14 = IOB_S26_0;
	pin Y15 = IOB_S33_3;
	pin Y16 = IOB_S27_0;
	pin Y17 = IOB_S35_3;
	pin Y18 = IOB_S36_2;
	pin Y19 = IOB_E16_1;
	pin Y20 = IOB_E16_0;
	pin Y21 = IOB_E24_1;
	pin Y22 = IOB_E24_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W3_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W18_1;
	pin AA5 = GND;
	pin AA6 = IOB_S1_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S10_3;
	pin AA9 = GND;
	pin AA10 = IOB_S18_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S19_1;
	pin AA13 = GND;
	pin AA14 = IOB_S26_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S35_1;
	pin AA17 = GND;
	pin AA18 = IOB_S36_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E29_1;
	pin AA21 = IOB_E36_1;
	pin AA22 = IOB_E36_0;
	pin AB1 = GND;
	pin AB2 = IOB_W3_0;
	pin AB3 = IOB_W9_0;
	pin AB4 = IOB_W18_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S2_0;
	pin AB8 = IOB_S10_2;
	pin AB9 = IOB_S11_0;
	pin AB10 = IOB_S18_0;
	pin AB11 = IOB_S18_2;
	pin AB12 = IOB_S19_0;
	pin AB13 = IOB_S17_0;
	pin AB14 = IOB_S26_2;
	pin AB15 = IOB_S33_2;
	pin AB16 = IOB_S35_0;
	pin AB17 = IOB_S35_2;
	pin AB18 = IOB_S36_0;
	pin AB19 = IOB_E21_1;
	pin AB20 = IOB_E21_0;
	pin AB21 = IOB_E29_0;
	pin AB22 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45t-fgg484 xa6slx45t-fgg484
bond BOND17 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N2_2;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N5_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = GT123_CLKP0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N32_0;
	pin A18 = IOB_N35_2;
	pin A19 = IOB_N35_0;
	pin A20 = IOB_N36_2;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W126_0;
	pin B2 = IOB_N2_3;
	pin B3 = IOB_N4_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = GT123_CLKN0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N35_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N36_3;
	pin B21 = IOB_E122_1;
	pin B22 = IOB_E122_0;
	pin C1 = IOB_W126_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N4_1;
	pin C5 = IOB_N5_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N32_1;
	pin C18 = IOB_N36_0;
	pin C19 = IOB_N35_1;
	pin C20 = IOB_E100_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E100_0;
	pin D1 = IOB_W100_0;
	pin D2 = IOB_W100_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N1_0;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = GND;
	pin D17 = IOB_N36_1;
	pin D18 = IOB_N33_1;
	pin D19 = IOB_N33_0;
	pin D20 = TMS;
	pin D21 = IOB_E95_1;
	pin D22 = IOB_E95_0;
	pin E1 = IOB_W90_0;
	pin E2 = GND;
	pin E3 = IOB_W90_1;
	pin E4 = IOB_W103_0;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = GT123_AVCC;
	pin E11 = GND;
	pin E12 = GT123_CLKP1;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N19_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E87_1;
	pin E21 = GND;
	pin E22 = IOB_E87_0;
	pin F1 = IOB_W88_0;
	pin F2 = IOB_W88_1;
	pin F3 = IOB_W103_1;
	pin F4 = VCCO3;
	pin F5 = IOB_W124_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N17_2;
	pin F10 = IOB_N18_2;
	pin F11 = VCCAUX;
	pin F12 = GT123_CLKN1;
	pin F13 = GND;
	pin F14 = IOB_N19_3;
	pin F15 = IOB_N19_2;
	pin F16 = IOB_N19_0;
	pin F17 = IOB_N33_2;
	pin F18 = IOB_E125_1;
	pin F19 = IOB_E125_0;
	pin F20 = IOB_E92_0;
	pin F21 = IOB_E88_1;
	pin F22 = IOB_E88_0;
	pin G1 = IOB_W87_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W87_1;
	pin G4 = IOB_W97_0;
	pin G5 = GND;
	pin G6 = IOB_W124_0;
	pin G7 = IOB_W120_0;
	pin G8 = IOB_N17_3;
	pin G9 = IOB_N18_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N18_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N20_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N32_2;
	pin G16 = IOB_N33_3;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E92_1;
	pin G20 = IOB_E84_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E84_0;
	pin H1 = IOB_W85_0;
	pin H2 = IOB_W85_1;
	pin H3 = IOB_W86_0;
	pin H4 = IOB_W97_1;
	pin H5 = IOB_W92_0;
	pin H6 = IOB_W120_1;
	pin H7 = GND;
	pin H8 = IOB_W122_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N17_1;
	pin H11 = IOB_N17_0;
	pin H12 = IOB_N18_1;
	pin H13 = IOB_N20_3;
	pin H14 = IOB_N32_3;
	pin H15 = VCCAUX;
	pin H16 = IOB_E124_1;
	pin H17 = IOB_E124_0;
	pin H18 = IOB_E90_1;
	pin H19 = IOB_E90_0;
	pin H20 = IOB_E86_0;
	pin H21 = IOB_E70_1;
	pin H22 = IOB_E70_0;
	pin J1 = IOB_W71_0;
	pin J2 = GND;
	pin J3 = IOB_W71_1;
	pin J4 = IOB_W86_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W92_1;
	pin J7 = IOB_W122_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E103_1;
	pin J17 = IOB_E103_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E86_1;
	pin J20 = IOB_E68_1;
	pin J21 = GND;
	pin J22 = IOB_E68_0;
	pin K1 = IOB_W70_0;
	pin K2 = IOB_W70_1;
	pin K3 = IOB_W69_0;
	pin K4 = IOB_W69_1;
	pin K5 = IOB_W84_0;
	pin K6 = IOB_W84_1;
	pin K7 = IOB_W95_1;
	pin K8 = IOB_W95_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E97_0;
	pin K17 = IOB_E71_1;
	pin K18 = IOB_E85_0;
	pin K19 = IOB_E85_1;
	pin K20 = IOB_E69_1;
	pin K21 = IOB_E66_1;
	pin K22 = IOB_E66_0;
	pin L1 = IOB_W62_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W62_1;
	pin L4 = IOB_W67_0;
	pin L5 = GND;
	pin L6 = IOB_W68_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E97_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E71_0;
	pin L18 = GND;
	pin L19 = IOB_E69_0;
	pin L20 = IOB_E62_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E62_0;
	pin M1 = IOB_W61_0;
	pin M2 = IOB_W61_1;
	pin M3 = IOB_W67_1;
	pin M4 = IOB_W66_0;
	pin M5 = IOB_W66_1;
	pin M6 = IOB_W68_1;
	pin M7 = IOB_W36_1;
	pin M8 = IOB_W36_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E35_1;
	pin M17 = IOB_E29_1;
	pin M18 = IOB_E29_0;
	pin M19 = IOB_E67_0;
	pin M20 = IOB_E67_1;
	pin M21 = IOB_E61_1;
	pin M22 = IOB_E61_0;
	pin N1 = IOB_W58_0;
	pin N2 = GND;
	pin N3 = IOB_W58_1;
	pin N4 = IOB_W63_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W29_1;
	pin N7 = IOB_W29_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E35_0;
	pin N16 = IOB_E32_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E63_0;
	pin N20 = IOB_E58_1;
	pin N21 = GND;
	pin N22 = IOB_E58_0;
	pin P1 = IOB_W55_0;
	pin P2 = IOB_W55_1;
	pin P3 = IOB_W63_1;
	pin P4 = IOB_W11_0;
	pin P5 = IOB_W11_1;
	pin P6 = IOB_W34_1;
	pin P7 = IOB_W34_0;
	pin P8 = IOB_W3_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = NC;
	pin P16 = IOB_E32_0;
	pin P17 = IOB_E9_1;
	pin P18 = IOB_E9_0;
	pin P19 = IOB_E36_1;
	pin P20 = IOB_E63_1;
	pin P21 = IOB_E55_1;
	pin P22 = IOB_E55_0;
	pin R1 = IOB_W52_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W52_1;
	pin R4 = IOB_W35_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W3_1;
	pin R8 = IOB_S4_2;
	pin R9 = IOB_S4_3;
	pin R10 = VCCAUX;
	pin R11 = IOB_S20_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S29_1;
	pin R14 = VCCINT;
	pin R15 = IOB_E11_1;
	pin R16 = IOB_E11_0;
	pin R17 = IOB_E7_1;
	pin R18 = GND;
	pin R19 = IOB_E36_0;
	pin R20 = IOB_E52_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E52_0;
	pin T1 = IOB_W49_0;
	pin T2 = IOB_W49_1;
	pin T3 = IOB_W35_1;
	pin T4 = IOB_W32_0;
	pin T5 = IOB_W7_0;
	pin T6 = IOB_W7_1;
	pin T7 = IOB_S1_3;
	pin T8 = IOB_S5_3;
	pin T9 = VCCO2;
	pin T10 = IOB_S13_1;
	pin T11 = IOB_S20_2;
	pin T12 = IOB_S19_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S29_0;
	pin T15 = IOB_S20_1;
	pin T16 = NC;
	pin T17 = IOB_E7_0;
	pin T18 = IOB_E5_0;
	pin T19 = IOB_E5_1;
	pin T20 = IOB_E34_0;
	pin T21 = IOB_E49_1;
	pin T22 = IOB_E49_0;
	pin U1 = IOB_W46_0;
	pin U2 = GND;
	pin U3 = IOB_W46_1;
	pin U4 = IOB_W32_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S1_2;
	pin U7 = GND;
	pin U8 = IOB_S5_2;
	pin U9 = IOB_S10_1;
	pin U10 = IOB_S13_0;
	pin U11 = VCCAUX;
	pin U12 = IOB_S19_2;
	pin U13 = IOB_S26_0;
	pin U14 = IOB_S26_1;
	pin U15 = IOB_S20_0;
	pin U16 = IOB_S35_1;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = IOB_E34_1;
	pin U20 = IOB_E46_1;
	pin U21 = GND;
	pin U22 = IOB_E46_0;
	pin V1 = IOB_W43_0;
	pin V2 = IOB_W43_1;
	pin V3 = IOB_W9_0;
	pin V4 = GND;
	pin V5 = IOB_W9_1;
	pin V6 = VCCAUX;
	pin V7 = IOB_S5_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S10_0;
	pin V10 = GND;
	pin V11 = IOB_S15_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S23_3;
	pin V14 = GND;
	pin V15 = IOB_S35_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S36_1;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E3_1;
	pin V20 = IOB_E3_0;
	pin V21 = IOB_E43_1;
	pin V22 = IOB_E43_0;
	pin W1 = IOB_W40_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W40_1;
	pin W4 = IOB_W5_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = IOB_S5_0;
	pin W9 = IOB_S11_1;
	pin W10 = IOB_S14_3;
	pin W11 = IOB_S15_2;
	pin W12 = IOB_S17_3;
	pin W13 = IOB_S23_2;
	pin W14 = IOB_S22_3;
	pin W15 = IOB_S24_2;
	pin W16 = GND;
	pin W17 = IOB_S33_3;
	pin W18 = IOB_S36_0;
	pin W19 = GND;
	pin W20 = IOB_E40_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E40_0;
	pin Y1 = IOB_W37_0;
	pin Y2 = IOB_W37_1;
	pin Y3 = IOB_W5_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S11_3;
	pin Y8 = IOB_S11_0;
	pin Y9 = IOB_S15_1;
	pin Y10 = IOB_S14_2;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S17_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S22_2;
	pin Y15 = IOB_S22_1;
	pin Y16 = IOB_S24_3;
	pin Y17 = IOB_S26_3;
	pin Y18 = IOB_S33_2;
	pin Y19 = IOB_S27_3;
	pin Y20 = IOB_S36_3;
	pin Y21 = IOB_E37_1;
	pin Y22 = IOB_E37_0;
	pin AA1 = IOB_W14_0;
	pin AA2 = IOB_W14_1;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S2_1;
	pin AA5 = GND;
	pin AA6 = IOB_S10_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S14_1;
	pin AA9 = GND;
	pin AA10 = IOB_S17_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S18_3;
	pin AA13 = GND;
	pin AA14 = IOB_S33_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S23_1;
	pin AA17 = GND;
	pin AA18 = IOB_S27_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S35_3;
	pin AA21 = IOB_S36_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_0;
	pin AB5 = IOB_S2_2;
	pin AB6 = IOB_S10_2;
	pin AB7 = IOB_S11_2;
	pin AB8 = IOB_S14_0;
	pin AB9 = IOB_S15_0;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S18_2;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S33_0;
	pin AB15 = IOB_S22_0;
	pin AB16 = IOB_S23_0;
	pin AB17 = IOB_S26_2;
	pin AB18 = IOB_S27_0;
	pin AB19 = IOB_S27_2;
	pin AB20 = IOB_S35_2;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45-csg324 xa6slx45-csg324 xc6slx45l-csg324
bond BOND18 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_2;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N5_2;
	pin A8 = IOB_N17_0;
	pin A9 = IOB_N18_0;
	pin A10 = IOB_N19_0;
	pin A11 = IOB_N32_2;
	pin A12 = IOB_N32_0;
	pin A13 = IOB_N33_2;
	pin A14 = IOB_N33_0;
	pin A15 = IOB_N35_0;
	pin A16 = IOB_N36_0;
	pin A17 = TCK;
	pin A18 = GND;
	pin B1 = VCCAUX;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_3;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_1;
	pin B7 = GND;
	pin B8 = IOB_N17_1;
	pin B9 = IOB_N18_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N32_3;
	pin B12 = IOB_N32_1;
	pin B13 = GND;
	pin B14 = IOB_N33_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N36_1;
	pin B17 = VCCAUX;
	pin B18 = TMS;
	pin C1 = IOB_W126_0;
	pin C2 = IOB_W126_1;
	pin C3 = GND;
	pin C4 = IOB_N1_2;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N5_3;
	pin C8 = IOB_N17_2;
	pin C9 = IOB_N18_2;
	pin C10 = IOB_N19_1;
	pin C11 = IOB_N19_2;
	pin C12 = NC;
	pin C13 = IOB_N33_3;
	pin C14 = IOB_N36_2;
	pin C15 = IOB_N35_1;
	pin C16 = GND;
	pin C17 = IOB_E92_1;
	pin C18 = IOB_E92_0;
	pin D1 = IOB_W87_0;
	pin D2 = IOB_W87_1;
	pin D3 = IOB_W90_0;
	pin D4 = IOB_N1_3;
	pin D5 = GND;
	pin D6 = IOB_N2_3;
	pin D7 = VCCO0;
	pin D8 = IOB_N17_3;
	pin D9 = IOB_N18_3;
	pin D10 = GND;
	pin D11 = IOB_N19_3;
	pin D12 = NC;
	pin D13 = VCCO0;
	pin D14 = IOB_N36_3;
	pin D15 = TDI;
	pin D16 = TDO;
	pin D17 = IOB_E88_1;
	pin D18 = IOB_E88_0;
	pin E1 = IOB_W85_0;
	pin E2 = VCCO3;
	pin E3 = IOB_W85_1;
	pin E4 = IOB_W90_1;
	pin E5 = VCCAUX;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = NC;
	pin E9 = VCCAUX;
	pin E10 = VCCO0;
	pin E11 = NC;
	pin E12 = NC;
	pin E13 = IOB_N35_2;
	pin E14 = VCCAUX;
	pin E15 = GND;
	pin E16 = IOB_E86_1;
	pin E17 = VCCO1;
	pin E18 = IOB_E86_0;
	pin F1 = IOB_W71_0;
	pin F2 = IOB_W71_1;
	pin F3 = IOB_W86_0;
	pin F4 = IOB_W86_1;
	pin F5 = IOB_W92_0;
	pin F6 = IOB_W92_1;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = IOB_N20_2;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N35_3;
	pin F14 = IOB_E90_1;
	pin F15 = IOB_E125_1;
	pin F16 = IOB_E125_0;
	pin F17 = IOB_E84_1;
	pin F18 = IOB_E84_0;
	pin G1 = IOB_W69_0;
	pin G2 = GND;
	pin G3 = IOB_W69_1;
	pin G4 = VCCO3;
	pin G5 = GND;
	pin G6 = IOB_W88_0;
	pin G7 = VCCINT;
	pin G8 = NC;
	pin G9 = IOB_N20_3;
	pin G10 = VCCAUX;
	pin G11 = NC;
	pin G12 = GND;
	pin G13 = IOB_E87_0;
	pin G14 = IOB_E90_0;
	pin G15 = VCCO1;
	pin G16 = IOB_E69_1;
	pin G17 = GND;
	pin G18 = IOB_E69_0;
	pin H1 = IOB_W62_0;
	pin H2 = IOB_W62_1;
	pin H3 = IOB_W67_0;
	pin H4 = IOB_W67_1;
	pin H5 = IOB_W84_0;
	pin H6 = IOB_W84_1;
	pin H7 = IOB_W88_1;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = VCCINT;
	pin H12 = IOB_E87_1;
	pin H13 = IOB_E71_1;
	pin H14 = IOB_E71_0;
	pin H15 = IOB_E70_1;
	pin H16 = IOB_E70_0;
	pin H17 = IOB_E62_1;
	pin H18 = IOB_E62_0;
	pin J1 = IOB_W61_0;
	pin J2 = VCCO3;
	pin J3 = IOB_W61_1;
	pin J4 = GND;
	pin J5 = VCCO3;
	pin J6 = IOB_W70_0;
	pin J7 = IOB_W70_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCAUX;
	pin J13 = IOB_E68_1;
	pin J14 = VCCO1;
	pin J15 = GND;
	pin J16 = IOB_E61_1;
	pin J17 = VCCO1;
	pin J18 = IOB_E61_0;
	pin K1 = IOB_W55_0;
	pin K2 = IOB_W55_1;
	pin K3 = IOB_W63_0;
	pin K4 = IOB_W63_1;
	pin K5 = IOB_W66_0;
	pin K6 = IOB_W68_0;
	pin K7 = VCCAUX;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = IOB_E85_1;
	pin K13 = IOB_E85_0;
	pin K14 = IOB_E68_0;
	pin K15 = IOB_E66_1;
	pin K16 = IOB_E66_0;
	pin K17 = IOB_E58_1;
	pin K18 = IOB_E58_0;
	pin L1 = IOB_W52_0;
	pin L2 = IOB_W52_1;
	pin L3 = IOB_W58_0;
	pin L4 = IOB_W58_1;
	pin L5 = IOB_W66_1;
	pin L6 = IOB_W36_1;
	pin L7 = IOB_W68_1;
	pin L8 = VCCINT;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = IOB_E67_1;
	pin L13 = IOB_E67_0;
	pin L14 = IOB_E29_1;
	pin L15 = IOB_E63_1;
	pin L16 = IOB_E63_0;
	pin L17 = IOB_E55_1;
	pin L18 = IOB_E55_0;
	pin M1 = IOB_W49_0;
	pin M2 = GND;
	pin M3 = IOB_W49_1;
	pin M4 = VCCO3;
	pin M5 = IOB_W36_0;
	pin M6 = GND;
	pin M7 = VCCINT;
	pin M8 = IOB_S17_3;
	pin M9 = VCCAUX;
	pin M10 = IOB_S20_3;
	pin M11 = IOB_S26_3;
	pin M12 = VCCINT;
	pin M13 = IOB_E29_0;
	pin M14 = IOB_E36_1;
	pin M15 = VCCO1;
	pin M16 = IOB_E52_1;
	pin M17 = GND;
	pin M18 = IOB_E52_0;
	pin N1 = IOB_W46_0;
	pin N2 = IOB_W46_1;
	pin N3 = IOB_W3_0;
	pin N4 = IOB_W3_1;
	pin N5 = IOB_S1_3;
	pin N6 = IOB_S11_3;
	pin N7 = IOB_S14_3;
	pin N8 = IOB_S17_2;
	pin N9 = IOB_S20_2;
	pin N10 = IOB_S22_3;
	pin N11 = IOB_S26_2;
	pin N12 = IOB_S27_3;
	pin N13 = GND;
	pin N14 = IOB_E36_0;
	pin N15 = IOB_E43_1;
	pin N16 = IOB_E43_0;
	pin N17 = IOB_E49_1;
	pin N18 = IOB_E49_0;
	pin P1 = IOB_W43_0;
	pin P2 = IOB_W43_1;
	pin P3 = IOB_W5_0;
	pin P4 = IOB_W5_1;
	pin P5 = VCCAUX;
	pin P6 = IOB_S1_2;
	pin P7 = IOB_S11_2;
	pin P8 = IOB_S14_2;
	pin P9 = VCCO2;
	pin P10 = VCCAUX;
	pin P11 = IOB_S22_2;
	pin P12 = IOB_S27_2;
	pin P13 = CMP_CS_B;
	pin P14 = VCCAUX;
	pin P15 = IOB_E3_1;
	pin P16 = IOB_E3_0;
	pin P17 = IOB_E46_1;
	pin P18 = IOB_E46_0;
	pin R1 = GND;
	pin R2 = VCCO3;
	pin R3 = IOB_S2_3;
	pin R4 = GND;
	pin R5 = IOB_S11_1;
	pin R6 = VCCO2;
	pin R7 = IOB_S13_1;
	pin R8 = IOB_S18_3;
	pin R9 = GND;
	pin R10 = IOB_S19_3;
	pin R11 = IOB_S26_1;
	pin R12 = VCCO2;
	pin R13 = IOB_S35_3;
	pin R14 = GND;
	pin R15 = IOB_S36_3;
	pin R16 = SUSPEND;
	pin R17 = VCCO1;
	pin R18 = GND;
	pin T1 = IOB_W40_0;
	pin T2 = IOB_W40_1;
	pin T3 = IOB_S2_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S11_0;
	pin T6 = IOB_S14_1;
	pin T7 = IOB_S13_0;
	pin T8 = IOB_S18_2;
	pin T9 = IOB_S18_1;
	pin T10 = IOB_S19_2;
	pin T11 = IOB_S26_0;
	pin T12 = IOB_S23_1;
	pin T13 = IOB_S35_2;
	pin T14 = IOB_S29_1;
	pin T15 = IOB_S36_2;
	pin T16 = GND;
	pin T17 = IOB_E40_1;
	pin T18 = IOB_E40_0;
	pin U1 = IOB_W37_0;
	pin U2 = IOB_W37_1;
	pin U3 = IOB_S1_1;
	pin U4 = VCCO2;
	pin U5 = IOB_S10_3;
	pin U6 = GND;
	pin U7 = IOB_S15_1;
	pin U8 = IOB_S17_1;
	pin U9 = VCCO2;
	pin U10 = IOB_S19_1;
	pin U11 = IOB_S20_1;
	pin U12 = GND;
	pin U13 = IOB_S27_1;
	pin U14 = VCCO2;
	pin U15 = IOB_S33_3;
	pin U16 = IOB_S36_1;
	pin U17 = IOB_E37_1;
	pin U18 = IOB_E37_0;
	pin V1 = GND;
	pin V2 = PROG_B;
	pin V3 = IOB_S1_0;
	pin V4 = IOB_S2_0;
	pin V5 = IOB_S10_2;
	pin V6 = IOB_S14_0;
	pin V7 = IOB_S15_0;
	pin V8 = IOB_S17_0;
	pin V9 = IOB_S18_0;
	pin V10 = IOB_S19_0;
	pin V11 = IOB_S20_0;
	pin V12 = IOB_S23_0;
	pin V13 = IOB_S27_0;
	pin V14 = IOB_S29_0;
	pin V15 = IOB_S33_2;
	pin V16 = IOB_S36_0;
	pin V17 = DONE;
	pin V18 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45-csg484 xa6slx45-csg484 xc6slx45l-csg484
bond BOND19 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W126_0;
	pin A3 = IOB_W126_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N18_2;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N19_2;
	pin A13 = IOB_N32_0;
	pin A14 = IOB_N33_2;
	pin A15 = IOB_N33_0;
	pin A16 = IOB_N35_2;
	pin A17 = IOB_N35_0;
	pin A18 = IOB_N36_0;
	pin A19 = IOB_E108_1;
	pin A20 = IOB_E108_0;
	pin A21 = IOB_E113_0;
	pin A22 = GND;
	pin B1 = IOB_W90_0;
	pin B2 = IOB_W90_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N18_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_3;
	pin B13 = GND;
	pin B14 = IOB_N33_3;
	pin B15 = VCCO0;
	pin B16 = IOB_N35_3;
	pin B17 = GND;
	pin B18 = IOB_N36_1;
	pin B19 = VCCO1;
	pin B20 = IOB_E113_1;
	pin B21 = IOB_E70_1;
	pin B22 = IOB_E70_0;
	pin C1 = IOB_W87_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W87_1;
	pin C4 = IOB_W122_1;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N19_0;
	pin C13 = IOB_N32_1;
	pin C14 = IOB_N32_2;
	pin C15 = IOB_N33_1;
	pin C16 = IOB_N36_2;
	pin C17 = IOB_N35_1;
	pin C18 = IOB_E118_1;
	pin C19 = IOB_E118_0;
	pin C20 = IOB_E84_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E84_0;
	pin D1 = IOB_W85_0;
	pin D2 = IOB_W85_1;
	pin D3 = IOB_W122_0;
	pin D4 = GND;
	pin D5 = IOB_W124_0;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N5_3;
	pin D8 = IOB_N17_2;
	pin D9 = IOB_N17_3;
	pin D10 = IOB_N17_1;
	pin D11 = IOB_N19_1;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = TCK;
	pin D15 = IOB_N32_3;
	pin D16 = VCCAUX;
	pin D17 = IOB_N36_3;
	pin D18 = GND;
	pin D19 = IOB_E120_1;
	pin D20 = IOB_E120_0;
	pin D21 = IOB_E86_1;
	pin D22 = IOB_E86_0;
	pin E1 = IOB_W71_0;
	pin E2 = GND;
	pin E3 = IOB_W71_1;
	pin E4 = IOB_W103_1;
	pin E5 = IOB_W118_0;
	pin E6 = IOB_W124_1;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = VCCO0;
	pin E10 = IOB_N20_2;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = TDO;
	pin E15 = GND;
	pin E16 = TMS;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E88_1;
	pin E21 = GND;
	pin E22 = IOB_E88_0;
	pin F1 = IOB_W69_0;
	pin F2 = IOB_W69_1;
	pin F3 = IOB_W103_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W118_1;
	pin F6 = VCCO3;
	pin F7 = IOB_W120_0;
	pin F8 = IOB_W120_1;
	pin F9 = NC;
	pin F10 = IOB_N20_3;
	pin F11 = VCCAUX;
	pin F12 = NC;
	pin F13 = IOB_E124_1;
	pin F14 = IOB_E124_0;
	pin F15 = IOB_E125_1;
	pin F16 = IOB_E125_0;
	pin F17 = IOB_E111_1;
	pin F18 = IOB_E111_0;
	pin F19 = IOB_E104_1;
	pin F20 = IOB_E104_0;
	pin F21 = IOB_E92_1;
	pin F22 = IOB_E92_0;
	pin G1 = IOB_W67_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W67_1;
	pin G4 = IOB_W115_0;
	pin G5 = GND;
	pin G6 = IOB_W115_1;
	pin G7 = IOB_W113_0;
	pin G8 = IOB_W113_1;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = IOB_E103_0;
	pin G14 = VCCO1;
	pin G15 = IOB_E122_1;
	pin G16 = IOB_E122_0;
	pin G17 = IOB_E115_1;
	pin G18 = GND;
	pin G19 = IOB_E115_0;
	pin G20 = IOB_E87_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E87_0;
	pin H1 = IOB_W63_0;
	pin H2 = IOB_W63_1;
	pin H3 = IOB_W92_0;
	pin H4 = IOB_W92_1;
	pin H5 = IOB_W95_0;
	pin H6 = IOB_W95_1;
	pin H7 = GND;
	pin H8 = IOB_W97_1;
	pin H9 = VCCAUX;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = IOB_E103_1;
	pin H13 = IOB_E97_1;
	pin H14 = IOB_E97_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E100_0;
	pin H17 = IOB_E106_1;
	pin H18 = IOB_E106_0;
	pin H19 = IOB_E90_1;
	pin H20 = IOB_E90_0;
	pin H21 = IOB_E85_1;
	pin H22 = IOB_E85_0;
	pin J1 = IOB_W62_0;
	pin J2 = GND;
	pin J3 = IOB_W62_1;
	pin J4 = IOB_W88_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W88_1;
	pin J7 = IOB_W97_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E100_1;
	pin J17 = IOB_E69_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E69_0;
	pin J20 = GND;
	pin J21 = IOB_E68_1;
	pin J22 = IOB_E68_0;
	pin K1 = IOB_W61_0;
	pin K2 = IOB_W61_1;
	pin K3 = IOB_W84_0;
	pin K4 = IOB_W84_1;
	pin K5 = IOB_W86_0;
	pin K6 = IOB_W86_1;
	pin K7 = IOB_W100_0;
	pin K8 = IOB_W100_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E95_0;
	pin K17 = IOB_E67_0;
	pin K18 = IOB_E71_1;
	pin K19 = IOB_E71_0;
	pin K20 = IOB_E63_0;
	pin K21 = IOB_E61_1;
	pin K22 = IOB_E61_0;
	pin L1 = IOB_W58_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W58_1;
	pin L4 = IOB_W70_0;
	pin L5 = GND;
	pin L6 = IOB_W36_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E95_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E67_1;
	pin L18 = GND;
	pin L19 = IOB_E63_1;
	pin L20 = IOB_E62_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E62_0;
	pin M1 = IOB_W55_0;
	pin M2 = IOB_W55_1;
	pin M3 = IOB_W68_0;
	pin M4 = IOB_W68_1;
	pin M5 = IOB_W70_1;
	pin M6 = IOB_W36_1;
	pin M7 = IOB_W34_0;
	pin M8 = IOB_W34_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E35_1;
	pin M17 = IOB_E35_0;
	pin M18 = IOB_E66_1;
	pin M19 = IOB_E66_0;
	pin M20 = IOB_E55_0;
	pin M21 = IOB_E58_1;
	pin M22 = IOB_E58_0;
	pin N1 = IOB_W52_0;
	pin N2 = GND;
	pin N3 = IOB_W52_1;
	pin N4 = IOB_W66_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W32_0;
	pin N7 = IOB_W32_1;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E32_1;
	pin N16 = IOB_E32_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E55_1;
	pin N20 = IOB_E52_1;
	pin N21 = GND;
	pin N22 = IOB_E52_0;
	pin P1 = IOB_W49_0;
	pin P2 = IOB_W49_1;
	pin P3 = IOB_W66_0;
	pin P4 = IOB_W24_1;
	pin P5 = IOB_W27_0;
	pin P6 = IOB_W27_1;
	pin P7 = IOB_W29_0;
	pin P8 = IOB_W29_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E27_1;
	pin P16 = IOB_E27_0;
	pin P17 = IOB_E18_1;
	pin P18 = IOB_E18_0;
	pin P19 = IOB_E23_1;
	pin P20 = IOB_E23_0;
	pin P21 = IOB_E49_1;
	pin P22 = IOB_E49_0;
	pin R1 = IOB_W46_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W46_1;
	pin R4 = IOB_W24_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W16_0;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = VCCAUX;
	pin R11 = IOB_S15_1;
	pin R12 = VCCAUX;
	pin R13 = NC;
	pin R14 = VCCINT;
	pin R15 = IOB_E14_1;
	pin R16 = IOB_E14_0;
	pin R17 = IOB_E11_1;
	pin R18 = GND;
	pin R19 = IOB_E11_0;
	pin R20 = IOB_E46_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E46_0;
	pin T1 = IOB_W43_0;
	pin T2 = IOB_W43_1;
	pin T3 = IOB_W35_0;
	pin T4 = IOB_W35_1;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = IOB_W14_0;
	pin T8 = IOB_W16_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S14_1;
	pin T11 = IOB_S15_0;
	pin T12 = NC;
	pin T13 = VCCO2;
	pin T14 = IOB_S22_3;
	pin T15 = CMP_CS_B;
	pin T16 = NC;
	pin T17 = IOB_E7_1;
	pin T18 = IOB_E7_0;
	pin T19 = IOB_E3_1;
	pin T20 = IOB_E3_0;
	pin T21 = IOB_E43_1;
	pin T22 = IOB_E43_0;
	pin U1 = IOB_W40_0;
	pin U2 = GND;
	pin U3 = IOB_W40_1;
	pin U4 = IOB_W23_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W21_1;
	pin U7 = GND;
	pin U8 = IOB_W14_1;
	pin U9 = IOB_S13_1;
	pin U10 = IOB_S14_0;
	pin U11 = VCCAUX;
	pin U12 = NC;
	pin U13 = NC;
	pin U14 = IOB_S22_2;
	pin U15 = IOB_S27_3;
	pin U16 = DONE;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = NC;
	pin U20 = IOB_E40_1;
	pin U21 = GND;
	pin U22 = IOB_E40_0;
	pin V1 = IOB_W37_0;
	pin V2 = IOB_W37_1;
	pin V3 = IOB_W23_0;
	pin V4 = GND;
	pin V5 = IOB_W21_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S10_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S13_0;
	pin V10 = GND;
	pin V11 = IOB_S14_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S29_1;
	pin V14 = GND;
	pin V15 = IOB_S27_2;
	pin V16 = VCCO2;
	pin V17 = IOB_E5_1;
	pin V18 = IOB_E5_0;
	pin V19 = IOB_E9_1;
	pin V20 = IOB_E9_0;
	pin V21 = IOB_E37_1;
	pin V22 = IOB_E37_0;
	pin W1 = IOB_W11_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W11_1;
	pin W4 = IOB_W7_1;
	pin W5 = VCCO3;
	pin W6 = IOB_S2_3;
	pin W7 = GND;
	pin W8 = IOB_S10_0;
	pin W9 = IOB_S11_3;
	pin W10 = IOB_S14_2;
	pin W11 = IOB_S19_3;
	pin W12 = IOB_S15_3;
	pin W13 = IOB_S29_0;
	pin W14 = IOB_S26_1;
	pin W15 = IOB_S27_1;
	pin W16 = GND;
	pin W17 = IOB_S36_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E36_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E36_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W9_1;
	pin Y4 = IOB_W7_0;
	pin Y5 = IOB_S1_1;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S2_1;
	pin Y8 = IOB_S11_2;
	pin Y9 = IOB_S11_1;
	pin Y10 = IOB_S19_2;
	pin Y11 = IOB_S18_3;
	pin Y12 = IOB_S15_2;
	pin Y13 = IOB_S17_1;
	pin Y14 = IOB_S26_0;
	pin Y15 = IOB_S33_3;
	pin Y16 = IOB_S27_0;
	pin Y17 = IOB_S35_3;
	pin Y18 = IOB_S36_2;
	pin Y19 = IOB_E16_1;
	pin Y20 = IOB_E16_0;
	pin Y21 = IOB_E34_1;
	pin Y22 = IOB_E34_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W3_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W18_1;
	pin AA5 = GND;
	pin AA6 = IOB_S1_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S10_3;
	pin AA9 = GND;
	pin AA10 = IOB_S18_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S19_1;
	pin AA13 = GND;
	pin AA14 = IOB_S26_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S35_1;
	pin AA17 = GND;
	pin AA18 = IOB_S36_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E29_1;
	pin AA21 = IOB_E24_1;
	pin AA22 = IOB_E24_0;
	pin AB1 = GND;
	pin AB2 = IOB_W3_0;
	pin AB3 = IOB_W9_0;
	pin AB4 = IOB_W18_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S2_0;
	pin AB8 = IOB_S10_2;
	pin AB9 = IOB_S11_0;
	pin AB10 = IOB_S18_0;
	pin AB11 = IOB_S18_2;
	pin AB12 = IOB_S19_0;
	pin AB13 = IOB_S17_0;
	pin AB14 = IOB_S26_2;
	pin AB15 = IOB_S33_2;
	pin AB16 = IOB_S35_0;
	pin AB17 = IOB_S35_2;
	pin AB18 = IOB_S36_0;
	pin AB19 = IOB_E21_1;
	pin AB20 = IOB_E21_0;
	pin AB21 = IOB_E29_0;
	pin AB22 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45-fgg484 xa6slx45-fgg484 xc6slx45l-fgg484
bond BOND20 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_W126_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N18_2;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N19_0;
	pin A13 = IOB_N20_2;
	pin A14 = IOB_N32_0;
	pin A15 = IOB_N33_2;
	pin A16 = IOB_N35_2;
	pin A17 = IOB_N35_0;
	pin A18 = IOB_N36_2;
	pin A19 = TDO;
	pin A20 = IOB_E100_1;
	pin A21 = IOB_E100_0;
	pin A22 = GND;
	pin B1 = IOB_W103_0;
	pin B2 = IOB_W103_1;
	pin B3 = IOB_W126_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N18_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_1;
	pin B13 = GND;
	pin B14 = IOB_N32_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N35_3;
	pin B17 = GND;
	pin B18 = IOB_N36_3;
	pin B19 = VCCO0;
	pin B20 = IOB_E125_0;
	pin B21 = IOB_E103_1;
	pin B22 = IOB_E103_0;
	pin C1 = IOB_W90_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W90_1;
	pin C4 = IOB_W122_0;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N17_0;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N19_2;
	pin C13 = IOB_N20_3;
	pin C14 = IOB_N32_2;
	pin C15 = IOB_N33_3;
	pin C16 = IOB_N33_0;
	pin C17 = IOB_N35_1;
	pin C18 = TMS;
	pin C19 = IOB_E125_1;
	pin C20 = IOB_E87_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E87_0;
	pin D1 = IOB_W88_0;
	pin D2 = IOB_W88_1;
	pin D3 = IOB_W122_1;
	pin D4 = GND;
	pin D5 = IOB_W97_1;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N17_3;
	pin D8 = IOB_N17_2;
	pin D9 = IOB_N5_3;
	pin D10 = IOB_N17_1;
	pin D11 = IOB_N19_3;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N32_3;
	pin D15 = IOB_N33_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N36_0;
	pin D18 = GND;
	pin D19 = IOB_E92_1;
	pin D20 = IOB_E92_0;
	pin D21 = IOB_E88_1;
	pin D22 = IOB_E88_0;
	pin E1 = IOB_W87_0;
	pin E2 = GND;
	pin E3 = IOB_W87_1;
	pin E4 = IOB_W97_0;
	pin E5 = IOB_W124_1;
	pin E6 = IOB_W124_0;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = VCCO0;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = IOB_N36_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E84_1;
	pin E21 = GND;
	pin E22 = IOB_E84_0;
	pin F1 = IOB_W85_0;
	pin F2 = IOB_W85_1;
	pin F3 = IOB_W86_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W92_0;
	pin F6 = VCCO3;
	pin F7 = IOB_W120_0;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = VCCAUX;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = IOB_E122_1;
	pin F17 = IOB_E122_0;
	pin F18 = IOB_E90_1;
	pin F19 = IOB_E90_0;
	pin F20 = IOB_E86_0;
	pin F21 = IOB_E70_1;
	pin F22 = IOB_E70_0;
	pin G1 = IOB_W71_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W71_1;
	pin G4 = IOB_W86_1;
	pin G5 = GND;
	pin G6 = IOB_W92_1;
	pin G7 = IOB_W120_1;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = NC;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = IOB_E124_1;
	pin G17 = IOB_E124_0;
	pin G18 = GND;
	pin G19 = IOB_E86_1;
	pin G20 = IOB_E68_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E68_0;
	pin H1 = IOB_W70_0;
	pin H2 = IOB_W70_1;
	pin H3 = IOB_W69_0;
	pin H4 = IOB_W69_1;
	pin H5 = IOB_W84_0;
	pin H6 = IOB_W84_1;
	pin H7 = GND;
	pin H8 = IOB_W100_0;
	pin H9 = VCCAUX;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = VCCAUX;
	pin H16 = IOB_E95_1;
	pin H17 = IOB_E95_0;
	pin H18 = IOB_E85_0;
	pin H19 = IOB_E85_1;
	pin H20 = IOB_E69_1;
	pin H21 = IOB_E66_1;
	pin H22 = IOB_E66_0;
	pin J1 = IOB_W62_0;
	pin J2 = GND;
	pin J3 = IOB_W62_1;
	pin J4 = IOB_W67_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W68_0;
	pin J7 = IOB_W100_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E97_0;
	pin J17 = IOB_E71_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E69_0;
	pin J20 = IOB_E62_1;
	pin J21 = GND;
	pin J22 = IOB_E62_0;
	pin K1 = IOB_W61_0;
	pin K2 = IOB_W61_1;
	pin K3 = IOB_W67_1;
	pin K4 = IOB_W66_0;
	pin K5 = IOB_W66_1;
	pin K6 = IOB_W68_1;
	pin K7 = IOB_W95_1;
	pin K8 = IOB_W95_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E97_1;
	pin K17 = IOB_E71_0;
	pin K18 = IOB_E29_0;
	pin K19 = IOB_E67_0;
	pin K20 = IOB_E67_1;
	pin K21 = IOB_E61_1;
	pin K22 = IOB_E61_0;
	pin L1 = IOB_W58_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W58_1;
	pin L4 = IOB_W63_0;
	pin L5 = GND;
	pin L6 = IOB_W34_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E35_0;
	pin L16 = VCCO1;
	pin L17 = IOB_E29_1;
	pin L18 = GND;
	pin L19 = IOB_E63_0;
	pin L20 = IOB_E58_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E58_0;
	pin M1 = IOB_W55_0;
	pin M2 = IOB_W55_1;
	pin M3 = IOB_W63_1;
	pin M4 = IOB_W36_0;
	pin M5 = IOB_W36_1;
	pin M6 = IOB_W34_1;
	pin M7 = IOB_W29_1;
	pin M8 = IOB_W29_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E35_1;
	pin M17 = IOB_E9_1;
	pin M18 = IOB_E9_0;
	pin M19 = IOB_E36_1;
	pin M20 = IOB_E63_1;
	pin M21 = IOB_E55_1;
	pin M22 = IOB_E55_0;
	pin N1 = IOB_W52_0;
	pin N2 = GND;
	pin N3 = IOB_W52_1;
	pin N4 = IOB_W35_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W16_1;
	pin N7 = IOB_W16_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = IOB_E7_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E36_0;
	pin N20 = IOB_E52_1;
	pin N21 = GND;
	pin N22 = IOB_E52_0;
	pin P1 = IOB_W49_0;
	pin P2 = IOB_W49_1;
	pin P3 = IOB_W35_1;
	pin P4 = IOB_W32_0;
	pin P5 = IOB_W9_0;
	pin P6 = IOB_W9_1;
	pin P7 = IOB_W7_0;
	pin P8 = IOB_W7_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = NC;
	pin P16 = NC;
	pin P17 = IOB_E7_1;
	pin P18 = IOB_E5_1;
	pin P19 = IOB_E34_1;
	pin P20 = IOB_E34_0;
	pin P21 = IOB_E49_1;
	pin P22 = IOB_E49_0;
	pin R1 = IOB_W46_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W46_1;
	pin R4 = IOB_W32_1;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_S4_0;
	pin R8 = IOB_S4_2;
	pin R9 = IOB_S4_3;
	pin R10 = VCCAUX;
	pin R11 = IOB_S17_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S20_0;
	pin R14 = VCCINT;
	pin R15 = IOB_S30_0;
	pin R16 = IOB_S30_1;
	pin R17 = NC;
	pin R18 = GND;
	pin R19 = IOB_E5_0;
	pin R20 = IOB_E46_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E46_0;
	pin T1 = IOB_W43_0;
	pin T2 = IOB_W43_1;
	pin T3 = IOB_W11_0;
	pin T4 = IOB_W11_1;
	pin T5 = IOB_S1_0;
	pin T6 = IOB_S1_1;
	pin T7 = IOB_S4_1;
	pin T8 = IOB_S8_3;
	pin T9 = VCCO2;
	pin T10 = IOB_S8_1;
	pin T11 = IOB_S17_2;
	pin T12 = IOB_S20_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S20_1;
	pin T15 = IOB_S32_2;
	pin T16 = IOB_S32_3;
	pin T17 = IOB_S35_0;
	pin T18 = IOB_S35_1;
	pin T19 = IOB_E3_1;
	pin T20 = IOB_E3_0;
	pin T21 = IOB_E43_1;
	pin T22 = IOB_E43_0;
	pin U1 = IOB_W40_0;
	pin U2 = GND;
	pin U3 = IOB_W40_1;
	pin U4 = IOB_W14_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_1;
	pin U7 = GND;
	pin U8 = IOB_S8_2;
	pin U9 = IOB_S10_1;
	pin U10 = IOB_S8_0;
	pin U11 = VCCAUX;
	pin U12 = IOB_S20_2;
	pin U13 = IOB_S29_0;
	pin U14 = IOB_S29_1;
	pin U15 = IOB_S27_3;
	pin U16 = IOB_S32_0;
	pin U17 = IOB_S32_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E11_1;
	pin U20 = IOB_E40_1;
	pin U21 = GND;
	pin U22 = IOB_E40_0;
	pin V1 = IOB_W37_0;
	pin V2 = IOB_W37_1;
	pin V3 = IOB_W14_0;
	pin V4 = GND;
	pin V5 = IOB_S2_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S13_0;
	pin V8 = VCCO2;
	pin V9 = IOB_S10_0;
	pin V10 = GND;
	pin V11 = IOB_S15_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S23_3;
	pin V14 = GND;
	pin V15 = IOB_S27_2;
	pin V16 = VCCO2;
	pin V17 = IOB_S29_3;
	pin V18 = IOB_S30_2;
	pin V19 = IOB_S30_3;
	pin V20 = IOB_E11_0;
	pin V21 = IOB_E37_1;
	pin V22 = IOB_E37_0;
	pin W1 = IOB_W5_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_S2_3;
	pin W5 = VCCO2;
	pin W6 = IOB_S7_3;
	pin W7 = GND;
	pin W8 = IOB_S13_1;
	pin W9 = IOB_S11_3;
	pin W10 = IOB_S14_3;
	pin W11 = IOB_S15_2;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S23_2;
	pin W14 = IOB_S22_3;
	pin W15 = IOB_S24_2;
	pin W16 = GND;
	pin W17 = IOB_S29_2;
	pin W18 = IOB_S33_1;
	pin W19 = GND;
	pin W20 = IOB_E32_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E32_0;
	pin Y1 = IOB_W3_0;
	pin Y2 = IOB_W3_1;
	pin Y3 = IOB_S5_1;
	pin Y4 = IOB_S2_2;
	pin Y5 = IOB_S7_1;
	pin Y6 = IOB_S7_2;
	pin Y7 = IOB_S11_1;
	pin Y8 = IOB_S11_2;
	pin Y9 = IOB_S15_1;
	pin Y10 = IOB_S14_2;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S22_2;
	pin Y15 = IOB_S22_1;
	pin Y16 = IOB_S24_3;
	pin Y17 = IOB_S26_3;
	pin Y18 = IOB_S33_0;
	pin Y19 = IOB_S33_3;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S36_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S1_3;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S5_3;
	pin AA5 = GND;
	pin AA6 = IOB_S10_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S14_1;
	pin AA9 = GND;
	pin AA10 = IOB_S17_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S18_3;
	pin AA13 = GND;
	pin AA14 = IOB_S26_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S23_1;
	pin AA17 = GND;
	pin AA18 = IOB_S27_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S35_3;
	pin AA21 = IOB_S36_1;
	pin AA22 = IOB_S36_2;
	pin AB1 = GND;
	pin AB2 = IOB_S1_2;
	pin AB3 = IOB_S5_0;
	pin AB4 = IOB_S5_2;
	pin AB5 = IOB_S7_0;
	pin AB6 = IOB_S10_2;
	pin AB7 = IOB_S11_0;
	pin AB8 = IOB_S14_0;
	pin AB9 = IOB_S15_0;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = IOB_S18_2;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S26_0;
	pin AB15 = IOB_S22_0;
	pin AB16 = IOB_S23_0;
	pin AB17 = IOB_S26_2;
	pin AB18 = IOB_S27_0;
	pin AB19 = IOB_S33_2;
	pin AB20 = IOB_S35_2;
	pin AB21 = IOB_S36_0;
	pin AB22 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx45-fgg676 xc6slx45l-fgg676
bond BOND21 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_2;
	pin A10 = NC;
	pin A11 = IOB_N17_2;
	pin A12 = IOB_N17_0;
	pin A13 = IOB_N18_2;
	pin A14 = IOB_N18_0;
	pin A15 = IOB_N19_0;
	pin A16 = IOB_N20_2;
	pin A17 = IOB_N32_2;
	pin A18 = IOB_N33_0;
	pin A19 = IOB_N35_2;
	pin A20 = IOB_N35_0;
	pin A21 = IOB_N36_2;
	pin A22 = IOB_N36_0;
	pin A23 = IOB_E125_0;
	pin A24 = TDO;
	pin A25 = IOB_E124_0;
	pin A26 = GND;
	pin B1 = IOB_W124_0;
	pin B2 = IOB_W124_1;
	pin B3 = VCCO0;
	pin B4 = IOB_N1_1;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = NC;
	pin B11 = VCCO0;
	pin B12 = IOB_N17_1;
	pin B13 = GND;
	pin B14 = IOB_N18_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N20_3;
	pin B17 = GND;
	pin B18 = IOB_N33_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N35_1;
	pin B21 = GND;
	pin B22 = IOB_N36_1;
	pin B23 = IOB_E125_1;
	pin B24 = IOB_E124_1;
	pin B25 = IOB_E120_1;
	pin B26 = IOB_E120_0;
	pin C1 = IOB_W122_0;
	pin C2 = IOB_W122_1;
	pin C3 = IOB_W126_0;
	pin C4 = IOB_W126_1;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N4_3;
	pin C8 = NC;
	pin C9 = IOB_N5_3;
	pin C10 = NC;
	pin C11 = IOB_N17_3;
	pin C12 = NC;
	pin C13 = IOB_N18_3;
	pin C14 = IOB_N19_2;
	pin C15 = IOB_N19_1;
	pin C16 = NC;
	pin C17 = IOB_N32_3;
	pin C18 = IOB_N32_0;
	pin C19 = IOB_N35_3;
	pin C20 = IOB_N33_2;
	pin C21 = IOB_N36_3;
	pin C22 = VCCO0;
	pin C23 = TMS;
	pin C24 = NC;
	pin C25 = IOB_E122_1;
	pin C26 = IOB_E122_0;
	pin D1 = IOB_W118_0;
	pin D2 = VCCO3;
	pin D3 = IOB_W118_1;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N5_1;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = VCCO0;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N19_3;
	pin D15 = NC;
	pin D16 = NC;
	pin D17 = VCCO0;
	pin D18 = IOB_N32_1;
	pin D19 = NC;
	pin D20 = NC;
	pin D21 = IOB_N33_3;
	pin D22 = NC;
	pin D23 = NC;
	pin D24 = IOB_E115_1;
	pin D25 = VCCO1;
	pin D26 = IOB_E115_0;
	pin E1 = IOB_W115_0;
	pin E2 = IOB_W115_1;
	pin E3 = IOB_W120_0;
	pin E4 = IOB_W120_1;
	pin E5 = NC;
	pin E6 = NC;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = NC;
	pin E19 = NC;
	pin E20 = NC;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = NC;
	pin E24 = NC;
	pin E25 = IOB_E118_1;
	pin E26 = IOB_E118_0;
	pin F1 = IOB_W113_0;
	pin F2 = GND;
	pin F3 = IOB_W113_1;
	pin F4 = VCCO3;
	pin F5 = NC;
	pin F6 = VCCAUX;
	pin F7 = NC;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = NC;
	pin F17 = NC;
	pin F18 = NC;
	pin F19 = GND;
	pin F20 = TDI;
	pin F21 = VCCAUX;
	pin F22 = NC;
	pin F23 = VCCO1;
	pin F24 = IOB_E113_1;
	pin F25 = GND;
	pin F26 = IOB_E113_0;
	pin G1 = IOB_W111_0;
	pin G2 = IOB_W111_1;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = VCCAUX;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = VCCO0;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = NC;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = IOB_E108_1;
	pin G26 = IOB_E108_0;
	pin H1 = IOB_W108_0;
	pin H2 = VCCO3;
	pin H3 = IOB_W108_1;
	pin H4 = GND;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = NC;
	pin H8 = NC;
	pin H9 = NC;
	pin H10 = NC;
	pin H11 = GND;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = VCCO0;
	pin H15 = NC;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = NC;
	pin H21 = NC;
	pin H22 = NC;
	pin H23 = GND;
	pin H24 = IOB_E111_1;
	pin H25 = VCCO1;
	pin H26 = IOB_E111_0;
	pin J1 = IOB_W106_0;
	pin J2 = IOB_W106_1;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = VCCO3;
	pin J7 = NC;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = NC;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = NC;
	pin J15 = NC;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = NC;
	pin J21 = VCCO1;
	pin J22 = NC;
	pin J23 = NC;
	pin J24 = NC;
	pin J25 = IOB_E104_1;
	pin J26 = IOB_E104_0;
	pin K1 = IOB_W104_0;
	pin K2 = GND;
	pin K3 = IOB_W104_1;
	pin K4 = VCCO3;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = NC;
	pin K10 = NC;
	pin K11 = VCCINT;
	pin K12 = NC;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E87_0;
	pin K19 = IOB_E95_0;
	pin K20 = NC;
	pin K21 = NC;
	pin K22 = NC;
	pin K23 = VCCO1;
	pin K24 = IOB_E106_1;
	pin K25 = GND;
	pin K26 = IOB_E106_0;
	pin L1 = IOB_W103_0;
	pin L2 = IOB_W103_1;
	pin L3 = IOB_W90_0;
	pin L4 = IOB_W90_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W95_0;
	pin L7 = IOB_W95_1;
	pin L8 = NC;
	pin L9 = NC;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E87_1;
	pin L18 = IOB_E85_0;
	pin L19 = IOB_E95_1;
	pin L20 = NC;
	pin L21 = NC;
	pin L22 = VCCAUX;
	pin L23 = IOB_E92_1;
	pin L24 = IOB_E92_0;
	pin L25 = IOB_E100_1;
	pin L26 = IOB_E100_0;
	pin M1 = IOB_W100_0;
	pin M2 = VCCO3;
	pin M3 = IOB_W100_1;
	pin M4 = IOB_W92_0;
	pin M5 = GND;
	pin M6 = IOB_W92_1;
	pin M7 = VCCO3;
	pin M8 = IOB_W88_0;
	pin M9 = IOB_W88_1;
	pin M10 = IOB_W86_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E71_1;
	pin M19 = IOB_E85_1;
	pin M20 = VCCO1;
	pin M21 = IOB_E67_0;
	pin M22 = GND;
	pin M23 = IOB_E88_1;
	pin M24 = IOB_E103_1;
	pin M25 = VCCO1;
	pin M26 = IOB_E103_0;
	pin N1 = IOB_W97_0;
	pin N2 = IOB_W97_1;
	pin N3 = IOB_W87_0;
	pin N4 = IOB_W87_1;
	pin N5 = IOB_W85_0;
	pin N6 = IOB_W70_0;
	pin N7 = IOB_W70_1;
	pin N8 = IOB_W66_1;
	pin N9 = IOB_W86_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E69_1;
	pin N18 = IOB_E69_0;
	pin N19 = IOB_E71_0;
	pin N20 = IOB_E67_1;
	pin N21 = IOB_E90_0;
	pin N22 = IOB_E70_1;
	pin N23 = IOB_E70_0;
	pin N24 = IOB_E88_0;
	pin N25 = IOB_E97_1;
	pin N26 = IOB_E97_0;
	pin P1 = IOB_W71_0;
	pin P2 = GND;
	pin P3 = IOB_W71_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W85_1;
	pin P6 = IOB_W68_0;
	pin P7 = IOB_W68_1;
	pin P8 = IOB_W66_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W84_1;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = GND;
	pin P20 = IOB_E90_1;
	pin P21 = IOB_E66_1;
	pin P22 = IOB_E66_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E86_1;
	pin P25 = GND;
	pin P26 = IOB_E86_0;
	pin R1 = IOB_W67_0;
	pin R2 = IOB_W67_1;
	pin R3 = IOB_W69_0;
	pin R4 = IOB_W69_1;
	pin R5 = IOB_W35_1;
	pin R6 = IOB_W36_0;
	pin R7 = IOB_W36_1;
	pin R8 = GND;
	pin R9 = IOB_W84_0;
	pin R10 = NC;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = NC;
	pin R18 = NC;
	pin R19 = IOB_E35_0;
	pin R20 = IOB_E35_1;
	pin R21 = NC;
	pin R22 = NC;
	pin R23 = IOB_E68_1;
	pin R24 = IOB_E68_0;
	pin R25 = IOB_E84_1;
	pin R26 = IOB_E84_0;
	pin T1 = IOB_W62_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W62_1;
	pin T4 = IOB_W35_0;
	pin T5 = GND;
	pin T6 = IOB_W34_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W34_1;
	pin T9 = NC;
	pin T10 = NC;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_E32_1;
	pin T19 = IOB_E32_0;
	pin T20 = IOB_E24_1;
	pin T21 = GND;
	pin T22 = IOB_E34_1;
	pin T23 = IOB_E36_1;
	pin T24 = IOB_E55_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E55_0;
	pin U1 = IOB_W61_0;
	pin U2 = IOB_W61_1;
	pin U3 = IOB_W32_0;
	pin U4 = IOB_W32_1;
	pin U5 = IOB_W29_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W27_0;
	pin U8 = IOB_W27_1;
	pin U9 = NC;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = IOB_S10_0;
	pin U13 = IOB_S10_1;
	pin U14 = VCCAUX;
	pin U15 = IOB_S15_3;
	pin U16 = VCCINT;
	pin U17 = IOB_E14_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E11_1;
	pin U20 = IOB_E24_0;
	pin U21 = IOB_E29_1;
	pin U22 = IOB_E29_0;
	pin U23 = IOB_E34_0;
	pin U24 = IOB_E36_0;
	pin U25 = IOB_E62_1;
	pin U26 = IOB_E62_0;
	pin V1 = IOB_W58_0;
	pin V2 = GND;
	pin V3 = IOB_W58_1;
	pin V4 = IOB_W63_1;
	pin V5 = IOB_W29_0;
	pin V6 = NC;
	pin V7 = NC;
	pin V8 = NC;
	pin V9 = VCCAUX;
	pin V10 = NC;
	pin V11 = IOB_S8_1;
	pin V12 = IOB_S13_1;
	pin V13 = IOB_S14_3;
	pin V14 = IOB_S15_2;
	pin V15 = IOB_S23_3;
	pin V16 = IOB_S32_1;
	pin V17 = IOB_E14_0;
	pin V18 = IOB_E21_1;
	pin V19 = IOB_E21_0;
	pin V20 = IOB_E11_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E9_1;
	pin V23 = IOB_E63_1;
	pin V24 = IOB_E58_1;
	pin V25 = GND;
	pin V26 = IOB_E58_0;
	pin W1 = IOB_W55_0;
	pin W2 = IOB_W55_1;
	pin W3 = IOB_W63_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W24_1;
	pin W6 = VCCO3;
	pin W7 = IOB_W18_0;
	pin W8 = IOB_W18_1;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = IOB_S8_0;
	pin W12 = IOB_S13_0;
	pin W13 = NC;
	pin W14 = IOB_S14_2;
	pin W15 = GND;
	pin W16 = IOB_S23_2;
	pin W17 = IOB_S32_0;
	pin W18 = IOB_E16_1;
	pin W19 = IOB_E16_0;
	pin W20 = GND;
	pin W21 = NC;
	pin W22 = IOB_E9_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E63_0;
	pin W25 = IOB_E61_1;
	pin W26 = IOB_E61_0;
	pin Y1 = IOB_W52_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W52_1;
	pin Y4 = GND;
	pin Y5 = IOB_W24_0;
	pin Y6 = IOB_W9_0;
	pin Y7 = GND;
	pin Y8 = NC;
	pin Y9 = NC;
	pin Y10 = IOB_S8_3;
	pin Y11 = GND;
	pin Y12 = VCCO2;
	pin Y13 = NC;
	pin Y14 = IOB_S20_1;
	pin Y15 = IOB_S22_3;
	pin Y16 = IOB_S30_1;
	pin Y17 = VCCO2;
	pin Y18 = IOB_S33_1;
	pin Y19 = VCCAUX;
	pin Y20 = IOB_E7_1;
	pin Y21 = IOB_E7_0;
	pin Y22 = IOB_E5_1;
	pin Y23 = GND;
	pin Y24 = IOB_E52_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E52_0;
	pin AA1 = IOB_W49_0;
	pin AA2 = IOB_W49_1;
	pin AA3 = IOB_W23_0;
	pin AA4 = IOB_W23_1;
	pin AA5 = IOB_W16_1;
	pin AA6 = VCCAUX;
	pin AA7 = IOB_W9_1;
	pin AA8 = NC;
	pin AA9 = NC;
	pin AA10 = VCCAUX;
	pin AA11 = IOB_S15_1;
	pin AA12 = IOB_S17_1;
	pin AA13 = IOB_S17_3;
	pin AA14 = IOB_S20_0;
	pin AA15 = IOB_S22_2;
	pin AA16 = VCCAUX;
	pin AA17 = IOB_S30_0;
	pin AA18 = IOB_S29_3;
	pin AA19 = IOB_S33_0;
	pin AA20 = NC;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E5_0;
	pin AA23 = IOB_E27_1;
	pin AA24 = IOB_E27_0;
	pin AA25 = IOB_E40_1;
	pin AA26 = IOB_E40_0;
	pin AB1 = IOB_W37_0;
	pin AB2 = GND;
	pin AB3 = IOB_W37_1;
	pin AB4 = IOB_W21_1;
	pin AB5 = IOB_W16_0;
	pin AB6 = IOB_W11_0;
	pin AB7 = IOB_W11_1;
	pin AB8 = NC;
	pin AB9 = NC;
	pin AB10 = IOB_S8_2;
	pin AB11 = IOB_S15_0;
	pin AB12 = GND;
	pin AB13 = IOB_S17_2;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S23_1;
	pin AB16 = GND;
	pin AB17 = IOB_S26_3;
	pin AB18 = IOB_S29_2;
	pin AB19 = NC;
	pin AB20 = GND;
	pin AB21 = NC;
	pin AB22 = NC;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E46_1;
	pin AB25 = GND;
	pin AB26 = IOB_E46_0;
	pin AC1 = IOB_W43_0;
	pin AC2 = IOB_W43_1;
	pin AC3 = IOB_W21_0;
	pin AC4 = IOB_W7_1;
	pin AC5 = IOB_W14_1;
	pin AC6 = VCCO3;
	pin AC7 = IOB_W3_1;
	pin AC8 = GND;
	pin AC9 = IOB_S7_3;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S14_1;
	pin AC12 = IOB_S17_0;
	pin AC13 = IOB_S18_3;
	pin AC14 = IOB_S23_0;
	pin AC15 = IOB_S26_1;
	pin AC16 = IOB_S24_3;
	pin AC17 = IOB_S26_2;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S32_3;
	pin AC20 = IOB_S33_3;
	pin AC21 = VCCO2;
	pin AC22 = CMP_CS_B;
	pin AC23 = IOB_E23_1;
	pin AC24 = IOB_E23_0;
	pin AC25 = IOB_E43_1;
	pin AC26 = IOB_E43_0;
	pin AD1 = IOB_W40_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W40_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = IOB_W14_0;
	pin AD6 = IOB_S2_1;
	pin AD7 = IOB_W3_0;
	pin AD8 = IOB_S4_1;
	pin AD9 = IOB_S7_2;
	pin AD10 = IOB_S10_3;
	pin AD11 = IOB_S14_0;
	pin AD12 = IOB_S18_1;
	pin AD13 = IOB_S18_2;
	pin AD14 = IOB_S19_3;
	pin AD15 = IOB_S26_0;
	pin AD16 = IOB_S27_3;
	pin AD17 = IOB_S24_2;
	pin AD18 = IOB_S30_3;
	pin AD19 = IOB_S32_2;
	pin AD20 = IOB_S35_3;
	pin AD21 = IOB_S33_2;
	pin AD22 = IOB_S36_3;
	pin AD23 = SUSPEND;
	pin AD24 = IOB_E49_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E49_0;
	pin AE1 = IOB_W46_0;
	pin AE2 = IOB_W46_1;
	pin AE3 = IOB_W5_1;
	pin AE4 = IOB_S1_1;
	pin AE5 = IOB_S1_3;
	pin AE6 = GND;
	pin AE7 = IOB_S2_3;
	pin AE8 = VCCO2;
	pin AE9 = IOB_S11_1;
	pin AE10 = GND;
	pin AE11 = IOB_S11_3;
	pin AE12 = VCCO2;
	pin AE13 = IOB_S19_1;
	pin AE14 = GND;
	pin AE15 = IOB_S27_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S29_1;
	pin AE18 = GND;
	pin AE19 = IOB_S35_1;
	pin AE20 = VCCO2;
	pin AE21 = IOB_S36_1;
	pin AE22 = GND;
	pin AE23 = IOB_E3_1;
	pin AE24 = IOB_E18_1;
	pin AE25 = IOB_E37_1;
	pin AE26 = IOB_E37_0;
	pin AF1 = GND;
	pin AF2 = IOB_W5_0;
	pin AF3 = PROG_B;
	pin AF4 = IOB_S1_0;
	pin AF5 = IOB_S1_2;
	pin AF6 = IOB_S2_0;
	pin AF7 = IOB_S2_2;
	pin AF8 = IOB_S4_0;
	pin AF9 = IOB_S11_0;
	pin AF10 = IOB_S10_2;
	pin AF11 = IOB_S11_2;
	pin AF12 = IOB_S18_0;
	pin AF13 = IOB_S19_0;
	pin AF14 = IOB_S19_2;
	pin AF15 = IOB_S27_0;
	pin AF16 = IOB_S27_2;
	pin AF17 = IOB_S29_0;
	pin AF18 = IOB_S30_2;
	pin AF19 = IOB_S35_0;
	pin AF20 = IOB_S35_2;
	pin AF21 = IOB_S36_0;
	pin AF22 = IOB_S36_2;
	pin AF23 = DONE;
	pin AF24 = IOB_E3_0;
	pin AF25 = IOB_E18_0;
	pin AF26 = GND;
	vref IOB_W3_0;
	vref IOB_W36_0;
	vref IOB_W95_0;
	vref IOB_W126_0;
	vref IOB_E36_0;
	vref IOB_E95_0;
	vref IOB_E125_0;
	vref IOB_S11_0;
	vref IOB_S17_0;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N20_2;
	vref IOB_N33_0;
}

// xc6slx75t-csg484 xq6slx75t-cs484 xq6slx75t-csg484
bond BOND22 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W159_0;
	pin A3 = IOB_W159_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_CLKN0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N38_0;
	pin A18 = IOB_N40_2;
	pin A19 = IOB_N40_0;
	pin A20 = IOB_E158_1;
	pin A21 = IOB_E158_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKP0;
	pin B11 = GND;
	pin B12 = GT123_CLKP0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N40_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N40_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W167_0;
	pin C5 = IOB_N2_3;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N38_1;
	pin C18 = IOB_N41_2;
	pin C19 = TCK;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W190_0;
	pin D4 = IOB_W167_1;
	pin D5 = IOB_N4_2;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N38_2;
	pin D18 = IOB_N41_3;
	pin D19 = IOB_N41_1;
	pin D20 = IOB_N41_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W190_1;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = IOB_N5_2;
	pin E9 = GT101_RREF;
	pin E10 = VCCO0;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = GND;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GT123_CLKN1;
	pin E15 = GT123_AVCC;
	pin E16 = IOB_N38_3;
	pin E17 = VCCO0;
	pin E18 = TMS;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W163_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W163_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N2_1;
	pin F8 = IOB_N5_0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N20_1;
	pin F11 = IOB_N20_0;
	pin F12 = IOB_N21_0;
	pin F13 = GND;
	pin F14 = GT123_CLKP1;
	pin F15 = GND;
	pin F16 = IOB_N37_0;
	pin F17 = TDI;
	pin F18 = VCCAUX;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W165_0;
	pin G5 = GND;
	pin G6 = IOB_W165_1;
	pin G7 = IOB_N4_1;
	pin G8 = IOB_N4_0;
	pin G9 = IOB_N5_1;
	pin G10 = IOB_N20_2;
	pin G11 = IOB_N21_2;
	pin G12 = IOB_N21_1;
	pin G13 = VCCO0;
	pin G14 = GND;
	pin G15 = IOB_N37_2;
	pin G16 = IOB_N37_1;
	pin G17 = IOB_E189_1;
	pin G18 = GND;
	pin G19 = IOB_E189_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W166_0;
	pin H4 = IOB_W166_1;
	pin H5 = IOB_W164_0;
	pin H6 = IOB_W164_1;
	pin H7 = GND;
	pin H8 = VCCO0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N20_3;
	pin H11 = IOB_N21_3;
	pin H12 = IOB_N22_3;
	pin H13 = IOB_N22_2;
	pin H14 = IOB_N37_3;
	pin H15 = VCCAUX;
	pin H16 = TDO;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W162_0;
	pin J7 = IOB_W162_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E159_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W120_1;
	pin K6 = IOB_W124_0;
	pin K7 = IOB_W139_0;
	pin K8 = IOB_W139_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E148_0;
	pin K17 = IOB_E159_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W124_1;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E148_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_0;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W118_0;
	pin M7 = IOB_W133_0;
	pin M8 = IOB_W133_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E151_0;
	pin M17 = IOB_E99_1;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W118_1;
	pin N7 = IOB_W127_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E126_1;
	pin N15 = IOB_E126_0;
	pin N16 = IOB_E151_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W53_0;
	pin P6 = IOB_W53_1;
	pin P7 = IOB_W127_1;
	pin P8 = IOB_W136_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = IOB_W50_0;
	pin R7 = VCCO3;
	pin R8 = IOB_W136_1;
	pin R9 = IOB_W56_1;
	pin R10 = VCCAUX;
	pin R11 = VCCAUX;
	pin R12 = IOB_E59_1;
	pin R13 = IOB_E59_0;
	pin R14 = VCCBATT;
	pin R15 = VCCO1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W50_1;
	pin T8 = IOB_W56_0;
	pin T9 = VCCO3;
	pin T10 = IOB_W68_0;
	pin T11 = IOB_W68_1;
	pin T12 = IOB_E55_1;
	pin T13 = IOB_E55_0;
	pin T14 = IOB_S34_3;
	pin T15 = IOB_E37_1;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W16_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W55_0;
	pin U9 = IOB_W55_1;
	pin U10 = IOB_W25_0;
	pin U11 = VCCAUX;
	pin U12 = CMP_CS_B;
	pin U13 = IOB_S34_2;
	pin U14 = VCCO2;
	pin U15 = IOB_S37_3;
	pin U16 = DONE;
	pin U17 = VCCAUX;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W16_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = NC;
	pin V8 = VCCO2;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = IOB_W25_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S38_1;
	pin V14 = GND;
	pin V15 = IOB_S37_2;
	pin V16 = GND;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W23_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = IOB_S6_1;
	pin W10 = NC;
	pin W11 = IOB_S21_3;
	pin W12 = IOB_S6_3;
	pin W13 = IOB_S38_0;
	pin W14 = IOB_S35_1;
	pin W15 = IOB_S37_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S41_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E56_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E56_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W23_0;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S6_0;
	pin Y9 = IOB_S5_3;
	pin Y10 = IOB_S21_2;
	pin Y11 = IOB_S20_3;
	pin Y12 = IOB_S6_2;
	pin Y13 = IOB_S7_3;
	pin Y14 = IOB_S35_0;
	pin Y15 = IOB_S38_3;
	pin Y16 = IOB_S37_0;
	pin Y17 = IOB_S40_3;
	pin Y18 = IOB_S41_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E48_1;
	pin Y22 = IOB_E48_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S2_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S5_1;
	pin AA9 = GND;
	pin AA10 = IOB_S20_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S21_1;
	pin AA13 = GND;
	pin AA14 = IOB_S35_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S40_1;
	pin AA17 = GND;
	pin AA18 = IOB_S41_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E68_1;
	pin AA22 = IOB_E68_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_2;
	pin AB6 = IOB_S2_0;
	pin AB7 = IOB_S2_2;
	pin AB8 = IOB_S5_0;
	pin AB9 = IOB_S5_2;
	pin AB10 = IOB_S20_0;
	pin AB11 = IOB_S20_2;
	pin AB12 = IOB_S21_0;
	pin AB13 = IOB_S7_2;
	pin AB14 = IOB_S35_2;
	pin AB15 = IOB_S38_2;
	pin AB16 = IOB_S40_0;
	pin AB17 = IOB_S40_2;
	pin AB18 = IOB_S41_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75t-fgg484 xa6slx75t-fgg484 xq6slx75t-fg484
bond BOND23 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N4_0;
	pin A4 = IOB_N5_2;
	pin A5 = IOB_N6_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = GT123_CLKP0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N35_2;
	pin A18 = IOB_N40_2;
	pin A19 = IOB_N40_0;
	pin A20 = IOB_N41_2;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W190_0;
	pin B2 = IOB_N2_1;
	pin B3 = IOB_N4_1;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = GT123_CLKN0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N40_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N41_3;
	pin B21 = IOB_E166_1;
	pin B22 = IOB_E166_0;
	pin C1 = IOB_W190_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N5_3;
	pin C5 = IOB_N6_3;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N35_3;
	pin C18 = IOB_N41_0;
	pin C19 = IOB_N40_1;
	pin C20 = IOB_E148_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E148_0;
	pin D1 = IOB_W136_0;
	pin D2 = IOB_W136_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N2_3;
	pin D5 = IOB_N2_2;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = GND;
	pin D17 = IOB_N41_1;
	pin D18 = IOB_N38_1;
	pin D19 = IOB_N38_0;
	pin D20 = TMS;
	pin D21 = IOB_E126_1;
	pin D22 = IOB_E126_0;
	pin E1 = IOB_W122_0;
	pin E2 = GND;
	pin E3 = IOB_W122_1;
	pin E4 = IOB_W139_0;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N4_2;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = GT123_AVCC;
	pin E11 = GND;
	pin E12 = GT123_CLKP1;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N21_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E119_1;
	pin E21 = GND;
	pin E22 = IOB_E119_0;
	pin F1 = IOB_W120_0;
	pin F2 = IOB_W120_1;
	pin F3 = IOB_W139_1;
	pin F4 = VCCO3;
	pin F5 = IOB_W188_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_1;
	pin F8 = IOB_N5_0;
	pin F9 = IOB_N19_2;
	pin F10 = IOB_N20_2;
	pin F11 = VCCAUX;
	pin F12 = GT123_CLKN1;
	pin F13 = GND;
	pin F14 = IOB_N21_3;
	pin F15 = IOB_N21_2;
	pin F16 = IOB_N21_0;
	pin F17 = IOB_N35_0;
	pin F18 = IOB_E189_1;
	pin F19 = IOB_E189_0;
	pin F20 = IOB_E124_0;
	pin F21 = IOB_E120_1;
	pin F22 = IOB_E120_0;
	pin G1 = IOB_W119_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W119_1;
	pin G4 = IOB_W133_0;
	pin G5 = GND;
	pin G6 = IOB_W188_0;
	pin G7 = IOB_W184_0;
	pin G8 = IOB_N19_3;
	pin G9 = IOB_N20_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N20_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N22_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N34_2;
	pin G16 = IOB_N35_1;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E124_1;
	pin G20 = IOB_E116_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E116_0;
	pin H1 = IOB_W117_0;
	pin H2 = IOB_W117_1;
	pin H3 = IOB_W118_0;
	pin H4 = IOB_W133_1;
	pin H5 = IOB_W124_0;
	pin H6 = IOB_W184_1;
	pin H7 = GND;
	pin H8 = IOB_W186_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N19_1;
	pin H11 = IOB_N19_0;
	pin H12 = IOB_N20_1;
	pin H13 = IOB_N22_3;
	pin H14 = IOB_N34_3;
	pin H15 = VCCAUX;
	pin H16 = IOB_E167_1;
	pin H17 = IOB_E167_0;
	pin H18 = IOB_E122_1;
	pin H19 = IOB_E122_0;
	pin H20 = IOB_E118_0;
	pin H21 = IOB_E102_1;
	pin H22 = IOB_E102_0;
	pin J1 = IOB_W103_0;
	pin J2 = GND;
	pin J3 = IOB_W103_1;
	pin J4 = IOB_W118_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W124_1;
	pin J7 = IOB_W186_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E151_1;
	pin J17 = IOB_E151_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E118_1;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W102_0;
	pin K2 = IOB_W102_1;
	pin K3 = IOB_W101_0;
	pin K4 = IOB_W101_1;
	pin K5 = IOB_W116_0;
	pin K6 = IOB_W116_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_0;
	pin K17 = IOB_E103_1;
	pin K18 = IOB_E117_0;
	pin K19 = IOB_E117_1;
	pin K20 = IOB_E101_1;
	pin K21 = IOB_E98_1;
	pin K22 = IOB_E98_0;
	pin L1 = IOB_W94_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W94_1;
	pin L4 = IOB_W99_0;
	pin L5 = GND;
	pin L6 = IOB_W100_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E145_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E103_0;
	pin L18 = GND;
	pin L19 = IOB_E101_0;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W93_0;
	pin M2 = IOB_W93_1;
	pin M3 = IOB_W99_1;
	pin M4 = IOB_W98_0;
	pin M5 = IOB_W98_1;
	pin M6 = IOB_W100_1;
	pin M7 = IOB_W68_1;
	pin M8 = IOB_W68_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E53_1;
	pin M18 = IOB_E53_0;
	pin M19 = IOB_E99_0;
	pin M20 = IOB_E99_1;
	pin M21 = IOB_E93_1;
	pin M22 = IOB_E93_0;
	pin N1 = IOB_W90_0;
	pin N2 = GND;
	pin N3 = IOB_W90_1;
	pin N4 = IOB_W95_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W53_1;
	pin N7 = IOB_W53_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E59_0;
	pin N16 = IOB_E55_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E95_0;
	pin N20 = IOB_E90_1;
	pin N21 = GND;
	pin N22 = IOB_E90_0;
	pin P1 = IOB_W87_0;
	pin P2 = IOB_W87_1;
	pin P3 = IOB_W95_1;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W56_1;
	pin P7 = IOB_W56_0;
	pin P8 = IOB_W2_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = IOB_E55_0;
	pin P17 = IOB_E30_1;
	pin P18 = IOB_E30_0;
	pin P19 = IOB_E68_1;
	pin P20 = IOB_E95_1;
	pin P21 = IOB_E87_1;
	pin P22 = IOB_E87_0;
	pin R1 = IOB_W84_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W84_1;
	pin R4 = IOB_W59_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W2_1;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = VCCAUX;
	pin R11 = NC;
	pin R12 = VCCAUX;
	pin R13 = IOB_S38_1;
	pin R14 = VCCINT;
	pin R15 = IOB_E32_1;
	pin R16 = IOB_E32_0;
	pin R17 = IOB_E27_1;
	pin R18 = GND;
	pin R19 = IOB_E68_0;
	pin R20 = IOB_E84_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E84_0;
	pin T1 = IOB_W81_0;
	pin T2 = IOB_W81_1;
	pin T3 = IOB_W59_1;
	pin T4 = IOB_W55_0;
	pin T5 = IOB_W16_0;
	pin T6 = IOB_W16_1;
	pin T7 = IOB_S2_1;
	pin T8 = NC;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = IOB_S21_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S38_0;
	pin T15 = NC;
	pin T16 = VCCBATT;
	pin T17 = IOB_E27_0;
	pin T18 = IOB_E25_0;
	pin T19 = IOB_E25_1;
	pin T20 = IOB_E56_0;
	pin T21 = IOB_E81_1;
	pin T22 = IOB_E81_0;
	pin U1 = IOB_W78_0;
	pin U2 = GND;
	pin U3 = IOB_W78_1;
	pin U4 = IOB_W55_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_0;
	pin U7 = GND;
	pin U8 = NC;
	pin U9 = NC;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = IOB_S21_2;
	pin U13 = IOB_S35_0;
	pin U14 = IOB_S35_1;
	pin U15 = NC;
	pin U16 = IOB_S40_1;
	pin U17 = VFS;
	pin U18 = VCCO1;
	pin U19 = IOB_E56_1;
	pin U20 = IOB_E78_1;
	pin U21 = GND;
	pin U22 = IOB_E78_0;
	pin V1 = IOB_W75_0;
	pin V2 = IOB_W75_1;
	pin V3 = IOB_W18_0;
	pin V4 = GND;
	pin V5 = IOB_W18_1;
	pin V6 = VCCAUX;
	pin V7 = NC;
	pin V8 = VCCO2;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = NC;
	pin V12 = VCCO2;
	pin V13 = NC;
	pin V14 = GND;
	pin V15 = IOB_S40_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S41_1;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E22_1;
	pin V20 = IOB_E22_0;
	pin V21 = IOB_E75_1;
	pin V22 = IOB_E75_0;
	pin W1 = IOB_W72_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W72_1;
	pin W4 = IOB_W5_1;
	pin W5 = VCCO2;
	pin W6 = NC;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = IOB_S5_3;
	pin W10 = NC;
	pin W11 = NC;
	pin W12 = IOB_S19_3;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = NC;
	pin W16 = GND;
	pin W17 = NC;
	pin W18 = IOB_S41_0;
	pin W19 = GND;
	pin W20 = IOB_E72_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E72_0;
	pin Y1 = IOB_W69_0;
	pin Y2 = IOB_W69_1;
	pin Y3 = IOB_W5_0;
	pin Y4 = IOB_S1_3;
	pin Y5 = IOB_S4_1;
	pin Y6 = NC;
	pin Y7 = IOB_S19_1;
	pin Y8 = IOB_S5_2;
	pin Y9 = IOB_S6_1;
	pin Y10 = NC;
	pin Y11 = IOB_S20_1;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S21_1;
	pin Y14 = NC;
	pin Y15 = IOB_S34_3;
	pin Y16 = NC;
	pin Y17 = IOB_S35_3;
	pin Y18 = NC;
	pin Y19 = IOB_S37_3;
	pin Y20 = IOB_S41_3;
	pin Y21 = IOB_E69_1;
	pin Y22 = IOB_E69_0;
	pin AA1 = IOB_W23_0;
	pin AA2 = IOB_W23_1;
	pin AA3 = IOB_S1_2;
	pin AA4 = IOB_S2_3;
	pin AA5 = GND;
	pin AA6 = IOB_S5_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S6_3;
	pin AA9 = GND;
	pin AA10 = IOB_S7_3;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S20_3;
	pin AA13 = GND;
	pin AA14 = IOB_S38_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S22_1;
	pin AA17 = GND;
	pin AA18 = IOB_S37_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S40_3;
	pin AA21 = IOB_S41_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_2;
	pin AB5 = IOB_S4_0;
	pin AB6 = IOB_S5_0;
	pin AB7 = IOB_S19_0;
	pin AB8 = IOB_S6_2;
	pin AB9 = IOB_S6_0;
	pin AB10 = IOB_S7_2;
	pin AB11 = IOB_S20_0;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S21_0;
	pin AB14 = IOB_S38_2;
	pin AB15 = IOB_S34_2;
	pin AB16 = IOB_S22_0;
	pin AB17 = IOB_S35_2;
	pin AB18 = IOB_S37_0;
	pin AB19 = IOB_S37_2;
	pin AB20 = IOB_S40_2;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75t-fgg676 xq6slx75t-fg676 xq6slx75t-fgg676
bond BOND24 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N5_0;
	pin A3 = IOB_N5_1;
	pin A4 = IOB_N6_0;
	pin A5 = IOB_N7_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = IOB_N21_2;
	pin A13 = IOB_N20_0;
	pin A14 = IOB_N21_0;
	pin A15 = GND;
	pin A16 = GT123_CLKN1;
	pin A17 = GND;
	pin A18 = GT123_TXN0;
	pin A19 = GT123_VTTX;
	pin A20 = GT123_TXN1;
	pin A21 = GND;
	pin A22 = IOB_N40_2;
	pin A23 = IOB_N41_2;
	pin A24 = TCK;
	pin A25 = IOB_E188_0;
	pin A26 = GND;
	pin B1 = IOB_W167_0;
	pin B2 = IOB_W167_1;
	pin B3 = IOB_N4_2;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N7_3;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GND;
	pin B10 = GT101_CLKP0;
	pin B11 = GT101_AVCCPLL0;
	pin B12 = IOB_N21_3;
	pin B13 = VCCO0;
	pin B14 = IOB_N21_1;
	pin B15 = GT123_AVCCPLL1;
	pin B16 = GT123_CLKP1;
	pin B17 = GND;
	pin B18 = GT123_TXP0;
	pin B19 = GND;
	pin B20 = GT123_TXP1;
	pin B21 = IOB_N38_2;
	pin B22 = IOB_N40_3;
	pin B23 = IOB_N41_3;
	pin B24 = IOB_E188_1;
	pin B25 = IOB_E165_1;
	pin B26 = IOB_E165_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_N4_3;
	pin C4 = VCCO0;
	pin C5 = NC;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GT101_AVCCPLL1;
	pin C13 = IOB_N20_1;
	pin C14 = GT123_AVCCPLL0;
	pin C15 = GT123_CLKN0;
	pin C16 = GT123_AVCC;
	pin C17 = GT123_RXN0;
	pin C18 = GND;
	pin C19 = GT123_RXN1;
	pin C20 = GND;
	pin C21 = IOB_N38_3;
	pin C22 = VCCO0;
	pin C23 = TDI;
	pin C24 = IOB_E184_0;
	pin C25 = IOB_E166_1;
	pin C26 = IOB_E166_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GND;
	pin D13 = IOB_N20_2;
	pin D14 = GND;
	pin D15 = GT123_CLKP0;
	pin D16 = GND;
	pin D17 = GT123_RXP0;
	pin D18 = GT123_VTRX;
	pin D19 = GT123_RXP1;
	pin D20 = VCCAUX;
	pin D21 = IOB_N41_1;
	pin D22 = IOB_N41_0;
	pin D23 = IOB_E184_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W186_0;
	pin E4 = IOB_W186_1;
	pin E5 = IOB_N6_2;
	pin E6 = IOB_N6_3;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = GT101_RREF;
	pin E10 = NC;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = NC;
	pin E13 = IOB_N20_3;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = NC;
	pin E17 = VCCAUX;
	pin E18 = NC;
	pin E19 = GND;
	pin E20 = IOB_N37_2;
	pin E21 = VCCO0;
	pin E22 = GND;
	pin E23 = IOB_E180_1;
	pin E24 = IOB_E180_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_N4_0;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N2_1;
	pin F8 = VCCO0;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = VCCO0;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = NC;
	pin F17 = IOB_N35_0;
	pin F18 = NC;
	pin F19 = IOB_N40_0;
	pin F20 = IOB_N37_3;
	pin F21 = TMS;
	pin F22 = IOB_E182_1;
	pin F23 = IOB_E162_1;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W181_0;
	pin G4 = IOB_W181_1;
	pin G5 = VCCAUX;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N2_2;
	pin G9 = IOB_N5_2;
	pin G10 = NC;
	pin G11 = IOB_N19_2;
	pin G12 = NC;
	pin G13 = IOB_N19_0;
	pin G14 = GND;
	pin G15 = NC;
	pin G16 = IOB_N35_1;
	pin G17 = IOB_N37_0;
	pin G18 = VCCO0;
	pin G19 = IOB_N40_1;
	pin G20 = IOB_E189_0;
	pin G21 = TDO;
	pin G22 = VCCO5;
	pin G23 = IOB_E182_0;
	pin G24 = IOB_E162_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W190_0;
	pin H6 = IOB_W190_1;
	pin H7 = IOB_N1_3;
	pin H8 = IOB_N2_3;
	pin H9 = IOB_N5_3;
	pin H10 = NC;
	pin H11 = VCCO0;
	pin H12 = IOB_N19_1;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N34_2;
	pin H16 = VCCO0;
	pin H17 = IOB_N37_1;
	pin H18 = IOB_N38_1;
	pin H19 = IOB_N38_0;
	pin H20 = IOB_E189_1;
	pin H21 = IOB_E183_1;
	pin H22 = IOB_E183_0;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W165_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W182_0;
	pin J8 = GND;
	pin J9 = IOB_W182_1;
	pin J10 = VCCAUX;
	pin J11 = IOB_N19_3;
	pin J12 = IOB_N22_2;
	pin J13 = NC;
	pin J14 = VCCO0;
	pin J15 = IOB_N34_3;
	pin J16 = IOB_N35_3;
	pin J17 = IOB_N35_2;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E181_1;
	pin J21 = VCCO5;
	pin J22 = IOB_E181_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W165_1;
	pin K6 = IOB_W188_0;
	pin K7 = IOB_W188_1;
	pin K8 = IOB_W184_0;
	pin K9 = IOB_W184_1;
	pin K10 = IOB_W180_0;
	pin K11 = VCCINT;
	pin K12 = IOB_N22_3;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = VCCAUX;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E186_1;
	pin K19 = IOB_E186_0;
	pin K20 = IOB_E167_0;
	pin K21 = IOB_E164_1;
	pin K22 = IOB_E164_0;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W163_0;
	pin L4 = IOB_W163_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W166_0;
	pin L7 = IOB_W166_1;
	pin L8 = IOB_W162_0;
	pin L9 = IOB_W162_1;
	pin L10 = IOB_W180_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = VCCAUX;
	pin L19 = IOB_E167_1;
	pin L20 = IOB_E127_1;
	pin L21 = IOB_E127_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W132_1;
	pin M5 = GND;
	pin M6 = IOB_W164_0;
	pin M7 = VCCO4;
	pin M8 = IOB_W164_1;
	pin M9 = IOB_W127_0;
	pin M10 = IOB_W127_1;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCAUX;
	pin M18 = IOB_E163_1;
	pin M19 = IOB_E163_0;
	pin M20 = VCCO5;
	pin M21 = IOB_E132_1;
	pin M22 = GND;
	pin M23 = IOB_E132_0;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W132_0;
	pin N4 = IOB_W122_0;
	pin N5 = IOB_W122_1;
	pin N6 = IOB_W116_1;
	pin N7 = IOB_W118_0;
	pin N8 = IOB_W118_1;
	pin N9 = IOB_W124_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = IOB_E126_1;
	pin N18 = IOB_E126_0;
	pin N19 = IOB_E122_1;
	pin N20 = IOB_E122_0;
	pin N21 = IOB_E120_1;
	pin N22 = IOB_E120_0;
	pin N23 = IOB_E118_1;
	pin N24 = IOB_E118_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W116_0;
	pin P7 = GND;
	pin P8 = IOB_W120_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W124_1;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E119_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E119_0;
	pin P20 = GND;
	pin P21 = IOB_E116_1;
	pin P22 = IOB_E116_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E102_1;
	pin P25 = GND;
	pin P26 = IOB_E102_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W119_0;
	pin R4 = IOB_W119_1;
	pin R5 = IOB_W117_0;
	pin R6 = IOB_W98_0;
	pin R7 = IOB_W98_1;
	pin R8 = IOB_W100_1;
	pin R9 = IOB_W120_1;
	pin R10 = IOB_W102_1;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = IOB_E117_1;
	pin R19 = IOB_E117_0;
	pin R20 = IOB_E103_1;
	pin R21 = IOB_E103_0;
	pin R22 = VCCAUX;
	pin R23 = IOB_E101_1;
	pin R24 = IOB_E101_0;
	pin R25 = IOB_E98_1;
	pin R26 = IOB_E98_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W101_0;
	pin T5 = GND;
	pin T6 = IOB_W68_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W100_0;
	pin T9 = IOB_W102_0;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = IOB_E41_1;
	pin T20 = IOB_E41_0;
	pin T21 = GND;
	pin T22 = IOB_E100_1;
	pin T23 = IOB_E100_0;
	pin T24 = IOB_E93_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E93_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W23_0;
	pin U4 = IOB_W23_1;
	pin U5 = IOB_W101_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W68_1;
	pin U8 = IOB_W41_0;
	pin U9 = IOB_W41_1;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = VCCAUX;
	pin U13 = NC;
	pin U14 = VCCAUX;
	pin U15 = IOB_S34_3;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCAUX;
	pin U19 = IOB_E37_1;
	pin U20 = IOB_E37_0;
	pin U21 = IOB_E68_1;
	pin U22 = IOB_E68_0;
	pin U23 = IOB_E99_1;
	pin U24 = IOB_E99_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W39_1;
	pin V6 = IOB_W21_0;
	pin V7 = IOB_W21_1;
	pin V8 = GND;
	pin V9 = VCCAUX;
	pin V10 = IOB_S6_2;
	pin V11 = IOB_S6_3;
	pin V12 = NC;
	pin V13 = NC;
	pin V14 = NC;
	pin V15 = NC;
	pin V16 = IOB_S34_2;
	pin V17 = VCCAUX;
	pin V18 = IOB_S38_1;
	pin V19 = RFUSE;
	pin V20 = IOB_E34_1;
	pin V21 = IOB_E34_0;
	pin V22 = VCCBATT;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W39_0;
	pin W6 = VCCO3;
	pin W7 = IOB_S4_0;
	pin W8 = IOB_S4_1;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = VCCO2;
	pin W12 = NC;
	pin W13 = VCCAUX;
	pin W14 = IOB_S19_1;
	pin W15 = VCCO2;
	pin W16 = NC;
	pin W17 = IOB_S37_1;
	pin W18 = IOB_S37_0;
	pin W19 = IOB_S38_0;
	pin W20 = IOB_S40_1;
	pin W21 = VCCO1;
	pin W22 = VFS;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E87_1;
	pin W26 = IOB_E87_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W16_0;
	pin Y6 = IOB_W16_1;
	pin Y7 = GND;
	pin Y8 = VCCO2;
	pin Y9 = NC;
	pin Y10 = GND;
	pin Y11 = IOB_S7_3;
	pin Y12 = IOB_S19_3;
	pin Y13 = IOB_S19_0;
	pin Y14 = GND;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S35_1;
	pin Y18 = VCCO2;
	pin Y19 = CMP_CS_B;
	pin Y20 = IOB_S40_0;
	pin Y21 = IOB_S41_1;
	pin Y22 = SUSPEND;
	pin Y23 = GND;
	pin Y24 = IOB_E72_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E72_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W5_0;
	pin AA4 = IOB_W5_1;
	pin AA5 = VCCAUX;
	pin AA6 = IOB_S2_0;
	pin AA7 = IOB_S2_1;
	pin AA8 = NC;
	pin AA9 = IOB_S6_1;
	pin AA10 = IOB_S5_3;
	pin AA11 = IOB_S7_2;
	pin AA12 = IOB_S19_2;
	pin AA13 = NC;
	pin AA14 = VCCO2;
	pin AA15 = IOB_S22_1;
	pin AA16 = NC;
	pin AA17 = IOB_S35_0;
	pin AA18 = NC;
	pin AA19 = NC;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S35_3;
	pin AA22 = IOB_S41_0;
	pin AA23 = IOB_E39_1;
	pin AA24 = IOB_E39_0;
	pin AA25 = IOB_E84_1;
	pin AA26 = IOB_E84_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W18_1;
	pin AB5 = IOB_W2_1;
	pin AB6 = VCCO2;
	pin AB7 = NC;
	pin AB8 = VCCAUX;
	pin AB9 = IOB_S6_0;
	pin AB10 = GT245_RREF;
	pin AB11 = IOB_S5_2;
	pin AB12 = GT245_AVTTRCAL;
	pin AB13 = NC;
	pin AB14 = IOB_S21_1;
	pin AB15 = IOB_S22_0;
	pin AB16 = GND;
	pin AB17 = NC;
	pin AB18 = VCCAUX;
	pin AB19 = NC;
	pin AB20 = GND;
	pin AB21 = IOB_S35_2;
	pin AB22 = IOB_S38_3;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W18_0;
	pin AC4 = IOB_W2_0;
	pin AC5 = IOB_S4_3;
	pin AC6 = NC;
	pin AC7 = VCCAUX;
	pin AC8 = GT245_RXP0;
	pin AC9 = GT245_VTRX;
	pin AC10 = GT245_RXP1;
	pin AC11 = GND;
	pin AC12 = GT245_CLKP1;
	pin AC13 = GND;
	pin AC14 = IOB_S21_0;
	pin AC15 = GND;
	pin AC16 = GT267_CLKP0;
	pin AC17 = GND;
	pin AC18 = GT267_RXP0;
	pin AC19 = GT267_VTRX;
	pin AC20 = GT267_RXP1;
	pin AC21 = VCCAUX;
	pin AC22 = IOB_S38_2;
	pin AC23 = IOB_E22_1;
	pin AC24 = IOB_E22_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_S2_3;
	pin AD5 = IOB_S4_2;
	pin AD6 = IOB_S5_1;
	pin AD7 = GND;
	pin AD8 = GT245_RXN0;
	pin AD9 = GND;
	pin AD10 = GT245_RXN1;
	pin AD11 = GT245_AVCC;
	pin AD12 = GT245_CLKN1;
	pin AD13 = GT245_AVCCPLL1;
	pin AD14 = IOB_S20_1;
	pin AD15 = GT267_AVCCPLL0;
	pin AD16 = GT267_CLKN0;
	pin AD17 = GT267_AVCC;
	pin AD18 = GT267_RXN0;
	pin AD19 = GND;
	pin AD20 = GT267_RXN1;
	pin AD21 = GND;
	pin AD22 = IOB_S37_3;
	pin AD23 = IOB_S40_3;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_S1_3;
	pin AE4 = VCCO2;
	pin AE5 = NC;
	pin AE6 = GND;
	pin AE7 = GT245_TXP0;
	pin AE8 = GND;
	pin AE9 = GT245_TXP1;
	pin AE10 = GND;
	pin AE11 = GT245_CLKP0;
	pin AE12 = GT245_AVCCPLL0;
	pin AE13 = IOB_S20_3;
	pin AE14 = VCCO2;
	pin AE15 = IOB_S21_3;
	pin AE16 = GT267_AVCCPLL1;
	pin AE17 = GT267_CLKP1;
	pin AE18 = GND;
	pin AE19 = GT267_TXP0;
	pin AE20 = GND;
	pin AE21 = GT267_TXP1;
	pin AE22 = GND;
	pin AE23 = VCCO2;
	pin AE24 = IOB_S41_3;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = PROG_B;
	pin AF3 = IOB_S1_2;
	pin AF4 = IOB_S2_2;
	pin AF5 = NC;
	pin AF6 = IOB_S5_0;
	pin AF7 = GT245_TXN0;
	pin AF8 = GT245_VTTX;
	pin AF9 = GT245_TXN1;
	pin AF10 = GND;
	pin AF11 = GT245_CLKN0;
	pin AF12 = GND;
	pin AF13 = IOB_S20_2;
	pin AF14 = IOB_S20_0;
	pin AF15 = IOB_S21_2;
	pin AF16 = GND;
	pin AF17 = GT267_CLKN1;
	pin AF18 = GND;
	pin AF19 = GT267_TXN0;
	pin AF20 = GT267_VTTX;
	pin AF21 = GT267_TXN1;
	pin AF22 = IOB_S37_2;
	pin AF23 = IOB_S40_2;
	pin AF24 = IOB_S41_2;
	pin AF25 = DONE;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75-csg484 xa6slx75-csg484 xq6slx75-cs484 xq6slx75-csg484 xc6slx75l-csg484 xq6slx75l-cs484 xq6slx75l-csg484
bond BOND25 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_0;
	pin A3 = IOB_W190_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_2;
	pin A9 = IOB_N6_2;
	pin A10 = IOB_N20_2;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N21_2;
	pin A13 = IOB_N35_0;
	pin A14 = IOB_N37_0;
	pin A15 = IOB_N38_0;
	pin A16 = IOB_N40_2;
	pin A17 = IOB_N40_0;
	pin A18 = IOB_N41_0;
	pin A19 = IOB_E158_1;
	pin A20 = IOB_E158_0;
	pin A21 = IOB_E162_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_3;
	pin B9 = GND;
	pin B10 = IOB_N20_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N21_3;
	pin B13 = GND;
	pin B14 = IOB_N37_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N40_3;
	pin B17 = GND;
	pin B18 = IOB_N41_1;
	pin B19 = VCCO1;
	pin B20 = IOB_E162_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W186_1;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N5_0;
	pin C9 = IOB_N6_3;
	pin C10 = IOB_N19_0;
	pin C11 = IOB_N20_1;
	pin C12 = IOB_N21_0;
	pin C13 = IOB_N35_1;
	pin C14 = IOB_N34_2;
	pin C15 = IOB_N38_1;
	pin C16 = IOB_N41_2;
	pin C17 = IOB_N40_1;
	pin C18 = IOB_E164_1;
	pin C19 = IOB_E164_0;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W186_0;
	pin D4 = GND;
	pin D5 = IOB_W188_0;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N19_2;
	pin D9 = IOB_N19_3;
	pin D10 = IOB_N19_1;
	pin D11 = IOB_N21_1;
	pin D12 = IOB_N35_2;
	pin D13 = IOB_N35_3;
	pin D14 = TCK;
	pin D15 = IOB_N34_3;
	pin D16 = VCCAUX;
	pin D17 = IOB_N41_3;
	pin D18 = GND;
	pin D19 = IOB_E165_1;
	pin D20 = IOB_E165_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W139_1;
	pin E5 = IOB_W167_0;
	pin E6 = IOB_W188_1;
	pin E7 = GND;
	pin E8 = IOB_N6_0;
	pin E9 = VCCO0;
	pin E10 = IOB_N22_2;
	pin E11 = GND;
	pin E12 = IOB_N37_2;
	pin E13 = VCCO0;
	pin E14 = TDO;
	pin E15 = GND;
	pin E16 = TMS;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W139_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W167_1;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_W184_1;
	pin F9 = IOB_N6_1;
	pin F10 = IOB_N22_3;
	pin F11 = VCCAUX;
	pin F12 = IOB_N37_3;
	pin F13 = IOB_E167_1;
	pin F14 = IOB_E167_0;
	pin F15 = IOB_E189_1;
	pin F16 = IOB_E189_0;
	pin F17 = IOB_E159_1;
	pin F18 = IOB_E159_0;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W166_0;
	pin G5 = GND;
	pin G6 = IOB_W166_1;
	pin G7 = IOB_W165_0;
	pin G8 = IOB_W165_1;
	pin G9 = IOB_N7_2;
	pin G10 = VCCO0;
	pin G11 = IOB_N38_2;
	pin G12 = VCCAUX;
	pin G13 = IOB_E151_0;
	pin G14 = VCCO1;
	pin G15 = IOB_E166_1;
	pin G16 = IOB_E166_0;
	pin G17 = IOB_E163_1;
	pin G18 = GND;
	pin G19 = IOB_E163_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W124_0;
	pin H4 = IOB_W124_1;
	pin H5 = IOB_W127_0;
	pin H6 = IOB_W127_1;
	pin H7 = GND;
	pin H8 = IOB_W133_1;
	pin H9 = VCCAUX;
	pin H10 = IOB_N7_3;
	pin H11 = IOB_N38_3;
	pin H12 = IOB_E151_1;
	pin H13 = IOB_E145_1;
	pin H14 = IOB_E145_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E148_0;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W120_1;
	pin J7 = IOB_W133_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E148_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = GND;
	pin J21 = IOB_E100_1;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W118_0;
	pin K6 = IOB_W118_1;
	pin K7 = IOB_W136_0;
	pin K8 = IOB_W136_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E126_0;
	pin K17 = IOB_E99_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W68_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E126_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_1;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W68_1;
	pin M7 = IOB_W56_0;
	pin M8 = IOB_W56_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E59_0;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W55_0;
	pin N7 = IOB_W55_1;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E55_1;
	pin N16 = IOB_E55_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W50_0;
	pin P6 = IOB_W50_1;
	pin P7 = IOB_W53_0;
	pin P8 = IOB_W53_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W25_0;
	pin R8 = IOB_W43_0;
	pin R9 = IOB_W43_1;
	pin R10 = VCCAUX;
	pin R11 = NC;
	pin R12 = VCCAUX;
	pin R13 = IOB_S19_3;
	pin R14 = VCCINT;
	pin R15 = IOB_E37_1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W23_0;
	pin T8 = IOB_W25_1;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = IOB_S19_1;
	pin T13 = VCCO2;
	pin T14 = IOB_S34_3;
	pin T15 = CMP_CS_B;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W41_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W23_1;
	pin U9 = NC;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = IOB_S19_0;
	pin U13 = IOB_S19_2;
	pin U14 = IOB_S34_2;
	pin U15 = IOB_S37_3;
	pin U16 = DONE;
	pin U17 = VCCBATT;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W41_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = NC;
	pin V8 = VCCO2;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = NC;
	pin V12 = VCCO2;
	pin V13 = IOB_S38_1;
	pin V14 = GND;
	pin V15 = IOB_S37_2;
	pin V16 = VCCO2;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W16_1;
	pin W5 = VCCO3;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = IOB_S6_1;
	pin W10 = NC;
	pin W11 = IOB_S21_3;
	pin W12 = IOB_S6_3;
	pin W13 = IOB_S38_0;
	pin W14 = IOB_S35_1;
	pin W15 = IOB_S37_1;
	pin W16 = GND;
	pin W17 = IOB_S41_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E68_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E68_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W16_0;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S6_0;
	pin Y9 = IOB_S5_3;
	pin Y10 = IOB_S21_2;
	pin Y11 = IOB_S20_3;
	pin Y12 = IOB_S6_2;
	pin Y13 = IOB_S7_3;
	pin Y14 = IOB_S35_0;
	pin Y15 = IOB_S38_3;
	pin Y16 = IOB_S37_0;
	pin Y17 = IOB_S40_3;
	pin Y18 = IOB_S41_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E56_1;
	pin Y22 = IOB_E56_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S2_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S5_1;
	pin AA9 = GND;
	pin AA10 = IOB_S20_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S21_1;
	pin AA13 = GND;
	pin AA14 = IOB_S35_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S40_1;
	pin AA17 = GND;
	pin AA18 = IOB_S41_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E48_1;
	pin AA22 = IOB_E48_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_2;
	pin AB6 = IOB_S2_0;
	pin AB7 = IOB_S2_2;
	pin AB8 = IOB_S5_0;
	pin AB9 = IOB_S5_2;
	pin AB10 = IOB_S20_0;
	pin AB11 = IOB_S20_2;
	pin AB12 = IOB_S21_0;
	pin AB13 = IOB_S7_2;
	pin AB14 = IOB_S35_2;
	pin AB15 = IOB_S38_2;
	pin AB16 = IOB_S40_0;
	pin AB17 = IOB_S40_2;
	pin AB18 = IOB_S41_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75-fgg484 xa6slx75-fgg484 xq6slx75-fg484 xc6slx75l-fgg484 xq6slx75l-fg484
bond BOND26 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_2;
	pin A9 = IOB_N6_2;
	pin A10 = IOB_N20_2;
	pin A11 = IOB_N20_0;
	pin A12 = IOB_N21_0;
	pin A13 = IOB_N22_2;
	pin A14 = IOB_N37_0;
	pin A15 = IOB_N38_2;
	pin A16 = IOB_N40_2;
	pin A17 = IOB_N40_0;
	pin A18 = IOB_N41_2;
	pin A19 = TDO;
	pin A20 = IOB_E148_1;
	pin A21 = IOB_E148_0;
	pin A22 = GND;
	pin B1 = IOB_W139_0;
	pin B2 = IOB_W139_1;
	pin B3 = IOB_W190_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_3;
	pin B9 = GND;
	pin B10 = IOB_N20_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N21_1;
	pin B13 = GND;
	pin B14 = IOB_N37_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N40_3;
	pin B17 = GND;
	pin B18 = IOB_N41_3;
	pin B19 = VCCO0;
	pin B20 = IOB_E189_0;
	pin B21 = IOB_E151_1;
	pin B22 = IOB_E151_0;
	pin C1 = IOB_W122_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W122_1;
	pin C4 = IOB_W186_0;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N5_0;
	pin C9 = IOB_N6_3;
	pin C10 = IOB_N19_0;
	pin C11 = IOB_N20_1;
	pin C12 = IOB_N21_2;
	pin C13 = IOB_N22_3;
	pin C14 = IOB_N37_2;
	pin C15 = IOB_N38_3;
	pin C16 = IOB_N38_0;
	pin C17 = IOB_N40_1;
	pin C18 = TMS;
	pin C19 = IOB_E189_1;
	pin C20 = IOB_E119_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E119_0;
	pin D1 = IOB_W120_0;
	pin D2 = IOB_W120_1;
	pin D3 = IOB_W186_1;
	pin D4 = GND;
	pin D5 = IOB_W133_1;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N19_3;
	pin D8 = IOB_N19_2;
	pin D9 = IOB_N5_1;
	pin D10 = IOB_N19_1;
	pin D11 = IOB_N21_3;
	pin D12 = IOB_N6_0;
	pin D13 = IOB_N7_2;
	pin D14 = IOB_N37_3;
	pin D15 = IOB_N38_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N41_0;
	pin D18 = GND;
	pin D19 = IOB_E124_1;
	pin D20 = IOB_E124_0;
	pin D21 = IOB_E120_1;
	pin D22 = IOB_E120_0;
	pin E1 = IOB_W119_0;
	pin E2 = GND;
	pin E3 = IOB_W119_1;
	pin E4 = IOB_W133_0;
	pin E5 = IOB_W188_1;
	pin E6 = IOB_W188_0;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = VCCO0;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = IOB_N6_1;
	pin E13 = VCCO0;
	pin E14 = IOB_N35_3;
	pin E15 = GND;
	pin E16 = IOB_N41_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E116_1;
	pin E21 = GND;
	pin E22 = IOB_E116_0;
	pin F1 = IOB_W117_0;
	pin F2 = IOB_W117_1;
	pin F3 = IOB_W118_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W124_0;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = VCCAUX;
	pin F12 = NC;
	pin F13 = IOB_N7_3;
	pin F14 = IOB_N35_1;
	pin F15 = IOB_N35_2;
	pin F16 = IOB_E166_1;
	pin F17 = IOB_E166_0;
	pin F18 = IOB_E122_1;
	pin F19 = IOB_E122_0;
	pin F20 = IOB_E118_0;
	pin F21 = IOB_E102_1;
	pin F22 = IOB_E102_0;
	pin G1 = IOB_W103_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W103_1;
	pin G4 = IOB_W118_1;
	pin G5 = GND;
	pin G6 = IOB_W124_1;
	pin G7 = IOB_W184_1;
	pin G8 = NC;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = IOB_N34_2;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = IOB_E167_1;
	pin G17 = IOB_E167_0;
	pin G18 = GND;
	pin G19 = IOB_E118_1;
	pin G20 = IOB_E100_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E100_0;
	pin H1 = IOB_W102_0;
	pin H2 = IOB_W102_1;
	pin H3 = IOB_W101_0;
	pin H4 = IOB_W101_1;
	pin H5 = IOB_W116_0;
	pin H6 = IOB_W116_1;
	pin H7 = GND;
	pin H8 = IOB_W136_0;
	pin H9 = VCCAUX;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = IOB_N34_3;
	pin H14 = IOB_N35_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E126_1;
	pin H17 = IOB_E126_0;
	pin H18 = IOB_E117_0;
	pin H19 = IOB_E117_1;
	pin H20 = IOB_E101_1;
	pin H21 = IOB_E98_1;
	pin H22 = IOB_E98_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W99_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W100_0;
	pin J7 = IOB_W136_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E145_0;
	pin J17 = IOB_E103_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E94_1;
	pin J21 = GND;
	pin J22 = IOB_E94_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W99_1;
	pin K4 = IOB_W98_0;
	pin K5 = IOB_W98_1;
	pin K6 = IOB_W100_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_1;
	pin K17 = IOB_E103_0;
	pin K18 = IOB_E53_0;
	pin K19 = IOB_E99_0;
	pin K20 = IOB_E99_1;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W95_0;
	pin L5 = GND;
	pin L6 = IOB_W56_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E59_0;
	pin L16 = VCCO1;
	pin L17 = IOB_E53_1;
	pin L18 = GND;
	pin L19 = IOB_E95_0;
	pin L20 = IOB_E90_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E90_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W95_1;
	pin M4 = IOB_W68_0;
	pin M5 = IOB_W68_1;
	pin M6 = IOB_W56_1;
	pin M7 = IOB_W53_1;
	pin M8 = IOB_W53_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E30_1;
	pin M18 = IOB_E30_0;
	pin M19 = IOB_E68_1;
	pin M20 = IOB_E95_1;
	pin M21 = IOB_E87_1;
	pin M22 = IOB_E87_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W59_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W25_1;
	pin N7 = IOB_W25_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = IOB_E27_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E68_0;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W59_1;
	pin P4 = IOB_W55_0;
	pin P5 = IOB_W18_0;
	pin P6 = IOB_W18_1;
	pin P7 = IOB_W16_0;
	pin P8 = IOB_W16_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = VFS;
	pin P17 = IOB_E27_1;
	pin P18 = IOB_E25_1;
	pin P19 = IOB_E56_1;
	pin P20 = IOB_E56_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W55_1;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = VCCAUX;
	pin R11 = NC;
	pin R12 = VCCAUX;
	pin R13 = NC;
	pin R14 = VCCINT;
	pin R15 = NC;
	pin R16 = NC;
	pin R17 = VCCBATT;
	pin R18 = GND;
	pin R19 = IOB_E25_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W21_0;
	pin T4 = IOB_W21_1;
	pin T5 = IOB_S1_2;
	pin T6 = IOB_S1_3;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = VCCO2;
	pin T14 = NC;
	pin T15 = NC;
	pin T16 = NC;
	pin T17 = IOB_S40_0;
	pin T18 = IOB_S40_1;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W23_1;
	pin U5 = VCCO3;
	pin U6 = NC;
	pin U7 = GND;
	pin U8 = NC;
	pin U9 = NC;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = NC;
	pin U13 = IOB_S38_0;
	pin U14 = IOB_S38_1;
	pin U15 = IOB_S37_3;
	pin U16 = NC;
	pin U17 = NC;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W23_0;
	pin V4 = GND;
	pin V5 = NC;
	pin V6 = VCCAUX;
	pin V7 = NC;
	pin V8 = VCCO2;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = IOB_S6_3;
	pin V12 = VCCO2;
	pin V13 = NC;
	pin V14 = GND;
	pin V15 = IOB_S37_2;
	pin V16 = VCCO2;
	pin V17 = NC;
	pin V18 = NC;
	pin V19 = NC;
	pin V20 = IOB_E32_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W5_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_S4_1;
	pin W5 = VCCO2;
	pin W6 = NC;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = IOB_S6_2;
	pin W12 = IOB_S21_3;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = NC;
	pin W16 = GND;
	pin W17 = NC;
	pin W18 = NC;
	pin W19 = GND;
	pin W20 = IOB_E55_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E55_0;
	pin Y1 = IOB_W2_0;
	pin Y2 = IOB_W2_1;
	pin Y3 = IOB_S19_1;
	pin Y4 = IOB_S4_0;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = IOB_S5_3;
	pin Y8 = NC;
	pin Y9 = IOB_S6_1;
	pin Y10 = NC;
	pin Y11 = IOB_S20_1;
	pin Y12 = IOB_S21_2;
	pin Y13 = IOB_S21_1;
	pin Y14 = NC;
	pin Y15 = IOB_S34_3;
	pin Y16 = NC;
	pin Y17 = IOB_S35_3;
	pin Y18 = NC;
	pin Y19 = IOB_S38_3;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S41_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S2_1;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S2_3;
	pin AA5 = GND;
	pin AA6 = IOB_S5_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S19_3;
	pin AA9 = GND;
	pin AA10 = IOB_S7_3;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S20_3;
	pin AA13 = GND;
	pin AA14 = IOB_S35_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S22_1;
	pin AA17 = GND;
	pin AA18 = IOB_S37_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S40_3;
	pin AA21 = IOB_S41_1;
	pin AA22 = IOB_S41_2;
	pin AB1 = GND;
	pin AB2 = IOB_S2_0;
	pin AB3 = IOB_S19_0;
	pin AB4 = IOB_S2_2;
	pin AB5 = NC;
	pin AB6 = IOB_S5_0;
	pin AB7 = IOB_S5_2;
	pin AB8 = IOB_S19_2;
	pin AB9 = IOB_S6_0;
	pin AB10 = IOB_S7_2;
	pin AB11 = IOB_S20_0;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S21_0;
	pin AB14 = IOB_S35_0;
	pin AB15 = IOB_S34_2;
	pin AB16 = IOB_S22_0;
	pin AB17 = IOB_S35_2;
	pin AB18 = IOB_S37_0;
	pin AB19 = IOB_S38_2;
	pin AB20 = IOB_S40_2;
	pin AB21 = IOB_S41_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx75-fgg676 xc6slx75l-fgg676
bond BOND27 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N2_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_0;
	pin A9 = IOB_N6_0;
	pin A10 = IOB_N7_2;
	pin A11 = IOB_N19_2;
	pin A12 = IOB_N19_0;
	pin A13 = IOB_N20_2;
	pin A14 = IOB_N20_0;
	pin A15 = IOB_N21_0;
	pin A16 = IOB_N22_2;
	pin A17 = IOB_N35_0;
	pin A18 = IOB_N38_0;
	pin A19 = IOB_N40_2;
	pin A20 = IOB_N40_0;
	pin A21 = IOB_N41_2;
	pin A22 = IOB_N41_0;
	pin A23 = IOB_E189_0;
	pin A24 = TDO;
	pin A25 = IOB_E166_0;
	pin A26 = GND;
	pin B1 = IOB_W186_0;
	pin B2 = IOB_W186_1;
	pin B3 = VCCO0;
	pin B4 = IOB_N2_3;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_1;
	pin B9 = GND;
	pin B10 = IOB_N7_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_1;
	pin B13 = GND;
	pin B14 = IOB_N20_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N22_3;
	pin B17 = GND;
	pin B18 = IOB_N38_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N40_1;
	pin B21 = GND;
	pin B22 = IOB_N41_1;
	pin B23 = IOB_E189_1;
	pin B24 = IOB_E166_1;
	pin B25 = IOB_E164_1;
	pin B26 = IOB_E164_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_W190_0;
	pin C4 = IOB_W190_1;
	pin C5 = IOB_N2_1;
	pin C6 = IOB_N6_2;
	pin C7 = IOB_N4_1;
	pin C8 = NC;
	pin C9 = IOB_N6_1;
	pin C10 = NC;
	pin C11 = IOB_N19_3;
	pin C12 = NC;
	pin C13 = IOB_N20_3;
	pin C14 = IOB_N21_2;
	pin C15 = IOB_N21_1;
	pin C16 = NC;
	pin C17 = IOB_N35_1;
	pin C18 = IOB_N37_0;
	pin C19 = IOB_N40_3;
	pin C20 = IOB_N38_2;
	pin C21 = IOB_N41_3;
	pin C22 = VCCO0;
	pin C23 = TMS;
	pin C24 = IOB_E186_0;
	pin C25 = IOB_E165_1;
	pin C26 = IOB_E165_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N6_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = VCCO0;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N21_3;
	pin D15 = NC;
	pin D16 = NC;
	pin D17 = VCCO0;
	pin D18 = IOB_N37_1;
	pin D19 = NC;
	pin D20 = NC;
	pin D21 = IOB_N38_3;
	pin D22 = IOB_E184_0;
	pin D23 = IOB_E186_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W181_0;
	pin E4 = IOB_W181_1;
	pin E5 = IOB_W184_0;
	pin E6 = NC;
	pin E7 = GND;
	pin E8 = NC;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = IOB_N35_2;
	pin E17 = IOB_N34_2;
	pin E18 = NC;
	pin E19 = NC;
	pin E20 = NC;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E181_1;
	pin E24 = IOB_E181_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_W184_1;
	pin F6 = VCCAUX;
	pin F7 = IOB_N5_2;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = IOB_N35_3;
	pin F17 = IOB_N34_3;
	pin F18 = NC;
	pin F19 = GND;
	pin F20 = TDI;
	pin F21 = VCCAUX;
	pin F22 = IOB_E184_1;
	pin F23 = VCCO5;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W165_0;
	pin G4 = IOB_W165_1;
	pin G5 = IOB_W182_0;
	pin G6 = IOB_W182_1;
	pin G7 = IOB_W188_0;
	pin G8 = IOB_N5_3;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = VCCAUX;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = VCCO0;
	pin G19 = IOB_E167_0;
	pin G20 = IOB_E188_1;
	pin G21 = IOB_E188_0;
	pin G22 = IOB_E182_0;
	pin G23 = IOB_E180_1;
	pin G24 = IOB_E180_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W167_0;
	pin H6 = IOB_W167_1;
	pin H7 = IOB_W164_0;
	pin H8 = IOB_W188_1;
	pin H9 = NC;
	pin H10 = NC;
	pin H11 = GND;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = VCCO0;
	pin H15 = IOB_N37_2;
	pin H16 = NC;
	pin H17 = NC;
	pin H18 = IOB_E167_1;
	pin H19 = IOB_E127_1;
	pin H20 = IOB_E183_1;
	pin H21 = IOB_E183_0;
	pin H22 = IOB_E182_1;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W163_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W164_1;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = IOB_W180_1;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = NC;
	pin J15 = IOB_N37_3;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E127_0;
	pin J21 = VCCO5;
	pin J22 = IOB_E162_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W163_1;
	pin K6 = IOB_W162_0;
	pin K7 = IOB_W162_1;
	pin K8 = IOB_W132_1;
	pin K9 = IOB_W180_0;
	pin K10 = IOB_W166_1;
	pin K11 = VCCINT;
	pin K12 = NC;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E119_0;
	pin K19 = IOB_E126_0;
	pin K20 = IOB_E163_1;
	pin K21 = IOB_E163_0;
	pin K22 = IOB_E162_1;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W122_0;
	pin L4 = IOB_W122_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W127_0;
	pin L7 = IOB_W127_1;
	pin L8 = IOB_W132_0;
	pin L9 = IOB_W166_0;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E119_1;
	pin L18 = IOB_E117_0;
	pin L19 = IOB_E126_1;
	pin L20 = IOB_E132_1;
	pin L21 = IOB_E132_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W124_0;
	pin M5 = GND;
	pin M6 = IOB_W124_1;
	pin M7 = VCCO3;
	pin M8 = IOB_W120_0;
	pin M9 = IOB_W120_1;
	pin M10 = IOB_W118_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E103_1;
	pin M19 = IOB_E117_1;
	pin M20 = VCCO1;
	pin M21 = IOB_E99_0;
	pin M22 = GND;
	pin M23 = IOB_E120_1;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W119_0;
	pin N4 = IOB_W119_1;
	pin N5 = IOB_W117_0;
	pin N6 = IOB_W102_0;
	pin N7 = IOB_W102_1;
	pin N8 = IOB_W98_1;
	pin N9 = IOB_W118_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E101_1;
	pin N18 = IOB_E101_0;
	pin N19 = IOB_E103_0;
	pin N20 = IOB_E99_1;
	pin N21 = IOB_E122_0;
	pin N22 = IOB_E102_1;
	pin N23 = IOB_E102_0;
	pin N24 = IOB_E120_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W100_0;
	pin P7 = IOB_W100_1;
	pin P8 = IOB_W98_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W116_1;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E64_1;
	pin P18 = IOB_E64_0;
	pin P19 = GND;
	pin P20 = IOB_E122_1;
	pin P21 = IOB_E98_1;
	pin P22 = IOB_E98_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E118_1;
	pin P25 = GND;
	pin P26 = IOB_E118_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W101_0;
	pin R4 = IOB_W101_1;
	pin R5 = IOB_W67_1;
	pin R6 = IOB_W68_0;
	pin R7 = IOB_W68_1;
	pin R8 = GND;
	pin R9 = IOB_W116_0;
	pin R10 = IOB_W61_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E59_1;
	pin R18 = IOB_E59_0;
	pin R19 = IOB_E61_0;
	pin R20 = IOB_E61_1;
	pin R21 = IOB_E66_0;
	pin R22 = IOB_E66_1;
	pin R23 = IOB_E100_1;
	pin R24 = IOB_E100_0;
	pin R25 = IOB_E116_1;
	pin R26 = IOB_E116_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W67_0;
	pin T5 = GND;
	pin T6 = IOB_W66_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W66_1;
	pin T9 = IOB_W61_0;
	pin T10 = IOB_W56_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_E55_1;
	pin T19 = IOB_E55_0;
	pin T20 = IOB_E46_1;
	pin T21 = GND;
	pin T22 = IOB_E56_1;
	pin T23 = IOB_E68_1;
	pin T24 = IOB_E87_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E87_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W64_0;
	pin U4 = IOB_W64_1;
	pin U5 = IOB_W55_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W53_0;
	pin U8 = IOB_W53_1;
	pin U9 = IOB_W56_0;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = NC;
	pin U13 = NC;
	pin U14 = VCCAUX;
	pin U15 = NC;
	pin U16 = VCCINT;
	pin U17 = IOB_E50_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E46_0;
	pin U21 = IOB_E53_1;
	pin U22 = IOB_E53_0;
	pin U23 = IOB_E56_0;
	pin U24 = IOB_E68_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W55_0;
	pin V6 = IOB_W39_0;
	pin V7 = IOB_W39_1;
	pin V8 = IOB_W43_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_W48_0;
	pin V11 = NC;
	pin V12 = IOB_S19_3;
	pin V13 = NC;
	pin V14 = NC;
	pin V15 = NC;
	pin V16 = NC;
	pin V17 = IOB_E50_0;
	pin V18 = IOB_E41_1;
	pin V19 = IOB_E41_0;
	pin V20 = IOB_E32_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E30_1;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W50_1;
	pin W6 = VCCO3;
	pin W7 = IOB_W34_0;
	pin W8 = IOB_W34_1;
	pin W9 = IOB_W43_1;
	pin W10 = IOB_W48_1;
	pin W11 = NC;
	pin W12 = IOB_S19_2;
	pin W13 = NC;
	pin W14 = NC;
	pin W15 = GND;
	pin W16 = NC;
	pin W17 = NC;
	pin W18 = IOB_E37_1;
	pin W19 = IOB_E37_0;
	pin W20 = GND;
	pin W21 = VCCBATT;
	pin W22 = IOB_E30_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E93_1;
	pin W26 = IOB_E93_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W50_0;
	pin Y6 = IOB_W16_0;
	pin Y7 = GND;
	pin Y8 = IOB_W21_0;
	pin Y9 = IOB_W21_1;
	pin Y10 = NC;
	pin Y11 = GND;
	pin Y12 = VCCO2;
	pin Y13 = NC;
	pin Y14 = NC;
	pin Y15 = IOB_S22_1;
	pin Y16 = NC;
	pin Y17 = VCCO2;
	pin Y18 = NC;
	pin Y19 = VCCAUX;
	pin Y20 = IOB_E27_1;
	pin Y21 = IOB_E27_0;
	pin Y22 = IOB_E25_1;
	pin Y23 = GND;
	pin Y24 = IOB_E84_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E84_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W46_0;
	pin AA4 = IOB_W46_1;
	pin AA5 = IOB_W37_1;
	pin AA6 = VCCAUX;
	pin AA7 = IOB_W16_1;
	pin AA8 = IOB_W9_1;
	pin AA9 = IOB_S4_3;
	pin AA10 = VCCAUX;
	pin AA11 = NC;
	pin AA12 = IOB_S7_3;
	pin AA13 = IOB_S19_1;
	pin AA14 = NC;
	pin AA15 = IOB_S22_0;
	pin AA16 = VCCAUX;
	pin AA17 = NC;
	pin AA18 = NC;
	pin AA19 = NC;
	pin AA20 = RFUSE;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E25_0;
	pin AA23 = IOB_E48_1;
	pin AA24 = IOB_E48_0;
	pin AA25 = IOB_E72_1;
	pin AA26 = IOB_E72_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W41_1;
	pin AB5 = IOB_W37_0;
	pin AB6 = IOB_W18_0;
	pin AB7 = IOB_W18_1;
	pin AB8 = IOB_W9_0;
	pin AB9 = IOB_S4_2;
	pin AB10 = NC;
	pin AB11 = NC;
	pin AB12 = GND;
	pin AB13 = IOB_S19_0;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S34_3;
	pin AB16 = GND;
	pin AB17 = IOB_S35_3;
	pin AB18 = NC;
	pin AB19 = VFS;
	pin AB20 = GND;
	pin AB21 = IOB_E34_1;
	pin AB22 = IOB_E34_0;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W41_0;
	pin AC4 = IOB_W7_1;
	pin AC5 = IOB_W23_1;
	pin AC6 = VCCO3;
	pin AC7 = IOB_W2_1;
	pin AC8 = GND;
	pin AC9 = NC;
	pin AC10 = VCCO2;
	pin AC11 = NC;
	pin AC12 = IOB_S7_2;
	pin AC13 = IOB_S20_3;
	pin AC14 = IOB_S34_2;
	pin AC15 = IOB_S35_1;
	pin AC16 = NC;
	pin AC17 = IOB_S35_2;
	pin AC18 = VCCO2;
	pin AC19 = NC;
	pin AC20 = NC;
	pin AC21 = VCCO2;
	pin AC22 = CMP_CS_B;
	pin AC23 = IOB_E43_1;
	pin AC24 = IOB_E43_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = IOB_W23_0;
	pin AD6 = IOB_S2_3;
	pin AD7 = IOB_W2_0;
	pin AD8 = IOB_S6_3;
	pin AD9 = NC;
	pin AD10 = IOB_S5_1;
	pin AD11 = NC;
	pin AD12 = IOB_S20_1;
	pin AD13 = IOB_S20_2;
	pin AD14 = IOB_S21_3;
	pin AD15 = IOB_S35_0;
	pin AD16 = IOB_S37_3;
	pin AD17 = NC;
	pin AD18 = IOB_S38_3;
	pin AD19 = NC;
	pin AD20 = IOB_S40_3;
	pin AD21 = NC;
	pin AD22 = IOB_S41_3;
	pin AD23 = SUSPEND;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_W5_1;
	pin AE4 = IOB_S1_3;
	pin AE5 = IOB_S2_1;
	pin AE6 = GND;
	pin AE7 = IOB_S4_1;
	pin AE8 = VCCO2;
	pin AE9 = IOB_S5_3;
	pin AE10 = GND;
	pin AE11 = IOB_S6_1;
	pin AE12 = VCCO2;
	pin AE13 = IOB_S21_1;
	pin AE14 = GND;
	pin AE15 = IOB_S37_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S38_1;
	pin AE18 = GND;
	pin AE19 = IOB_S40_1;
	pin AE20 = VCCO2;
	pin AE21 = IOB_S41_1;
	pin AE22 = GND;
	pin AE23 = IOB_E22_1;
	pin AE24 = IOB_E39_1;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = IOB_W5_0;
	pin AF3 = PROG_B;
	pin AF4 = IOB_S1_2;
	pin AF5 = IOB_S2_0;
	pin AF6 = IOB_S2_2;
	pin AF7 = IOB_S4_0;
	pin AF8 = IOB_S6_2;
	pin AF9 = IOB_S5_2;
	pin AF10 = IOB_S5_0;
	pin AF11 = IOB_S6_0;
	pin AF12 = IOB_S20_0;
	pin AF13 = IOB_S21_0;
	pin AF14 = IOB_S21_2;
	pin AF15 = IOB_S37_0;
	pin AF16 = IOB_S37_2;
	pin AF17 = IOB_S38_0;
	pin AF18 = IOB_S38_2;
	pin AF19 = IOB_S40_0;
	pin AF20 = IOB_S40_2;
	pin AF21 = IOB_S41_0;
	pin AF22 = IOB_S41_2;
	pin AF23 = DONE;
	pin AF24 = IOB_E22_0;
	pin AF25 = IOB_E39_0;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S5_2;
	vref IOB_S7_2;
	vref IOB_S35_0;
	vref IOB_S40_0;
	vref IOB_N1_2;
	vref IOB_N6_2;
	vref IOB_N22_2;
	vref IOB_N38_0;
}

// xc6slx100t-csg484
bond BOND28 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W159_0;
	pin A3 = IOB_W159_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_CLKN0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N52_0;
	pin A18 = IOB_N54_2;
	pin A19 = IOB_N54_0;
	pin A20 = IOB_E158_1;
	pin A21 = IOB_E158_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKP0;
	pin B11 = GND;
	pin B12 = GT123_CLKP0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N54_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N54_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W167_0;
	pin C5 = IOB_N2_3;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N52_1;
	pin C18 = IOB_N55_2;
	pin C19 = TCK;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W190_0;
	pin D4 = IOB_W167_1;
	pin D5 = IOB_N4_2;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N47_2;
	pin D18 = IOB_N55_3;
	pin D19 = IOB_N55_1;
	pin D20 = IOB_N55_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W190_1;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = IOB_N5_2;
	pin E9 = GT101_RREF;
	pin E10 = VCCO0;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = GND;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GT123_CLKN1;
	pin E15 = GT123_AVCC;
	pin E16 = IOB_N47_3;
	pin E17 = VCCO0;
	pin E18 = TMS;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W163_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W163_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N2_1;
	pin F8 = IOB_N5_0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N27_1;
	pin F11 = IOB_N27_0;
	pin F12 = IOB_N28_0;
	pin F13 = GND;
	pin F14 = GT123_CLKP1;
	pin F15 = GND;
	pin F16 = IOB_N46_0;
	pin F17 = TDI;
	pin F18 = VCCAUX;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W165_0;
	pin G5 = GND;
	pin G6 = IOB_W165_1;
	pin G7 = IOB_N4_1;
	pin G8 = IOB_N4_0;
	pin G9 = IOB_N5_1;
	pin G10 = IOB_N27_2;
	pin G11 = IOB_N28_2;
	pin G12 = IOB_N28_1;
	pin G13 = VCCO0;
	pin G14 = GND;
	pin G15 = IOB_N46_2;
	pin G16 = IOB_N46_1;
	pin G17 = IOB_E189_1;
	pin G18 = GND;
	pin G19 = IOB_E189_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W166_0;
	pin H4 = IOB_W166_1;
	pin H5 = IOB_W164_0;
	pin H6 = IOB_W164_1;
	pin H7 = GND;
	pin H8 = VCCO0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N27_3;
	pin H11 = IOB_N28_3;
	pin H12 = IOB_N29_3;
	pin H13 = IOB_N29_2;
	pin H14 = IOB_N46_3;
	pin H15 = VCCAUX;
	pin H16 = TDO;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W162_0;
	pin J7 = IOB_W162_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E159_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W120_1;
	pin K6 = IOB_W124_0;
	pin K7 = IOB_W139_0;
	pin K8 = IOB_W139_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E148_0;
	pin K17 = IOB_E159_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W124_1;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E148_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_0;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W118_0;
	pin M7 = IOB_W133_0;
	pin M8 = IOB_W133_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E151_0;
	pin M17 = IOB_E99_1;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W118_1;
	pin N7 = IOB_W127_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E126_1;
	pin N15 = IOB_E126_0;
	pin N16 = IOB_E151_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W53_0;
	pin P6 = IOB_W53_1;
	pin P7 = IOB_W127_1;
	pin P8 = IOB_W136_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = IOB_W50_0;
	pin R7 = VCCO3;
	pin R8 = IOB_W136_1;
	pin R9 = IOB_W56_1;
	pin R10 = VCCAUX;
	pin R11 = VCCAUX;
	pin R12 = IOB_E59_1;
	pin R13 = IOB_E59_0;
	pin R14 = VCCBATT;
	pin R15 = VCCO1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W50_1;
	pin T8 = IOB_W56_0;
	pin T9 = VCCO3;
	pin T10 = IOB_W68_0;
	pin T11 = IOB_W68_1;
	pin T12 = IOB_E55_1;
	pin T13 = IOB_E55_0;
	pin T14 = IOB_S41_1;
	pin T15 = IOB_E37_1;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W16_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W55_0;
	pin U9 = IOB_W55_1;
	pin U10 = IOB_W25_0;
	pin U11 = VCCAUX;
	pin U12 = CMP_CS_B;
	pin U13 = IOB_S41_0;
	pin U14 = VCCO2;
	pin U15 = IOB_S46_3;
	pin U16 = DONE;
	pin U17 = VCCAUX;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W16_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S9_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S13_1;
	pin V10 = GND;
	pin V11 = IOB_W25_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S47_1;
	pin V14 = GND;
	pin V15 = IOB_S46_2;
	pin V16 = GND;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W23_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = IOB_S9_0;
	pin W9 = IOB_S13_3;
	pin W10 = IOB_S13_0;
	pin W11 = IOB_S28_3;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S47_0;
	pin W14 = IOB_S44_1;
	pin W15 = IOB_S46_1;
	pin W16 = VCCO2;
	pin W17 = IOB_S55_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E56_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E56_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W23_0;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S13_2;
	pin Y9 = IOB_S10_1;
	pin Y10 = IOB_S28_2;
	pin Y11 = IOB_S27_3;
	pin Y12 = IOB_S14_0;
	pin Y13 = IOB_S14_3;
	pin Y14 = IOB_S44_0;
	pin Y15 = IOB_S52_3;
	pin Y16 = IOB_S46_0;
	pin Y17 = IOB_S54_3;
	pin Y18 = IOB_S55_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E48_1;
	pin Y22 = IOB_E48_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S2_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S9_3;
	pin AA9 = GND;
	pin AA10 = IOB_S27_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S28_1;
	pin AA13 = GND;
	pin AA14 = IOB_S44_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S54_1;
	pin AA17 = GND;
	pin AA18 = IOB_S55_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E68_1;
	pin AA22 = IOB_E68_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_2;
	pin AB6 = IOB_S2_0;
	pin AB7 = IOB_S2_2;
	pin AB8 = IOB_S9_2;
	pin AB9 = IOB_S10_0;
	pin AB10 = IOB_S27_0;
	pin AB11 = IOB_S27_2;
	pin AB12 = IOB_S28_0;
	pin AB13 = IOB_S14_2;
	pin AB14 = IOB_S44_2;
	pin AB15 = IOB_S52_2;
	pin AB16 = IOB_S54_0;
	pin AB17 = IOB_S54_2;
	pin AB18 = IOB_S55_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100t-fgg484
bond BOND29 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N4_0;
	pin A4 = IOB_N5_2;
	pin A5 = IOB_N7_2;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = GT123_CLKP0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N46_0;
	pin A18 = IOB_N54_2;
	pin A19 = IOB_N54_0;
	pin A20 = IOB_N55_2;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W190_0;
	pin B2 = IOB_N2_1;
	pin B3 = IOB_N4_1;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = GT123_CLKN0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N54_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N55_3;
	pin B21 = IOB_E166_1;
	pin B22 = IOB_E166_0;
	pin C1 = IOB_W190_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N5_3;
	pin C5 = IOB_N7_3;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N46_1;
	pin C18 = IOB_N55_0;
	pin C19 = IOB_N54_1;
	pin C20 = IOB_E148_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E148_0;
	pin D1 = IOB_W136_0;
	pin D2 = IOB_W136_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N2_3;
	pin D5 = IOB_N2_2;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = GND;
	pin D17 = IOB_N55_1;
	pin D18 = IOB_N52_1;
	pin D19 = IOB_N52_0;
	pin D20 = TMS;
	pin D21 = IOB_E126_1;
	pin D22 = IOB_E126_0;
	pin E1 = IOB_W122_0;
	pin E2 = GND;
	pin E3 = IOB_W122_1;
	pin E4 = IOB_W139_0;
	pin E5 = IOB_N4_3;
	pin E6 = IOB_N4_2;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = GT123_AVCC;
	pin E11 = GND;
	pin E12 = GT123_CLKP1;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N28_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E119_1;
	pin E21 = GND;
	pin E22 = IOB_E119_0;
	pin F1 = IOB_W120_0;
	pin F2 = IOB_W120_1;
	pin F3 = IOB_W139_1;
	pin F4 = VCCO3;
	pin F5 = IOB_W188_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_1;
	pin F8 = IOB_N5_0;
	pin F9 = IOB_N26_2;
	pin F10 = IOB_N27_2;
	pin F11 = VCCAUX;
	pin F12 = GT123_CLKN1;
	pin F13 = GND;
	pin F14 = IOB_N28_3;
	pin F15 = IOB_N28_2;
	pin F16 = IOB_N28_0;
	pin F17 = IOB_N47_2;
	pin F18 = IOB_E189_1;
	pin F19 = IOB_E189_0;
	pin F20 = IOB_E124_0;
	pin F21 = IOB_E120_1;
	pin F22 = IOB_E120_0;
	pin G1 = IOB_W119_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W119_1;
	pin G4 = IOB_W133_0;
	pin G5 = GND;
	pin G6 = IOB_W188_0;
	pin G7 = IOB_W184_0;
	pin G8 = IOB_N26_3;
	pin G9 = IOB_N27_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N27_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N29_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N46_2;
	pin G16 = IOB_N47_3;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E124_1;
	pin G20 = IOB_E116_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E116_0;
	pin H1 = IOB_W117_0;
	pin H2 = IOB_W117_1;
	pin H3 = IOB_W118_0;
	pin H4 = IOB_W133_1;
	pin H5 = IOB_W124_0;
	pin H6 = IOB_W184_1;
	pin H7 = GND;
	pin H8 = IOB_W186_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N26_1;
	pin H11 = IOB_N26_0;
	pin H12 = IOB_N27_1;
	pin H13 = IOB_N29_3;
	pin H14 = IOB_N46_3;
	pin H15 = VCCAUX;
	pin H16 = IOB_E167_1;
	pin H17 = IOB_E167_0;
	pin H18 = IOB_E122_1;
	pin H19 = IOB_E122_0;
	pin H20 = IOB_E118_0;
	pin H21 = IOB_E102_1;
	pin H22 = IOB_E102_0;
	pin J1 = IOB_W103_0;
	pin J2 = GND;
	pin J3 = IOB_W103_1;
	pin J4 = IOB_W118_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W124_1;
	pin J7 = IOB_W186_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E151_1;
	pin J17 = IOB_E151_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E118_1;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W102_0;
	pin K2 = IOB_W102_1;
	pin K3 = IOB_W101_0;
	pin K4 = IOB_W101_1;
	pin K5 = IOB_W116_0;
	pin K6 = IOB_W116_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_0;
	pin K17 = IOB_E103_1;
	pin K18 = IOB_E117_0;
	pin K19 = IOB_E117_1;
	pin K20 = IOB_E101_1;
	pin K21 = IOB_E98_1;
	pin K22 = IOB_E98_0;
	pin L1 = IOB_W94_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W94_1;
	pin L4 = IOB_W99_0;
	pin L5 = GND;
	pin L6 = IOB_W100_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E145_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E103_0;
	pin L18 = GND;
	pin L19 = IOB_E101_0;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W93_0;
	pin M2 = IOB_W93_1;
	pin M3 = IOB_W99_1;
	pin M4 = IOB_W98_0;
	pin M5 = IOB_W98_1;
	pin M6 = IOB_W100_1;
	pin M7 = IOB_W68_1;
	pin M8 = IOB_W68_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E53_1;
	pin M18 = IOB_E53_0;
	pin M19 = IOB_E99_0;
	pin M20 = IOB_E99_1;
	pin M21 = IOB_E93_1;
	pin M22 = IOB_E93_0;
	pin N1 = IOB_W90_0;
	pin N2 = GND;
	pin N3 = IOB_W90_1;
	pin N4 = IOB_W95_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W53_1;
	pin N7 = IOB_W53_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E59_0;
	pin N16 = IOB_E55_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E95_0;
	pin N20 = IOB_E90_1;
	pin N21 = GND;
	pin N22 = IOB_E90_0;
	pin P1 = IOB_W87_0;
	pin P2 = IOB_W87_1;
	pin P3 = IOB_W95_1;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W56_1;
	pin P7 = IOB_W56_0;
	pin P8 = IOB_W2_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = IOB_E55_0;
	pin P17 = IOB_E30_1;
	pin P18 = IOB_E30_0;
	pin P19 = IOB_E68_1;
	pin P20 = IOB_E95_1;
	pin P21 = IOB_E87_1;
	pin P22 = IOB_E87_0;
	pin R1 = IOB_W84_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W84_1;
	pin R4 = IOB_W59_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W2_1;
	pin R8 = IOB_S5_2;
	pin R9 = IOB_S5_3;
	pin R10 = VCCAUX;
	pin R11 = IOB_S41_1;
	pin R12 = VCCAUX;
	pin R13 = IOB_S47_1;
	pin R14 = VCCINT;
	pin R15 = IOB_E32_1;
	pin R16 = IOB_E32_0;
	pin R17 = IOB_E27_1;
	pin R18 = GND;
	pin R19 = IOB_E68_0;
	pin R20 = IOB_E84_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E84_0;
	pin T1 = IOB_W81_0;
	pin T2 = IOB_W81_1;
	pin T3 = IOB_W59_1;
	pin T4 = IOB_W55_0;
	pin T5 = IOB_W16_0;
	pin T6 = IOB_W16_1;
	pin T7 = IOB_S2_1;
	pin T8 = IOB_S7_3;
	pin T9 = VCCO2;
	pin T10 = IOB_S12_1;
	pin T11 = IOB_S41_0;
	pin T12 = IOB_S28_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S47_0;
	pin T15 = IOB_S29_1;
	pin T16 = VCCBATT;
	pin T17 = IOB_E27_0;
	pin T18 = IOB_E25_0;
	pin T19 = IOB_E25_1;
	pin T20 = IOB_E56_0;
	pin T21 = IOB_E81_1;
	pin T22 = IOB_E81_0;
	pin U1 = IOB_W78_0;
	pin U2 = GND;
	pin U3 = IOB_W78_1;
	pin U4 = IOB_W55_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_0;
	pin U7 = GND;
	pin U8 = IOB_S7_2;
	pin U9 = IOB_S9_1;
	pin U10 = IOB_S12_0;
	pin U11 = VCCAUX;
	pin U12 = IOB_S28_2;
	pin U13 = IOB_S44_0;
	pin U14 = IOB_S44_1;
	pin U15 = IOB_S29_0;
	pin U16 = IOB_S54_1;
	pin U17 = VFS;
	pin U18 = VCCO1;
	pin U19 = IOB_E56_1;
	pin U20 = IOB_E78_1;
	pin U21 = GND;
	pin U22 = IOB_E78_0;
	pin V1 = IOB_W75_0;
	pin V2 = IOB_W75_1;
	pin V3 = IOB_W18_0;
	pin V4 = GND;
	pin V5 = IOB_W18_1;
	pin V6 = VCCAUX;
	pin V7 = IOB_S7_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S9_0;
	pin V10 = GND;
	pin V11 = IOB_S14_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S47_3;
	pin V14 = GND;
	pin V15 = IOB_S54_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S55_1;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E22_1;
	pin V20 = IOB_E22_0;
	pin V21 = IOB_E75_1;
	pin V22 = IOB_E75_0;
	pin W1 = IOB_W72_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W72_1;
	pin W4 = IOB_W5_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S5_1;
	pin W7 = GND;
	pin W8 = IOB_S7_0;
	pin W9 = IOB_S10_1;
	pin W10 = IOB_S13_1;
	pin W11 = IOB_S14_0;
	pin W12 = IOB_S26_1;
	pin W13 = IOB_S47_2;
	pin W14 = IOB_S42_1;
	pin W15 = IOB_S49_0;
	pin W16 = GND;
	pin W17 = IOB_S52_3;
	pin W18 = IOB_S55_0;
	pin W19 = GND;
	pin W20 = IOB_E72_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E72_0;
	pin Y1 = IOB_W69_0;
	pin Y2 = IOB_W69_1;
	pin Y3 = IOB_W5_0;
	pin Y4 = IOB_S1_3;
	pin Y5 = IOB_S4_1;
	pin Y6 = IOB_S5_0;
	pin Y7 = IOB_S10_3;
	pin Y8 = IOB_S10_0;
	pin Y9 = IOB_S13_3;
	pin Y10 = IOB_S13_0;
	pin Y11 = IOB_S27_1;
	pin Y12 = IOB_S26_0;
	pin Y13 = IOB_S28_1;
	pin Y14 = IOB_S42_0;
	pin Y15 = IOB_S41_3;
	pin Y16 = IOB_S49_1;
	pin Y17 = IOB_S44_3;
	pin Y18 = IOB_S52_2;
	pin Y19 = IOB_S46_3;
	pin Y20 = IOB_S55_3;
	pin Y21 = IOB_E69_1;
	pin Y22 = IOB_E69_0;
	pin AA1 = IOB_W23_0;
	pin AA2 = IOB_W23_1;
	pin AA3 = IOB_S1_2;
	pin AA4 = IOB_S2_3;
	pin AA5 = GND;
	pin AA6 = IOB_S9_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S12_3;
	pin AA9 = GND;
	pin AA10 = IOB_S14_3;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S27_3;
	pin AA13 = GND;
	pin AA14 = IOB_S52_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S42_3;
	pin AA17 = GND;
	pin AA18 = IOB_S46_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S54_3;
	pin AA21 = IOB_S55_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_2;
	pin AB5 = IOB_S4_0;
	pin AB6 = IOB_S9_2;
	pin AB7 = IOB_S10_2;
	pin AB8 = IOB_S12_2;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S14_2;
	pin AB11 = IOB_S27_0;
	pin AB12 = IOB_S27_2;
	pin AB13 = IOB_S28_0;
	pin AB14 = IOB_S52_0;
	pin AB15 = IOB_S41_2;
	pin AB16 = IOB_S42_2;
	pin AB17 = IOB_S44_2;
	pin AB18 = IOB_S46_0;
	pin AB19 = IOB_S46_2;
	pin AB20 = IOB_S54_2;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100t-fgg676
bond BOND30 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N9_2;
	pin A3 = IOB_N9_3;
	pin A4 = IOB_N13_0;
	pin A5 = IOB_N14_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = IOB_N28_2;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N28_0;
	pin A15 = GND;
	pin A16 = GT123_CLKN1;
	pin A17 = GND;
	pin A18 = GT123_TXN0;
	pin A19 = GT123_VTTX;
	pin A20 = GT123_TXN1;
	pin A21 = GND;
	pin A22 = IOB_N54_2;
	pin A23 = IOB_N55_2;
	pin A24 = TCK;
	pin A25 = IOB_E188_0;
	pin A26 = GND;
	pin B1 = IOB_W167_0;
	pin B2 = IOB_W167_1;
	pin B3 = IOB_N4_2;
	pin B4 = IOB_N13_1;
	pin B5 = IOB_N14_1;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GND;
	pin B10 = GT101_CLKP0;
	pin B11 = GT101_AVCCPLL0;
	pin B12 = IOB_N28_3;
	pin B13 = VCCO0;
	pin B14 = IOB_N28_1;
	pin B15 = GT123_AVCCPLL1;
	pin B16 = GT123_CLKP1;
	pin B17 = GND;
	pin B18 = GT123_TXP0;
	pin B19 = GND;
	pin B20 = GT123_TXP1;
	pin B21 = IOB_N51_2;
	pin B22 = IOB_N54_3;
	pin B23 = IOB_N55_3;
	pin B24 = IOB_E188_1;
	pin B25 = IOB_E165_1;
	pin B26 = IOB_E165_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_N4_3;
	pin C4 = VCCO0;
	pin C5 = IOB_N10_2;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GT101_AVCCPLL1;
	pin C13 = IOB_N27_1;
	pin C14 = GT123_AVCCPLL0;
	pin C15 = GT123_CLKN0;
	pin C16 = GT123_AVCC;
	pin C17 = GT123_RXN0;
	pin C18 = GND;
	pin C19 = GT123_RXN1;
	pin C20 = GND;
	pin C21 = IOB_N51_3;
	pin C22 = VCCO0;
	pin C23 = TDI;
	pin C24 = IOB_E184_0;
	pin C25 = IOB_E166_1;
	pin C26 = IOB_E166_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = IOB_N10_3;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GND;
	pin D13 = IOB_N27_2;
	pin D14 = GND;
	pin D15 = GT123_CLKP0;
	pin D16 = GND;
	pin D17 = GT123_RXP0;
	pin D18 = GT123_VTRX;
	pin D19 = GT123_RXP1;
	pin D20 = VCCAUX;
	pin D21 = IOB_N55_1;
	pin D22 = IOB_N55_0;
	pin D23 = IOB_E184_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W186_0;
	pin E4 = IOB_W186_1;
	pin E5 = IOB_N7_2;
	pin E6 = IOB_N7_3;
	pin E7 = GND;
	pin E8 = IOB_N9_0;
	pin E9 = GT101_RREF;
	pin E10 = IOB_N14_2;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = NC;
	pin E13 = IOB_N27_3;
	pin E14 = NC;
	pin E15 = GND;
	pin E16 = IOB_N46_2;
	pin E17 = VCCAUX;
	pin E18 = IOB_N47_2;
	pin E19 = GND;
	pin E20 = IOB_N49_2;
	pin E21 = VCCO0;
	pin E22 = GND;
	pin E23 = IOB_E180_1;
	pin E24 = IOB_E180_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_N4_0;
	pin F6 = IOB_N2_0;
	pin F7 = IOB_N2_1;
	pin F8 = VCCO0;
	pin F9 = IOB_N9_1;
	pin F10 = IOB_N14_3;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = VCCO0;
	pin F14 = NC;
	pin F15 = IOB_N46_0;
	pin F16 = IOB_N46_3;
	pin F17 = IOB_N47_0;
	pin F18 = IOB_N47_3;
	pin F19 = IOB_N54_0;
	pin F20 = IOB_N49_3;
	pin F21 = TMS;
	pin F22 = IOB_E182_1;
	pin F23 = IOB_E162_1;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W181_0;
	pin G4 = IOB_W181_1;
	pin G5 = VCCAUX;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N2_2;
	pin G9 = IOB_N7_0;
	pin G10 = IOB_N13_2;
	pin G11 = IOB_N26_2;
	pin G12 = NC;
	pin G13 = IOB_N26_0;
	pin G14 = GND;
	pin G15 = IOB_N46_1;
	pin G16 = IOB_N47_1;
	pin G17 = IOB_N49_0;
	pin G18 = VCCO0;
	pin G19 = IOB_N54_1;
	pin G20 = IOB_E189_0;
	pin G21 = TDO;
	pin G22 = VCCO5;
	pin G23 = IOB_E182_0;
	pin G24 = IOB_E162_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W190_0;
	pin H6 = IOB_W190_1;
	pin H7 = IOB_N1_3;
	pin H8 = IOB_N2_3;
	pin H9 = IOB_N7_1;
	pin H10 = IOB_N13_3;
	pin H11 = VCCO0;
	pin H12 = IOB_N26_1;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N41_2;
	pin H16 = VCCO0;
	pin H17 = IOB_N49_1;
	pin H18 = IOB_N52_1;
	pin H19 = IOB_N52_0;
	pin H20 = IOB_E189_1;
	pin H21 = IOB_E183_1;
	pin H22 = IOB_E183_0;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W165_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W182_0;
	pin J8 = GND;
	pin J9 = IOB_W182_1;
	pin J10 = VCCAUX;
	pin J11 = IOB_N26_3;
	pin J12 = IOB_N29_2;
	pin J13 = NC;
	pin J14 = VCCO0;
	pin J15 = IOB_N41_3;
	pin J16 = IOB_N44_1;
	pin J17 = IOB_N44_0;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E181_1;
	pin J21 = VCCO5;
	pin J22 = IOB_E181_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W165_1;
	pin K6 = IOB_W188_0;
	pin K7 = IOB_W188_1;
	pin K8 = IOB_W184_0;
	pin K9 = IOB_W184_1;
	pin K10 = IOB_W180_0;
	pin K11 = VCCINT;
	pin K12 = IOB_N29_3;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = VCCAUX;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E186_1;
	pin K19 = IOB_E186_0;
	pin K20 = IOB_E167_0;
	pin K21 = IOB_E164_1;
	pin K22 = IOB_E164_0;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W163_0;
	pin L4 = IOB_W163_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W166_0;
	pin L7 = IOB_W166_1;
	pin L8 = IOB_W162_0;
	pin L9 = IOB_W162_1;
	pin L10 = IOB_W180_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = VCCAUX;
	pin L19 = IOB_E167_1;
	pin L20 = IOB_E127_1;
	pin L21 = IOB_E127_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W132_1;
	pin M5 = GND;
	pin M6 = IOB_W164_0;
	pin M7 = VCCO4;
	pin M8 = IOB_W164_1;
	pin M9 = IOB_W127_0;
	pin M10 = IOB_W127_1;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCAUX;
	pin M18 = IOB_E163_1;
	pin M19 = IOB_E163_0;
	pin M20 = VCCO5;
	pin M21 = IOB_E132_1;
	pin M22 = GND;
	pin M23 = IOB_E132_0;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W132_0;
	pin N4 = IOB_W122_0;
	pin N5 = IOB_W122_1;
	pin N6 = IOB_W116_1;
	pin N7 = IOB_W118_0;
	pin N8 = IOB_W118_1;
	pin N9 = IOB_W124_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = IOB_E126_1;
	pin N18 = IOB_E126_0;
	pin N19 = IOB_E122_1;
	pin N20 = IOB_E122_0;
	pin N21 = IOB_E120_1;
	pin N22 = IOB_E120_0;
	pin N23 = IOB_E118_1;
	pin N24 = IOB_E118_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W116_0;
	pin P7 = GND;
	pin P8 = IOB_W120_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W124_1;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E119_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E119_0;
	pin P20 = GND;
	pin P21 = IOB_E116_1;
	pin P22 = IOB_E116_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E102_1;
	pin P25 = GND;
	pin P26 = IOB_E102_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W119_0;
	pin R4 = IOB_W119_1;
	pin R5 = IOB_W117_0;
	pin R6 = IOB_W98_0;
	pin R7 = IOB_W98_1;
	pin R8 = IOB_W100_1;
	pin R9 = IOB_W120_1;
	pin R10 = IOB_W102_1;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = IOB_E117_1;
	pin R19 = IOB_E117_0;
	pin R20 = IOB_E103_1;
	pin R21 = IOB_E103_0;
	pin R22 = VCCAUX;
	pin R23 = IOB_E101_1;
	pin R24 = IOB_E101_0;
	pin R25 = IOB_E98_1;
	pin R26 = IOB_E98_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W101_0;
	pin T5 = GND;
	pin T6 = IOB_W68_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W100_0;
	pin T9 = IOB_W102_0;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = IOB_E41_1;
	pin T20 = IOB_E41_0;
	pin T21 = GND;
	pin T22 = IOB_E100_1;
	pin T23 = IOB_E100_0;
	pin T24 = IOB_E93_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E93_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W23_0;
	pin U4 = IOB_W23_1;
	pin U5 = IOB_W101_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W68_1;
	pin U8 = IOB_W41_0;
	pin U9 = IOB_W41_1;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = VCCAUX;
	pin U13 = NC;
	pin U14 = VCCAUX;
	pin U15 = IOB_S42_3;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCAUX;
	pin U19 = IOB_E37_1;
	pin U20 = IOB_E37_0;
	pin U21 = IOB_E68_1;
	pin U22 = IOB_E68_0;
	pin U23 = IOB_E99_1;
	pin U24 = IOB_E99_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W39_1;
	pin V6 = IOB_W21_0;
	pin V7 = IOB_W21_1;
	pin V8 = GND;
	pin V9 = VCCAUX;
	pin V10 = IOB_S12_0;
	pin V11 = IOB_S12_1;
	pin V12 = NC;
	pin V13 = NC;
	pin V14 = NC;
	pin V15 = NC;
	pin V16 = IOB_S42_2;
	pin V17 = VCCAUX;
	pin V18 = IOB_S47_1;
	pin V19 = RFUSE;
	pin V20 = IOB_E34_1;
	pin V21 = IOB_E34_0;
	pin V22 = VCCBATT;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W39_0;
	pin W6 = VCCO3;
	pin W7 = IOB_S4_0;
	pin W8 = IOB_S4_1;
	pin W9 = IOB_S9_0;
	pin W10 = IOB_S9_1;
	pin W11 = VCCO2;
	pin W12 = NC;
	pin W13 = VCCAUX;
	pin W14 = IOB_S26_1;
	pin W15 = VCCO2;
	pin W16 = IOB_S41_3;
	pin W17 = IOB_S46_1;
	pin W18 = IOB_S46_0;
	pin W19 = IOB_S47_0;
	pin W20 = IOB_S54_1;
	pin W21 = VCCO1;
	pin W22 = VFS;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E87_1;
	pin W26 = IOB_E87_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W16_0;
	pin Y6 = IOB_W16_1;
	pin Y7 = GND;
	pin Y8 = VCCO2;
	pin Y9 = IOB_S7_1;
	pin Y10 = GND;
	pin Y11 = IOB_S14_3;
	pin Y12 = IOB_S26_3;
	pin Y13 = IOB_S26_0;
	pin Y14 = GND;
	pin Y15 = NC;
	pin Y16 = IOB_S41_2;
	pin Y17 = IOB_S44_1;
	pin Y18 = VCCO2;
	pin Y19 = CMP_CS_B;
	pin Y20 = IOB_S54_0;
	pin Y21 = IOB_S55_1;
	pin Y22 = SUSPEND;
	pin Y23 = GND;
	pin Y24 = IOB_E72_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E72_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W5_0;
	pin AA4 = IOB_W5_1;
	pin AA5 = VCCAUX;
	pin AA6 = IOB_S2_0;
	pin AA7 = IOB_S2_1;
	pin AA8 = IOB_S7_0;
	pin AA9 = IOB_S10_3;
	pin AA10 = IOB_S10_1;
	pin AA11 = IOB_S14_2;
	pin AA12 = IOB_S26_2;
	pin AA13 = NC;
	pin AA14 = VCCO2;
	pin AA15 = IOB_S29_1;
	pin AA16 = NC;
	pin AA17 = IOB_S44_0;
	pin AA18 = IOB_S41_1;
	pin AA19 = IOB_S42_1;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S44_3;
	pin AA22 = IOB_S55_0;
	pin AA23 = IOB_E39_1;
	pin AA24 = IOB_E39_0;
	pin AA25 = IOB_E84_1;
	pin AA26 = IOB_E84_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W18_1;
	pin AB5 = IOB_W2_1;
	pin AB6 = VCCO2;
	pin AB7 = IOB_S5_3;
	pin AB8 = VCCAUX;
	pin AB9 = IOB_S10_2;
	pin AB10 = GT245_RREF;
	pin AB11 = IOB_S10_0;
	pin AB12 = GT245_AVTTRCAL;
	pin AB13 = NC;
	pin AB14 = IOB_S28_1;
	pin AB15 = IOB_S29_0;
	pin AB16 = GND;
	pin AB17 = IOB_S41_0;
	pin AB18 = VCCAUX;
	pin AB19 = IOB_S42_0;
	pin AB20 = GND;
	pin AB21 = IOB_S44_2;
	pin AB22 = IOB_S52_3;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W18_0;
	pin AC4 = IOB_W2_0;
	pin AC5 = IOB_S4_3;
	pin AC6 = IOB_S5_2;
	pin AC7 = VCCAUX;
	pin AC8 = GT245_RXP0;
	pin AC9 = GT245_VTRX;
	pin AC10 = GT245_RXP1;
	pin AC11 = GND;
	pin AC12 = GT245_CLKP1;
	pin AC13 = GND;
	pin AC14 = IOB_S28_0;
	pin AC15 = GND;
	pin AC16 = GT267_CLKP0;
	pin AC17 = GND;
	pin AC18 = GT267_RXP0;
	pin AC19 = GT267_VTRX;
	pin AC20 = GT267_RXP1;
	pin AC21 = VCCAUX;
	pin AC22 = IOB_S52_2;
	pin AC23 = IOB_E22_1;
	pin AC24 = IOB_E22_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_S2_3;
	pin AD5 = IOB_S4_2;
	pin AD6 = IOB_S9_3;
	pin AD7 = GND;
	pin AD8 = GT245_RXN0;
	pin AD9 = GND;
	pin AD10 = GT245_RXN1;
	pin AD11 = GT245_AVCC;
	pin AD12 = GT245_CLKN1;
	pin AD13 = GT245_AVCCPLL1;
	pin AD14 = IOB_S27_1;
	pin AD15 = GT267_AVCCPLL0;
	pin AD16 = GT267_CLKN0;
	pin AD17 = GT267_AVCC;
	pin AD18 = GT267_RXN0;
	pin AD19 = GND;
	pin AD20 = GT267_RXN1;
	pin AD21 = GND;
	pin AD22 = IOB_S46_3;
	pin AD23 = IOB_S54_3;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_S1_3;
	pin AE4 = VCCO2;
	pin AE5 = IOB_S7_3;
	pin AE6 = GND;
	pin AE7 = GT245_TXP0;
	pin AE8 = GND;
	pin AE9 = GT245_TXP1;
	pin AE10 = GND;
	pin AE11 = GT245_CLKP0;
	pin AE12 = GT245_AVCCPLL0;
	pin AE13 = IOB_S27_3;
	pin AE14 = VCCO2;
	pin AE15 = IOB_S28_3;
	pin AE16 = GT267_AVCCPLL1;
	pin AE17 = GT267_CLKP1;
	pin AE18 = GND;
	pin AE19 = GT267_TXP0;
	pin AE20 = GND;
	pin AE21 = GT267_TXP1;
	pin AE22 = GND;
	pin AE23 = VCCO2;
	pin AE24 = IOB_S55_3;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = PROG_B;
	pin AF3 = IOB_S1_2;
	pin AF4 = IOB_S2_2;
	pin AF5 = IOB_S7_2;
	pin AF6 = IOB_S9_2;
	pin AF7 = GT245_TXN0;
	pin AF8 = GT245_VTTX;
	pin AF9 = GT245_TXN1;
	pin AF10 = GND;
	pin AF11 = GT245_CLKN0;
	pin AF12 = GND;
	pin AF13 = IOB_S27_2;
	pin AF14 = IOB_S27_0;
	pin AF15 = IOB_S28_2;
	pin AF16 = GND;
	pin AF17 = GT267_CLKN1;
	pin AF18 = GND;
	pin AF19 = GT267_TXN0;
	pin AF20 = GT267_VTTX;
	pin AF21 = GT267_TXN1;
	pin AF22 = IOB_S46_2;
	pin AF23 = IOB_S54_2;
	pin AF24 = IOB_S55_2;
	pin AF25 = DONE;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100t-fgg900
bond BOND31 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_W183_0;
	pin A3 = IOB_W180_0;
	pin A4 = IOB_W184_0;
	pin A5 = IOB_W188_0;
	pin A6 = IOB_N7_2;
	pin A7 = IOB_N10_2;
	pin A8 = GND;
	pin A9 = GT101_TXN0;
	pin A10 = GT101_VTTX;
	pin A11 = GT101_TXN1;
	pin A12 = GND;
	pin A13 = GT101_CLKN0;
	pin A14 = GND;
	pin A15 = IOB_N27_0;
	pin A16 = IOB_N28_2;
	pin A17 = IOB_N29_2;
	pin A18 = GND;
	pin A19 = GT123_CLKN1;
	pin A20 = GND;
	pin A21 = GT123_TXN0;
	pin A22 = GT123_VTTX;
	pin A23 = GT123_TXN1;
	pin A24 = GND;
	pin A25 = IOB_N54_2;
	pin A26 = IOB_E186_0;
	pin A27 = IOB_E183_0;
	pin A28 = IOB_E188_1;
	pin A29 = IOB_E188_0;
	pin A30 = GND;
	pin B1 = IOB_W162_0;
	pin B2 = IOB_W183_1;
	pin B3 = IOB_W180_1;
	pin B4 = VCCO4;
	pin B5 = IOB_W188_1;
	pin B6 = IOB_N7_3;
	pin B7 = IOB_N10_3;
	pin B8 = GND;
	pin B9 = GT101_TXP0;
	pin B10 = GND;
	pin B11 = GT101_TXP1;
	pin B12 = GND;
	pin B13 = GT101_CLKP0;
	pin B14 = GT101_AVCCPLL0;
	pin B15 = IOB_N27_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N29_3;
	pin B18 = GT123_AVCCPLL1;
	pin B19 = GT123_CLKP1;
	pin B20 = GND;
	pin B21 = GT123_TXP0;
	pin B22 = GND;
	pin B23 = GT123_TXP1;
	pin B24 = GND;
	pin B25 = IOB_N54_3;
	pin B26 = GND;
	pin B27 = IOB_E183_1;
	pin B28 = VCCO5;
	pin B29 = IOB_E184_1;
	pin B30 = IOB_E184_0;
	pin C1 = IOB_W162_1;
	pin C2 = VCCO4;
	pin C3 = GND;
	pin C4 = IOB_W184_1;
	pin C5 = IOB_W182_0;
	pin C6 = IOB_N4_2;
	pin C7 = VCCO0;
	pin C8 = NC;
	pin C9 = GND;
	pin C10 = GT101_RXN0;
	pin C11 = GND;
	pin C12 = GT101_RXN1;
	pin C13 = GT101_AVCC;
	pin C14 = GT101_CLKN1;
	pin C15 = GT101_AVCCPLL1;
	pin C16 = IOB_N28_3;
	pin C17 = GT123_AVCCPLL0;
	pin C18 = GT123_CLKN0;
	pin C19 = GT123_AVCC;
	pin C20 = GT123_RXN0;
	pin C21 = GND;
	pin C22 = GT123_RXN1;
	pin C23 = GND;
	pin C24 = IOB_N54_0;
	pin C25 = VCCO0;
	pin C26 = IOB_E186_1;
	pin C27 = IOB_E167_0;
	pin C28 = GND;
	pin C29 = IOB_E180_1;
	pin C30 = IOB_E180_0;
	pin D1 = IOB_W167_0;
	pin D2 = IOB_W167_1;
	pin D3 = IOB_W166_0;
	pin D4 = IOB_W166_1;
	pin D5 = IOB_W182_1;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N5_2;
	pin D8 = NC;
	pin D9 = VCCAUX;
	pin D10 = GT101_RXP0;
	pin D11 = GT101_VTRX;
	pin D12 = GT101_RXP1;
	pin D13 = GND;
	pin D14 = GT101_CLKP1;
	pin D15 = GND;
	pin D16 = IOB_N28_0;
	pin D17 = GND;
	pin D18 = GT123_CLKP0;
	pin D19 = GND;
	pin D20 = GT123_RXP0;
	pin D21 = GT123_VTRX;
	pin D22 = GT123_RXP1;
	pin D23 = VCCAUX;
	pin D24 = IOB_N54_1;
	pin D25 = IOB_N55_0;
	pin D26 = IOB_E181_0;
	pin D27 = IOB_E167_1;
	pin D28 = IOB_E166_1;
	pin D29 = VCCO5;
	pin D30 = IOB_E166_0;
	pin E1 = IOB_W165_0;
	pin E2 = GND;
	pin E3 = IOB_W165_1;
	pin E4 = IOB_W164_0;
	pin E5 = IOB_W164_1;
	pin E6 = IOB_N2_2;
	pin E7 = IOB_N5_3;
	pin E8 = IOB_N9_2;
	pin E9 = NC;
	pin E10 = GND;
	pin E11 = NC;
	pin E12 = GT101_RREF;
	pin E13 = NC;
	pin E14 = GT101_AVTTRCAL;
	pin E15 = IOB_N26_0;
	pin E16 = IOB_N28_1;
	pin E17 = NC;
	pin E18 = GND;
	pin E19 = IOB_N46_2;
	pin E20 = GND;
	pin E21 = NC;
	pin E22 = GND;
	pin E23 = IOB_N51_0;
	pin E24 = IOB_N52_0;
	pin E25 = IOB_N55_1;
	pin E26 = IOB_E181_1;
	pin E27 = IOB_E165_1;
	pin E28 = IOB_E165_0;
	pin E29 = IOB_E164_1;
	pin E30 = IOB_E164_0;
	pin F1 = IOB_W163_0;
	pin F2 = IOB_W163_1;
	pin F3 = IOB_W181_0;
	pin F4 = IOB_W181_1;
	pin F5 = GND;
	pin F6 = IOB_N2_3;
	pin F7 = GND;
	pin F8 = IOB_N9_3;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = IOB_N26_1;
	pin F16 = VCCO0;
	pin F17 = NC;
	pin F18 = IOB_N42_0;
	pin F19 = IOB_N46_3;
	pin F20 = IOB_N49_2;
	pin F21 = NC;
	pin F22 = NC;
	pin F23 = IOB_N51_1;
	pin F24 = IOB_N52_1;
	pin F25 = IOB_E189_0;
	pin F26 = IOB_E182_1;
	pin F27 = IOB_E182_0;
	pin F28 = IOB_E157_1;
	pin F29 = GND;
	pin F30 = IOB_E157_0;
	pin G1 = IOB_W158_0;
	pin G2 = VCCO4;
	pin G3 = IOB_W158_1;
	pin G4 = IOB_W186_0;
	pin G5 = IOB_W186_1;
	pin G6 = VCCAUX;
	pin G7 = IOB_N4_0;
	pin G8 = VCCO0;
	pin G9 = IOB_N1_2;
	pin G10 = NC;
	pin G11 = IOB_N13_2;
	pin G12 = NC;
	pin G13 = VCCO0;
	pin G14 = NC;
	pin G15 = IOB_N27_2;
	pin G16 = IOB_N42_2;
	pin G17 = IOB_N41_0;
	pin G18 = IOB_N42_1;
	pin G19 = IOB_N47_2;
	pin G20 = IOB_N49_3;
	pin G21 = IOB_N52_2;
	pin G22 = NC;
	pin G23 = VCCO0;
	pin G24 = GND;
	pin G25 = IOB_E189_1;
	pin G26 = VCCO5;
	pin G27 = IOB_E158_1;
	pin G28 = IOB_E158_0;
	pin G29 = IOB_E151_1;
	pin G30 = IOB_E151_0;
	pin H1 = IOB_W157_0;
	pin H2 = IOB_W157_1;
	pin H3 = IOB_W148_0;
	pin H4 = IOB_W148_1;
	pin H5 = VCCO4;
	pin H6 = IOB_W190_0;
	pin H7 = IOB_N4_1;
	pin H8 = IOB_N2_0;
	pin H9 = IOB_N1_3;
	pin H10 = VCCO0;
	pin H11 = IOB_N13_3;
	pin H12 = IOB_N12_2;
	pin H13 = IOB_N12_0;
	pin H14 = IOB_N26_2;
	pin H15 = IOB_N27_3;
	pin H16 = IOB_N42_3;
	pin H17 = IOB_N41_1;
	pin H18 = IOB_N47_0;
	pin H19 = IOB_N47_3;
	pin H20 = VCCO0;
	pin H21 = IOB_N52_3;
	pin H22 = IOB_N55_2;
	pin H23 = TCK;
	pin H24 = VCCAUX;
	pin H25 = TDO;
	pin H26 = IOB_E163_1;
	pin H27 = IOB_E163_0;
	pin H28 = IOB_E148_1;
	pin H29 = VCCO5;
	pin H30 = IOB_E148_0;
	pin J1 = IOB_W151_0;
	pin J2 = GND;
	pin J3 = IOB_W151_1;
	pin J4 = IOB_W154_0;
	pin J5 = IOB_W154_1;
	pin J6 = IOB_W190_1;
	pin J7 = VCCAUX;
	pin J8 = IOB_N2_1;
	pin J9 = VCCAUX;
	pin J10 = IOB_N7_0;
	pin J11 = GND;
	pin J12 = IOB_N12_3;
	pin J13 = IOB_N12_1;
	pin J14 = IOB_N26_3;
	pin J15 = VCCAUX;
	pin J16 = GND;
	pin J17 = VCCO0;
	pin J18 = IOB_N47_1;
	pin J19 = IOB_N44_0;
	pin J20 = IOB_N49_0;
	pin J21 = GND;
	pin J22 = IOB_N55_3;
	pin J23 = VCCAUX;
	pin J24 = TDI;
	pin J25 = VCCO5;
	pin J26 = GND;
	pin J27 = IOB_E159_1;
	pin J28 = IOB_E159_0;
	pin J29 = IOB_E154_1;
	pin J30 = IOB_E154_0;
	pin K1 = IOB_W139_0;
	pin K2 = IOB_W139_1;
	pin K3 = IOB_W159_0;
	pin K4 = IOB_W159_1;
	pin K5 = GND;
	pin K6 = VCCO4;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = IOB_N7_1;
	pin K11 = IOB_N9_0;
	pin K12 = IOB_N10_0;
	pin K13 = VCCO0;
	pin K14 = IOB_N14_2;
	pin K15 = IOB_N14_0;
	pin K16 = GND;
	pin K17 = IOB_N41_2;
	pin K18 = GND;
	pin K19 = IOB_N44_1;
	pin K20 = IOB_N49_1;
	pin K21 = IOB_N51_2;
	pin K22 = GND;
	pin K23 = GND;
	pin K24 = VCCO5;
	pin K25 = TMS;
	pin K26 = IOB_E162_1;
	pin K27 = IOB_E162_0;
	pin K28 = IOB_E139_1;
	pin K29 = GND;
	pin K30 = IOB_E139_0;
	pin L1 = IOB_W136_0;
	pin L2 = VCCO4;
	pin L3 = IOB_W136_1;
	pin L4 = IOB_W142_0;
	pin L5 = IOB_W142_1;
	pin L6 = IOB_W132_0;
	pin L7 = IOB_W132_1;
	pin L8 = GND;
	pin L9 = VCCO0;
	pin L10 = IOB_N5_0;
	pin L11 = IOB_N9_1;
	pin L12 = IOB_N10_1;
	pin L13 = IOB_N13_0;
	pin L14 = IOB_N14_3;
	pin L15 = VCCO0;
	pin L16 = GND;
	pin L17 = IOB_N41_3;
	pin L18 = IOB_N44_2;
	pin L19 = IOB_N46_0;
	pin L20 = NC;
	pin L21 = IOB_N51_3;
	pin L22 = VCCAUX;
	pin L23 = GND;
	pin L24 = IOB_E127_1;
	pin L25 = IOB_E127_0;
	pin L26 = VCCO5;
	pin L27 = IOB_E145_1;
	pin L28 = IOB_E145_0;
	pin L29 = IOB_E142_1;
	pin L30 = IOB_E142_0;
	pin M1 = IOB_W133_0;
	pin M2 = IOB_W133_1;
	pin M3 = IOB_W145_0;
	pin M4 = IOB_W145_1;
	pin M5 = VCCO4;
	pin M6 = IOB_W127_0;
	pin M7 = IOB_W127_1;
	pin M8 = VCCO3;
	pin M9 = GND;
	pin M10 = IOB_N5_1;
	pin M11 = VCCAUX;
	pin M12 = GND;
	pin M13 = IOB_N13_1;
	pin M14 = VCCAUX;
	pin M15 = IOB_N14_1;
	pin M16 = GND;
	pin M17 = VCCO0;
	pin M18 = IOB_N44_3;
	pin M19 = IOB_N46_1;
	pin M20 = NC;
	pin M21 = VCCO0;
	pin M22 = GND;
	pin M23 = IOB_E126_1;
	pin M24 = IOB_E126_0;
	pin M25 = VCCAUX;
	pin M26 = IOB_E136_1;
	pin M27 = IOB_E136_0;
	pin M28 = IOB_E133_1;
	pin M29 = VCCO5;
	pin M30 = IOB_E133_0;
	pin N1 = IOB_W124_0;
	pin N2 = GND;
	pin N3 = IOB_W124_1;
	pin N4 = IOB_W120_0;
	pin N5 = IOB_W120_1;
	pin N6 = VCCAUX;
	pin N7 = IOB_W68_0;
	pin N8 = IOB_W68_1;
	pin N9 = IOB_W56_0;
	pin N10 = IOB_W56_1;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = GND;
	pin N23 = VCCO1;
	pin N24 = IOB_E132_1;
	pin N25 = IOB_E132_0;
	pin N26 = GND;
	pin N27 = IOB_E122_1;
	pin N28 = IOB_E122_0;
	pin N29 = IOB_E124_1;
	pin N30 = IOB_E124_0;
	pin P1 = IOB_W122_0;
	pin P2 = IOB_W122_1;
	pin P3 = IOB_W119_0;
	pin P4 = IOB_W119_1;
	pin P5 = GND;
	pin P6 = IOB_W126_0;
	pin P7 = IOB_W126_1;
	pin P8 = GND;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCCO1;
	pin P22 = IOB_E64_1;
	pin P23 = IOB_E64_0;
	pin P24 = IOB_E59_1;
	pin P25 = IOB_E59_0;
	pin P26 = IOB_E119_1;
	pin P27 = IOB_E119_0;
	pin P28 = IOB_E120_1;
	pin P29 = GND;
	pin P30 = IOB_E120_0;
	pin R1 = IOB_W118_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W118_1;
	pin R4 = IOB_W117_0;
	pin R5 = IOB_W117_1;
	pin R6 = IOB_W61_0;
	pin R7 = IOB_W61_1;
	pin R8 = VCCO3;
	pin R9 = GND;
	pin R10 = VCCAUX;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = IOB_E67_1;
	pin R22 = IOB_E67_0;
	pin R23 = VCCO1;
	pin R24 = IOB_E55_1;
	pin R25 = IOB_E55_0;
	pin R26 = VCCO1;
	pin R27 = IOB_E117_1;
	pin R28 = IOB_E117_0;
	pin R29 = IOB_E118_1;
	pin R30 = IOB_E118_0;
	pin T1 = IOB_W116_0;
	pin T2 = IOB_W116_1;
	pin T3 = IOB_W103_0;
	pin T4 = IOB_W103_1;
	pin T5 = VCCO3;
	pin T6 = IOB_W16_0;
	pin T7 = IOB_W16_1;
	pin T8 = IOB_W34_0;
	pin T9 = IOB_W34_1;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = VCCAUX;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = IOB_E50_1;
	pin T25 = IOB_E50_0;
	pin T26 = IOB_E116_1;
	pin T27 = IOB_E116_0;
	pin T28 = IOB_E103_1;
	pin T29 = VCCO1;
	pin T30 = IOB_E103_0;
	pin U1 = IOB_W102_0;
	pin U2 = GND;
	pin U3 = IOB_W102_1;
	pin U4 = IOB_W101_0;
	pin U5 = IOB_W101_1;
	pin U6 = IOB_W66_0;
	pin U7 = IOB_W66_1;
	pin U8 = VCCO3;
	pin U9 = GND;
	pin U10 = VCCAUX;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCO1;
	pin U24 = IOB_E46_1;
	pin U25 = IOB_E46_0;
	pin U26 = GND;
	pin U27 = IOB_E101_1;
	pin U28 = IOB_E101_0;
	pin U29 = IOB_E102_1;
	pin U30 = IOB_E102_0;
	pin V1 = IOB_W100_0;
	pin V2 = IOB_W100_1;
	pin V3 = IOB_W99_0;
	pin V4 = IOB_W99_1;
	pin V5 = GND;
	pin V6 = VCCAUX;
	pin V7 = IOB_W48_0;
	pin V8 = IOB_W48_1;
	pin V9 = IOB_W53_0;
	pin V10 = IOB_W53_1;
	pin V11 = VCCINT;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCINT;
	pin V21 = VCCAUX;
	pin V22 = GND;
	pin V23 = IOB_E41_1;
	pin V24 = IOB_E41_0;
	pin V25 = VCCAUX;
	pin V26 = IOB_E99_1;
	pin V27 = IOB_E99_0;
	pin V28 = IOB_E100_1;
	pin V29 = GND;
	pin V30 = IOB_E100_0;
	pin W1 = IOB_W93_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W93_1;
	pin W4 = IOB_W98_0;
	pin W5 = IOB_W98_1;
	pin W6 = IOB_W30_0;
	pin W7 = IOB_W30_1;
	pin W8 = GND;
	pin W9 = IOB_W25_0;
	pin W10 = IOB_W25_1;
	pin W11 = IOB_W11_1;
	pin W12 = NC;
	pin W13 = VCCAUX;
	pin W14 = IOB_S7_1;
	pin W15 = VCCAUX;
	pin W16 = GND;
	pin W17 = VCCAUX;
	pin W18 = GND;
	pin W19 = NC;
	pin W20 = IOB_S42_1;
	pin W21 = IOB_E37_1;
	pin W22 = IOB_E37_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E68_1;
	pin W25 = IOB_E68_0;
	pin W26 = VCCO1;
	pin W27 = IOB_E98_1;
	pin W28 = IOB_E98_0;
	pin W29 = IOB_E94_1;
	pin W30 = IOB_E94_0;
	pin Y1 = IOB_W87_0;
	pin Y2 = IOB_W87_1;
	pin Y3 = IOB_W84_0;
	pin Y4 = IOB_W84_1;
	pin Y5 = VCCO3;
	pin Y6 = IOB_W39_0;
	pin Y7 = IOB_W39_1;
	pin Y8 = IOB_W7_0;
	pin Y9 = IOB_W7_1;
	pin Y10 = VCCO3;
	pin Y11 = IOB_W11_0;
	pin Y12 = NC;
	pin Y13 = IOB_S7_0;
	pin Y14 = IOB_S14_1;
	pin Y15 = IOB_S12_1;
	pin Y16 = IOB_S9_1;
	pin Y17 = IOB_S26_3;
	pin Y18 = VCCAUX;
	pin Y19 = NC;
	pin Y20 = IOB_S42_0;
	pin Y21 = IOB_S49_1;
	pin Y22 = IOB_E32_1;
	pin Y23 = IOB_E32_0;
	pin Y24 = IOB_E27_1;
	pin Y25 = IOB_E27_0;
	pin Y26 = IOB_E84_1;
	pin Y27 = IOB_E84_0;
	pin Y28 = IOB_E93_1;
	pin Y29 = VCCO1;
	pin Y30 = IOB_E93_0;
	pin AA1 = IOB_W94_0;
	pin AA2 = GND;
	pin AA3 = IOB_W94_1;
	pin AA4 = IOB_W90_0;
	pin AA5 = IOB_W90_1;
	pin AA6 = IOB_W18_0;
	pin AA7 = IOB_W18_1;
	pin AA8 = VCCO3;
	pin AA9 = IOB_W2_0;
	pin AA10 = IOB_W2_1;
	pin AA11 = NC;
	pin AA12 = VCCO2;
	pin AA13 = GND;
	pin AA14 = IOB_S14_0;
	pin AA15 = IOB_S12_0;
	pin AA16 = VCCO2;
	pin AA17 = IOB_S26_2;
	pin AA18 = IOB_S44_1;
	pin AA19 = IOB_S41_1;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S49_0;
	pin AA22 = IOB_S52_1;
	pin AA23 = VCCO1;
	pin AA24 = IOB_E22_1;
	pin AA25 = IOB_E22_0;
	pin AA26 = GND;
	pin AA27 = IOB_E87_1;
	pin AA28 = IOB_E87_0;
	pin AA29 = IOB_E90_1;
	pin AA30 = IOB_E90_0;
	pin AB1 = IOB_W95_0;
	pin AB2 = IOB_W95_1;
	pin AB3 = IOB_W75_0;
	pin AB4 = IOB_W75_1;
	pin AB5 = GND;
	pin AB6 = IOB_W27_0;
	pin AB7 = IOB_W27_1;
	pin AB8 = PROG_B;
	pin AB9 = NC;
	pin AB10 = NC;
	pin AB11 = NC;
	pin AB12 = NC;
	pin AB13 = IOB_S10_1;
	pin AB14 = NC;
	pin AB15 = GND;
	pin AB16 = IOB_S9_0;
	pin AB17 = NC;
	pin AB18 = IOB_S44_0;
	pin AB19 = IOB_S41_0;
	pin AB20 = IOB_S47_1;
	pin AB21 = IOB_S51_1;
	pin AB22 = GND;
	pin AB23 = IOB_S54_1;
	pin AB24 = VCCAUX;
	pin AB25 = SUSPEND;
	pin AB26 = VCCBATT;
	pin AB27 = RFUSE;
	pin AB28 = IOB_E95_1;
	pin AB29 = GND;
	pin AB30 = IOB_E95_0;
	pin AC1 = IOB_W81_0;
	pin AC2 = VCCO3;
	pin AC3 = IOB_W81_1;
	pin AC4 = IOB_W69_0;
	pin AC5 = IOB_W69_1;
	pin AC6 = IOB_W21_1;
	pin AC7 = VCCAUX;
	pin AC8 = GND;
	pin AC9 = IOB_S4_3;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S7_3;
	pin AC12 = NC;
	pin AC13 = IOB_S10_0;
	pin AC14 = NC;
	pin AC15 = IOB_S13_1;
	pin AC16 = IOB_S28_3;
	pin AC17 = GND;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S46_1;
	pin AC20 = IOB_S47_0;
	pin AC21 = IOB_S51_0;
	pin AC22 = IOB_S52_0;
	pin AC23 = IOB_S54_0;
	pin AC24 = IOB_S55_1;
	pin AC25 = CMP_CS_B;
	pin AC26 = VCCO1;
	pin AC27 = IOB_E78_1;
	pin AC28 = IOB_E78_0;
	pin AC29 = IOB_E75_1;
	pin AC30 = IOB_E75_0;
	pin AD1 = IOB_W78_0;
	pin AD2 = IOB_W78_1;
	pin AD3 = IOB_W72_0;
	pin AD4 = IOB_W72_1;
	pin AD5 = VCCO3;
	pin AD6 = IOB_W21_0;
	pin AD7 = IOB_W5_1;
	pin AD8 = IOB_S2_3;
	pin AD9 = IOB_S4_2;
	pin AD10 = NC;
	pin AD11 = IOB_S7_2;
	pin AD12 = IOB_S12_3;
	pin AD13 = VCCO2;
	pin AD14 = IOB_S14_3;
	pin AD15 = IOB_S13_0;
	pin AD16 = IOB_S28_2;
	pin AD17 = NC;
	pin AD18 = NC;
	pin AD19 = IOB_S46_0;
	pin AD20 = IOB_S42_3;
	pin AD21 = VCCO2;
	pin AD22 = IOB_S49_3;
	pin AD23 = VCCO2;
	pin AD24 = IOB_S55_0;
	pin AD25 = DONE;
	pin AD26 = IOB_E39_1;
	pin AD27 = IOB_E39_0;
	pin AD28 = IOB_E81_1;
	pin AD29 = VCCO1;
	pin AD30 = IOB_E81_0;
	pin AE1 = IOB_W67_0;
	pin AE2 = GND;
	pin AE3 = IOB_W67_1;
	pin AE4 = IOB_W43_1;
	pin AE5 = IOB_W14_1;
	pin AE6 = IOB_W9_1;
	pin AE7 = IOB_W5_0;
	pin AE8 = IOB_S2_2;
	pin AE9 = IOB_S5_3;
	pin AE10 = NC;
	pin AE11 = IOB_S9_3;
	pin AE12 = IOB_S12_2;
	pin AE13 = IOB_S10_3;
	pin AE14 = IOB_S14_2;
	pin AE15 = IOB_S13_3;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S29_1;
	pin AE18 = NC;
	pin AE19 = IOB_S41_3;
	pin AE20 = IOB_S42_2;
	pin AE21 = IOB_S44_3;
	pin AE22 = IOB_S49_2;
	pin AE23 = IOB_S51_3;
	pin AE24 = IOB_S52_3;
	pin AE25 = IOB_E30_1;
	pin AE26 = IOB_E30_0;
	pin AE27 = IOB_E69_1;
	pin AE28 = IOB_E69_0;
	pin AE29 = IOB_E72_1;
	pin AE30 = IOB_E72_0;
	pin AF1 = IOB_W64_1;
	pin AF2 = IOB_W59_1;
	pin AF3 = IOB_W46_1;
	pin AF4 = IOB_W43_0;
	pin AF5 = GND;
	pin AF6 = IOB_W9_0;
	pin AF7 = IOB_S5_1;
	pin AF8 = VCCO2;
	pin AF9 = IOB_S5_2;
	pin AF10 = GND;
	pin AF11 = IOB_S9_2;
	pin AF12 = GT245_RREF;
	pin AF13 = IOB_S10_2;
	pin AF14 = GT245_AVTTRCAL;
	pin AF15 = IOB_S13_2;
	pin AF16 = IOB_S28_1;
	pin AF17 = IOB_S29_0;
	pin AF18 = GND;
	pin AF19 = IOB_S41_2;
	pin AF20 = GND;
	pin AF21 = IOB_S44_2;
	pin AF22 = GND;
	pin AF23 = IOB_S51_2;
	pin AF24 = IOB_S52_2;
	pin AF25 = IOB_S47_3;
	pin AF26 = GND;
	pin AF27 = VFS;
	pin AF28 = IOB_E66_1;
	pin AF29 = GND;
	pin AF30 = IOB_E66_0;
	pin AG1 = IOB_W64_0;
	pin AG2 = VCCO3;
	pin AG3 = IOB_W46_0;
	pin AG4 = IOB_W55_1;
	pin AG5 = IOB_W14_0;
	pin AG6 = IOB_S2_1;
	pin AG7 = IOB_S5_0;
	pin AG8 = NC;
	pin AG9 = VCCAUX;
	pin AG10 = GT245_RXP0;
	pin AG11 = GT245_VTRX;
	pin AG12 = GT245_RXP1;
	pin AG13 = GND;
	pin AG14 = GT245_CLKP1;
	pin AG15 = GND;
	pin AG16 = IOB_S28_0;
	pin AG17 = GND;
	pin AG18 = GT267_CLKP0;
	pin AG19 = GND;
	pin AG20 = GT267_RXP0;
	pin AG21 = GT267_VTRX;
	pin AG22 = GT267_RXP1;
	pin AG23 = VCCAUX;
	pin AG24 = IOB_S46_3;
	pin AG25 = IOB_S47_2;
	pin AG26 = IOB_E25_1;
	pin AG27 = IOB_E43_1;
	pin AG28 = IOB_E43_0;
	pin AG29 = IOB_E61_1;
	pin AG30 = IOB_E61_0;
	pin AH1 = IOB_W50_1;
	pin AH2 = IOB_W59_0;
	pin AH3 = IOB_W37_1;
	pin AH4 = IOB_W55_0;
	pin AH5 = IOB_W23_1;
	pin AH6 = IOB_S2_0;
	pin AH7 = IOB_S4_1;
	pin AH8 = NC;
	pin AH9 = GND;
	pin AH10 = GT245_RXN0;
	pin AH11 = GND;
	pin AH12 = GT245_RXN1;
	pin AH13 = GT245_AVCC;
	pin AH14 = GT245_CLKN1;
	pin AH15 = GT245_AVCCPLL1;
	pin AH16 = IOB_S27_3;
	pin AH17 = GT267_AVCCPLL0;
	pin AH18 = GT267_CLKN0;
	pin AH19 = GT267_AVCC;
	pin AH20 = GT267_RXN0;
	pin AH21 = GND;
	pin AH22 = GT267_RXN1;
	pin AH23 = GND;
	pin AH24 = IOB_S46_2;
	pin AH25 = VCCO2;
	pin AH26 = IOB_E25_0;
	pin AH27 = IOB_E34_1;
	pin AH28 = GND;
	pin AH29 = VCCO1;
	pin AH30 = IOB_E56_1;
	pin AJ1 = IOB_W50_0;
	pin AJ2 = IOB_W41_1;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_W32_1;
	pin AJ5 = GND;
	pin AJ6 = IOB_S1_3;
	pin AJ7 = VCCO2;
	pin AJ8 = GND;
	pin AJ9 = GT245_TXP0;
	pin AJ10 = GND;
	pin AJ11 = GT245_TXP1;
	pin AJ12 = GND;
	pin AJ13 = GT245_CLKP0;
	pin AJ14 = GT245_AVCCPLL0;
	pin AJ15 = IOB_S26_1;
	pin AJ16 = VCCO2;
	pin AJ17 = IOB_S27_1;
	pin AJ18 = GT267_AVCCPLL1;
	pin AJ19 = GT267_CLKP1;
	pin AJ20 = GND;
	pin AJ21 = GT267_TXP0;
	pin AJ22 = GND;
	pin AJ23 = GT267_TXP1;
	pin AJ24 = GND;
	pin AJ25 = IOB_S54_3;
	pin AJ26 = IOB_S55_3;
	pin AJ27 = VCCO1;
	pin AJ28 = IOB_E48_1;
	pin AJ29 = IOB_E53_1;
	pin AJ30 = IOB_E56_0;
	pin AK1 = GND;
	pin AK2 = IOB_W41_0;
	pin AK3 = IOB_W37_0;
	pin AK4 = IOB_W32_0;
	pin AK5 = IOB_W23_0;
	pin AK6 = IOB_S1_2;
	pin AK7 = IOB_S4_0;
	pin AK8 = GND;
	pin AK9 = GT245_TXN0;
	pin AK10 = GT245_VTTX;
	pin AK11 = GT245_TXN1;
	pin AK12 = GND;
	pin AK13 = GT245_CLKN0;
	pin AK14 = GND;
	pin AK15 = IOB_S26_0;
	pin AK16 = IOB_S27_2;
	pin AK17 = IOB_S27_0;
	pin AK18 = GND;
	pin AK19 = GT267_CLKN1;
	pin AK20 = GND;
	pin AK21 = GT267_TXN0;
	pin AK22 = GT267_VTTX;
	pin AK23 = GT267_TXN1;
	pin AK24 = GND;
	pin AK25 = IOB_S54_2;
	pin AK26 = IOB_S55_2;
	pin AK27 = IOB_E34_0;
	pin AK28 = IOB_E48_0;
	pin AK29 = IOB_E53_0;
	pin AK30 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100-csg484 xc6slx100l-csg484
bond BOND32 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_0;
	pin A3 = IOB_W190_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_2;
	pin A9 = IOB_N7_2;
	pin A10 = IOB_N27_2;
	pin A11 = IOB_N27_0;
	pin A12 = IOB_N28_2;
	pin A13 = IOB_N44_0;
	pin A14 = IOB_N46_0;
	pin A15 = IOB_N52_0;
	pin A16 = IOB_N54_2;
	pin A17 = IOB_N54_0;
	pin A18 = IOB_N55_0;
	pin A19 = IOB_E158_1;
	pin A20 = IOB_E158_0;
	pin A21 = IOB_E162_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_3;
	pin B9 = GND;
	pin B10 = IOB_N27_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N28_3;
	pin B13 = GND;
	pin B14 = IOB_N46_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N54_3;
	pin B17 = GND;
	pin B18 = IOB_N55_1;
	pin B19 = VCCO1;
	pin B20 = IOB_E162_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W186_1;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N5_0;
	pin C9 = IOB_N7_3;
	pin C10 = IOB_N26_0;
	pin C11 = IOB_N27_1;
	pin C12 = IOB_N28_0;
	pin C13 = IOB_N44_1;
	pin C14 = IOB_N42_0;
	pin C15 = IOB_N52_1;
	pin C16 = IOB_N55_2;
	pin C17 = IOB_N54_1;
	pin C18 = IOB_E164_1;
	pin C19 = IOB_E164_0;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W186_0;
	pin D4 = GND;
	pin D5 = IOB_W188_0;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N26_2;
	pin D9 = IOB_N26_3;
	pin D10 = IOB_N26_1;
	pin D11 = IOB_N28_1;
	pin D12 = IOB_N44_2;
	pin D13 = IOB_N44_3;
	pin D14 = TCK;
	pin D15 = IOB_N42_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N55_3;
	pin D18 = GND;
	pin D19 = IOB_E165_1;
	pin D20 = IOB_E165_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W139_1;
	pin E5 = IOB_W167_0;
	pin E6 = IOB_W188_1;
	pin E7 = GND;
	pin E8 = IOB_N12_0;
	pin E9 = VCCO0;
	pin E10 = IOB_N29_2;
	pin E11 = GND;
	pin E12 = IOB_N46_2;
	pin E13 = VCCO0;
	pin E14 = TDO;
	pin E15 = GND;
	pin E16 = TMS;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W139_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W167_1;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_W184_1;
	pin F9 = IOB_N12_1;
	pin F10 = IOB_N29_3;
	pin F11 = VCCAUX;
	pin F12 = IOB_N46_3;
	pin F13 = IOB_E167_1;
	pin F14 = IOB_E167_0;
	pin F15 = IOB_E189_1;
	pin F16 = IOB_E189_0;
	pin F17 = IOB_E159_1;
	pin F18 = IOB_E159_0;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W166_0;
	pin G5 = GND;
	pin G6 = IOB_W166_1;
	pin G7 = IOB_W165_0;
	pin G8 = IOB_W165_1;
	pin G9 = IOB_N13_2;
	pin G10 = VCCO0;
	pin G11 = IOB_N47_2;
	pin G12 = VCCAUX;
	pin G13 = IOB_E151_0;
	pin G14 = VCCO1;
	pin G15 = IOB_E166_1;
	pin G16 = IOB_E166_0;
	pin G17 = IOB_E163_1;
	pin G18 = GND;
	pin G19 = IOB_E163_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W124_0;
	pin H4 = IOB_W124_1;
	pin H5 = IOB_W127_0;
	pin H6 = IOB_W127_1;
	pin H7 = GND;
	pin H8 = IOB_W133_1;
	pin H9 = VCCAUX;
	pin H10 = IOB_N13_3;
	pin H11 = IOB_N47_3;
	pin H12 = IOB_E151_1;
	pin H13 = IOB_E145_1;
	pin H14 = IOB_E145_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E148_0;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W120_1;
	pin J7 = IOB_W133_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E148_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = GND;
	pin J21 = IOB_E100_1;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W118_0;
	pin K6 = IOB_W118_1;
	pin K7 = IOB_W136_0;
	pin K8 = IOB_W136_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E126_0;
	pin K17 = IOB_E99_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W68_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E126_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_1;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W68_1;
	pin M7 = IOB_W56_0;
	pin M8 = IOB_W56_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E59_0;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W55_0;
	pin N7 = IOB_W55_1;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E55_1;
	pin N16 = IOB_E55_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W50_0;
	pin P6 = IOB_W50_1;
	pin P7 = IOB_W53_0;
	pin P8 = IOB_W53_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W25_0;
	pin R8 = IOB_W43_0;
	pin R9 = IOB_W43_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S13_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S26_3;
	pin R14 = VCCINT;
	pin R15 = IOB_E37_1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W23_0;
	pin T8 = IOB_W25_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S12_3;
	pin T11 = IOB_S13_2;
	pin T12 = IOB_S26_1;
	pin T13 = VCCO2;
	pin T14 = IOB_S41_1;
	pin T15 = CMP_CS_B;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W41_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W23_1;
	pin U9 = IOB_S12_1;
	pin U10 = IOB_S12_2;
	pin U11 = VCCAUX;
	pin U12 = IOB_S26_0;
	pin U13 = IOB_S26_2;
	pin U14 = IOB_S41_0;
	pin U15 = IOB_S46_3;
	pin U16 = DONE;
	pin U17 = VCCBATT;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W41_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S9_1;
	pin V8 = VCCO2;
	pin V9 = IOB_S12_0;
	pin V10 = GND;
	pin V11 = IOB_S13_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S47_1;
	pin V14 = GND;
	pin V15 = IOB_S46_2;
	pin V16 = VCCO2;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W16_1;
	pin W5 = VCCO3;
	pin W6 = IOB_S4_1;
	pin W7 = GND;
	pin W8 = IOB_S9_0;
	pin W9 = IOB_S10_3;
	pin W10 = IOB_S13_0;
	pin W11 = IOB_S28_3;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S47_0;
	pin W14 = IOB_S44_1;
	pin W15 = IOB_S46_1;
	pin W16 = GND;
	pin W17 = IOB_S55_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E68_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E68_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W16_0;
	pin Y5 = IOB_S1_3;
	pin Y6 = IOB_S4_0;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S10_2;
	pin Y9 = IOB_S10_1;
	pin Y10 = IOB_S28_2;
	pin Y11 = IOB_S27_3;
	pin Y12 = IOB_S14_0;
	pin Y13 = IOB_S14_3;
	pin Y14 = IOB_S44_0;
	pin Y15 = IOB_S52_3;
	pin Y16 = IOB_S46_0;
	pin Y17 = IOB_S54_3;
	pin Y18 = IOB_S55_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E56_1;
	pin Y22 = IOB_E56_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S2_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S9_3;
	pin AA9 = GND;
	pin AA10 = IOB_S27_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S28_1;
	pin AA13 = GND;
	pin AA14 = IOB_S44_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S54_1;
	pin AA17 = GND;
	pin AA18 = IOB_S55_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E48_1;
	pin AA22 = IOB_E48_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_2;
	pin AB6 = IOB_S2_0;
	pin AB7 = IOB_S2_2;
	pin AB8 = IOB_S9_2;
	pin AB9 = IOB_S10_0;
	pin AB10 = IOB_S27_0;
	pin AB11 = IOB_S27_2;
	pin AB12 = IOB_S28_0;
	pin AB13 = IOB_S14_2;
	pin AB14 = IOB_S44_2;
	pin AB15 = IOB_S52_2;
	pin AB16 = IOB_S54_0;
	pin AB17 = IOB_S54_2;
	pin AB18 = IOB_S55_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100-fgg484 xa6slx100-fgg484 xc6slx100l-fgg484
bond BOND33 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_2;
	pin A6 = IOB_N4_2;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_2;
	pin A9 = IOB_N7_2;
	pin A10 = IOB_N27_2;
	pin A11 = IOB_N27_0;
	pin A12 = IOB_N28_0;
	pin A13 = IOB_N29_2;
	pin A14 = IOB_N46_0;
	pin A15 = IOB_N47_2;
	pin A16 = IOB_N54_2;
	pin A17 = IOB_N54_0;
	pin A18 = IOB_N55_2;
	pin A19 = TDO;
	pin A20 = IOB_E148_1;
	pin A21 = IOB_E148_0;
	pin A22 = GND;
	pin B1 = IOB_W139_0;
	pin B2 = IOB_W139_1;
	pin B3 = IOB_W190_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N4_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N5_3;
	pin B9 = GND;
	pin B10 = IOB_N27_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N28_1;
	pin B13 = GND;
	pin B14 = IOB_N46_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N54_3;
	pin B17 = GND;
	pin B18 = IOB_N55_3;
	pin B19 = VCCO0;
	pin B20 = IOB_E189_0;
	pin B21 = IOB_E151_1;
	pin B22 = IOB_E151_0;
	pin C1 = IOB_W122_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W122_1;
	pin C4 = IOB_W186_0;
	pin C5 = IOB_N2_3;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_N5_0;
	pin C9 = IOB_N7_3;
	pin C10 = IOB_N26_0;
	pin C11 = IOB_N27_1;
	pin C12 = IOB_N28_2;
	pin C13 = IOB_N29_3;
	pin C14 = IOB_N46_2;
	pin C15 = IOB_N47_3;
	pin C16 = IOB_N52_0;
	pin C17 = IOB_N54_1;
	pin C18 = TMS;
	pin C19 = IOB_E189_1;
	pin C20 = IOB_E119_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E119_0;
	pin D1 = IOB_W120_0;
	pin D2 = IOB_W120_1;
	pin D3 = IOB_W186_1;
	pin D4 = GND;
	pin D5 = IOB_W133_1;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N26_3;
	pin D8 = IOB_N26_2;
	pin D9 = IOB_N5_1;
	pin D10 = IOB_N26_1;
	pin D11 = IOB_N28_3;
	pin D12 = IOB_N41_2;
	pin D13 = IOB_N42_2;
	pin D14 = IOB_N46_3;
	pin D15 = IOB_N52_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N55_0;
	pin D18 = GND;
	pin D19 = IOB_E124_1;
	pin D20 = IOB_E124_0;
	pin D21 = IOB_E120_1;
	pin D22 = IOB_E120_0;
	pin E1 = IOB_W119_0;
	pin E2 = GND;
	pin E3 = IOB_W119_1;
	pin E4 = IOB_W133_0;
	pin E5 = IOB_W188_1;
	pin E6 = IOB_W188_0;
	pin E7 = GND;
	pin E8 = IOB_N12_3;
	pin E9 = VCCO0;
	pin E10 = IOB_N13_1;
	pin E11 = GND;
	pin E12 = IOB_N41_3;
	pin E13 = VCCO0;
	pin E14 = IOB_N44_3;
	pin E15 = GND;
	pin E16 = IOB_N55_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E116_1;
	pin E21 = GND;
	pin E22 = IOB_E116_0;
	pin F1 = IOB_W117_0;
	pin F2 = IOB_W117_1;
	pin F3 = IOB_W118_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W124_0;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_N12_2;
	pin F9 = IOB_N12_0;
	pin F10 = IOB_N13_0;
	pin F11 = VCCAUX;
	pin F12 = IOB_N41_0;
	pin F13 = IOB_N42_3;
	pin F14 = IOB_N44_1;
	pin F15 = IOB_N44_2;
	pin F16 = IOB_E166_1;
	pin F17 = IOB_E166_0;
	pin F18 = IOB_E122_1;
	pin F19 = IOB_E122_0;
	pin F20 = IOB_E118_0;
	pin F21 = IOB_E102_1;
	pin F22 = IOB_E102_0;
	pin G1 = IOB_W103_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W103_1;
	pin G4 = IOB_W118_1;
	pin G5 = GND;
	pin G6 = IOB_W124_1;
	pin G7 = IOB_W184_1;
	pin G8 = IOB_N12_1;
	pin G9 = IOB_N13_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N14_3;
	pin G12 = VCCAUX;
	pin G13 = IOB_N42_0;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = IOB_E167_1;
	pin G17 = IOB_E167_0;
	pin G18 = GND;
	pin G19 = IOB_E118_1;
	pin G20 = IOB_E100_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E100_0;
	pin H1 = IOB_W102_0;
	pin H2 = IOB_W102_1;
	pin H3 = IOB_W101_0;
	pin H4 = IOB_W101_1;
	pin H5 = IOB_W116_0;
	pin H6 = IOB_W116_1;
	pin H7 = GND;
	pin H8 = IOB_W136_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N13_2;
	pin H11 = IOB_N14_2;
	pin H12 = IOB_N41_1;
	pin H13 = IOB_N42_1;
	pin H14 = IOB_N44_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E126_1;
	pin H17 = IOB_E126_0;
	pin H18 = IOB_E117_0;
	pin H19 = IOB_E117_1;
	pin H20 = IOB_E101_1;
	pin H21 = IOB_E98_1;
	pin H22 = IOB_E98_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W99_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W100_0;
	pin J7 = IOB_W136_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E145_0;
	pin J17 = IOB_E103_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E94_1;
	pin J21 = GND;
	pin J22 = IOB_E94_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W99_1;
	pin K4 = IOB_W98_0;
	pin K5 = IOB_W98_1;
	pin K6 = IOB_W100_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_1;
	pin K17 = IOB_E103_0;
	pin K18 = IOB_E53_0;
	pin K19 = IOB_E99_0;
	pin K20 = IOB_E99_1;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W95_0;
	pin L5 = GND;
	pin L6 = IOB_W56_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E59_0;
	pin L16 = VCCO1;
	pin L17 = IOB_E53_1;
	pin L18 = GND;
	pin L19 = IOB_E95_0;
	pin L20 = IOB_E90_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E90_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W95_1;
	pin M4 = IOB_W68_0;
	pin M5 = IOB_W68_1;
	pin M6 = IOB_W56_1;
	pin M7 = IOB_W53_1;
	pin M8 = IOB_W53_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E30_1;
	pin M18 = IOB_E30_0;
	pin M19 = IOB_E68_1;
	pin M20 = IOB_E95_1;
	pin M21 = IOB_E87_1;
	pin M22 = IOB_E87_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W59_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W25_1;
	pin N7 = IOB_W25_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = IOB_E27_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E68_0;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W59_1;
	pin P4 = IOB_W55_0;
	pin P5 = IOB_W18_0;
	pin P6 = IOB_W18_1;
	pin P7 = IOB_W16_0;
	pin P8 = IOB_W16_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = VFS;
	pin P17 = IOB_E27_1;
	pin P18 = IOB_E25_1;
	pin P19 = IOB_E56_1;
	pin P20 = IOB_E56_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W55_1;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_S5_0;
	pin R8 = IOB_S5_2;
	pin R9 = IOB_S5_3;
	pin R10 = VCCAUX;
	pin R11 = IOB_S26_1;
	pin R12 = VCCAUX;
	pin R13 = IOB_S29_0;
	pin R14 = VCCINT;
	pin R15 = IOB_S49_0;
	pin R16 = IOB_S49_1;
	pin R17 = VCCBATT;
	pin R18 = GND;
	pin R19 = IOB_E25_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W21_0;
	pin T4 = IOB_W21_1;
	pin T5 = IOB_S1_2;
	pin T6 = IOB_S1_3;
	pin T7 = IOB_S5_1;
	pin T8 = NC;
	pin T9 = VCCO2;
	pin T10 = NC;
	pin T11 = IOB_S26_0;
	pin T12 = NC;
	pin T13 = VCCO2;
	pin T14 = IOB_S29_1;
	pin T15 = IOB_S51_2;
	pin T16 = IOB_S51_3;
	pin T17 = IOB_S54_0;
	pin T18 = IOB_S54_1;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W23_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_3;
	pin U7 = GND;
	pin U8 = NC;
	pin U9 = IOB_S9_1;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = NC;
	pin U13 = IOB_S47_0;
	pin U14 = IOB_S47_1;
	pin U15 = IOB_S46_3;
	pin U16 = IOB_S51_0;
	pin U17 = IOB_S51_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W23_0;
	pin V4 = GND;
	pin V5 = IOB_S2_2;
	pin V6 = VCCAUX;
	pin V7 = IOB_S12_0;
	pin V8 = VCCO2;
	pin V9 = IOB_S9_0;
	pin V10 = GND;
	pin V11 = IOB_S14_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S42_3;
	pin V14 = GND;
	pin V15 = IOB_S46_2;
	pin V16 = VCCO2;
	pin V17 = IOB_S47_3;
	pin V18 = IOB_S49_2;
	pin V19 = IOB_S49_3;
	pin V20 = IOB_E32_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W5_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_S4_1;
	pin W5 = VCCO2;
	pin W6 = NC;
	pin W7 = GND;
	pin W8 = IOB_S12_1;
	pin W9 = IOB_S10_3;
	pin W10 = IOB_S13_1;
	pin W11 = IOB_S14_0;
	pin W12 = IOB_S28_3;
	pin W13 = IOB_S42_2;
	pin W14 = IOB_S41_3;
	pin W15 = NC;
	pin W16 = GND;
	pin W17 = IOB_S47_2;
	pin W18 = IOB_S52_1;
	pin W19 = GND;
	pin W20 = IOB_E55_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E55_0;
	pin Y1 = IOB_W2_0;
	pin Y2 = IOB_W2_1;
	pin Y3 = IOB_S7_1;
	pin Y4 = IOB_S4_0;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = IOB_S10_1;
	pin Y8 = IOB_S10_2;
	pin Y9 = IOB_S13_3;
	pin Y10 = IOB_S13_0;
	pin Y11 = IOB_S27_1;
	pin Y12 = IOB_S28_2;
	pin Y13 = IOB_S28_1;
	pin Y14 = IOB_S41_2;
	pin Y15 = IOB_S41_1;
	pin Y16 = NC;
	pin Y17 = IOB_S44_3;
	pin Y18 = IOB_S52_0;
	pin Y19 = IOB_S52_3;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S55_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S2_1;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S7_3;
	pin AA5 = GND;
	pin AA6 = IOB_S9_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S12_3;
	pin AA9 = GND;
	pin AA10 = IOB_S14_3;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S27_3;
	pin AA13 = GND;
	pin AA14 = IOB_S44_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S42_1;
	pin AA17 = GND;
	pin AA18 = IOB_S46_1;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S54_3;
	pin AA21 = IOB_S55_1;
	pin AA22 = IOB_S55_2;
	pin AB1 = GND;
	pin AB2 = IOB_S2_0;
	pin AB3 = IOB_S7_0;
	pin AB4 = IOB_S7_2;
	pin AB5 = NC;
	pin AB6 = IOB_S9_2;
	pin AB7 = IOB_S10_0;
	pin AB8 = IOB_S12_2;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S14_2;
	pin AB11 = IOB_S27_0;
	pin AB12 = IOB_S27_2;
	pin AB13 = IOB_S28_0;
	pin AB14 = IOB_S44_0;
	pin AB15 = IOB_S41_0;
	pin AB16 = IOB_S42_0;
	pin AB17 = IOB_S44_2;
	pin AB18 = IOB_S46_0;
	pin AB19 = IOB_S52_2;
	pin AB20 = IOB_S54_2;
	pin AB21 = IOB_S55_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx100-fgg676 xc6slx100l-fgg676
bond BOND34 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N2_2;
	pin A5 = IOB_N4_2;
	pin A6 = IOB_N5_2;
	pin A7 = IOB_N5_0;
	pin A8 = IOB_N10_2;
	pin A9 = IOB_N10_0;
	pin A10 = IOB_N13_2;
	pin A11 = IOB_N14_2;
	pin A12 = IOB_N14_0;
	pin A13 = IOB_N27_2;
	pin A14 = IOB_N27_0;
	pin A15 = IOB_N28_0;
	pin A16 = IOB_N29_2;
	pin A17 = IOB_N46_2;
	pin A18 = IOB_N52_0;
	pin A19 = IOB_N54_2;
	pin A20 = IOB_N54_0;
	pin A21 = IOB_N55_2;
	pin A22 = IOB_N55_0;
	pin A23 = IOB_E189_0;
	pin A24 = TDO;
	pin A25 = IOB_E166_0;
	pin A26 = GND;
	pin B1 = IOB_W186_0;
	pin B2 = IOB_W186_1;
	pin B3 = VCCO0;
	pin B4 = IOB_N2_3;
	pin B5 = GND;
	pin B6 = IOB_N5_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N10_3;
	pin B9 = GND;
	pin B10 = IOB_N13_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N14_1;
	pin B13 = GND;
	pin B14 = IOB_N27_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N29_3;
	pin B17 = GND;
	pin B18 = IOB_N52_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N54_1;
	pin B21 = GND;
	pin B22 = IOB_N55_1;
	pin B23 = IOB_E189_1;
	pin B24 = IOB_E166_1;
	pin B25 = IOB_E164_1;
	pin B26 = IOB_E164_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_W190_0;
	pin C4 = IOB_W190_1;
	pin C5 = IOB_N4_3;
	pin C6 = IOB_N7_2;
	pin C7 = IOB_N5_1;
	pin C8 = IOB_N9_2;
	pin C9 = IOB_N10_1;
	pin C10 = IOB_N12_0;
	pin C11 = IOB_N14_3;
	pin C12 = IOB_N26_2;
	pin C13 = IOB_N27_3;
	pin C14 = IOB_N28_2;
	pin C15 = IOB_N28_1;
	pin C16 = IOB_N42_2;
	pin C17 = IOB_N46_3;
	pin C18 = IOB_N47_2;
	pin C19 = IOB_N54_3;
	pin C20 = IOB_N49_0;
	pin C21 = IOB_N55_3;
	pin C22 = VCCO0;
	pin C23 = TMS;
	pin C24 = IOB_E186_0;
	pin C25 = IOB_E165_1;
	pin C26 = IOB_E165_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N7_3;
	pin D7 = IOB_N7_0;
	pin D8 = IOB_N9_3;
	pin D9 = VCCO0;
	pin D10 = IOB_N12_1;
	pin D11 = IOB_N13_1;
	pin D12 = IOB_N26_3;
	pin D13 = IOB_N26_0;
	pin D14 = IOB_N28_3;
	pin D15 = IOB_N41_0;
	pin D16 = IOB_N42_3;
	pin D17 = VCCO0;
	pin D18 = IOB_N47_3;
	pin D19 = IOB_N47_0;
	pin D20 = IOB_N51_0;
	pin D21 = IOB_N49_1;
	pin D22 = IOB_E184_0;
	pin D23 = IOB_E186_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W181_0;
	pin E4 = IOB_W181_1;
	pin E5 = IOB_W184_0;
	pin E6 = IOB_N2_1;
	pin E7 = GND;
	pin E8 = IOB_N7_1;
	pin E9 = IOB_N9_0;
	pin E10 = IOB_N12_3;
	pin E11 = GND;
	pin E12 = NC;
	pin E13 = VCCO0;
	pin E14 = IOB_N41_1;
	pin E15 = GND;
	pin E16 = IOB_N44_0;
	pin E17 = IOB_N44_2;
	pin E18 = IOB_N51_2;
	pin E19 = IOB_N47_1;
	pin E20 = IOB_N51_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E181_1;
	pin E24 = IOB_E181_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_W184_1;
	pin F6 = VCCAUX;
	pin F7 = IOB_N4_0;
	pin F8 = NC;
	pin F9 = IOB_N9_1;
	pin F10 = IOB_N12_2;
	pin F11 = IOB_N13_0;
	pin F12 = NC;
	pin F13 = IOB_N26_1;
	pin F14 = NC;
	pin F15 = IOB_N42_0;
	pin F16 = IOB_N44_1;
	pin F17 = IOB_N44_3;
	pin F18 = IOB_N51_3;
	pin F19 = GND;
	pin F20 = TDI;
	pin F21 = VCCAUX;
	pin F22 = IOB_E184_1;
	pin F23 = VCCO5;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W165_0;
	pin G4 = IOB_W165_1;
	pin G5 = IOB_W182_0;
	pin G6 = IOB_W182_1;
	pin G7 = IOB_W188_0;
	pin G8 = IOB_N4_1;
	pin G9 = NC;
	pin G10 = VCCO0;
	pin G11 = NC;
	pin G12 = VCCAUX;
	pin G13 = NC;
	pin G14 = IOB_N41_2;
	pin G15 = VCCAUX;
	pin G16 = IOB_N42_1;
	pin G17 = IOB_N49_2;
	pin G18 = VCCO0;
	pin G19 = IOB_E167_0;
	pin G20 = IOB_E188_1;
	pin G21 = IOB_E188_0;
	pin G22 = IOB_E182_0;
	pin G23 = IOB_E180_1;
	pin G24 = IOB_E180_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W167_0;
	pin H6 = IOB_W167_1;
	pin H7 = IOB_W164_0;
	pin H8 = IOB_W188_1;
	pin H9 = NC;
	pin H10 = NC;
	pin H11 = GND;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = VCCO0;
	pin H15 = IOB_N46_0;
	pin H16 = IOB_N49_3;
	pin H17 = IOB_N52_2;
	pin H18 = IOB_E167_1;
	pin H19 = IOB_E127_1;
	pin H20 = IOB_E183_1;
	pin H21 = IOB_E183_0;
	pin H22 = IOB_E182_1;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W163_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W164_1;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = IOB_W180_1;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = IOB_N41_3;
	pin J15 = IOB_N46_1;
	pin J16 = NC;
	pin J17 = IOB_N52_3;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E127_0;
	pin J21 = VCCO5;
	pin J22 = IOB_E162_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W163_1;
	pin K6 = IOB_W162_0;
	pin K7 = IOB_W162_1;
	pin K8 = IOB_W132_1;
	pin K9 = IOB_W180_0;
	pin K10 = IOB_W166_1;
	pin K11 = VCCINT;
	pin K12 = NC;
	pin K13 = VCCAUX;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E119_0;
	pin K19 = IOB_E126_0;
	pin K20 = IOB_E163_1;
	pin K21 = IOB_E163_0;
	pin K22 = IOB_E162_1;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W122_0;
	pin L4 = IOB_W122_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W127_0;
	pin L7 = IOB_W127_1;
	pin L8 = IOB_W132_0;
	pin L9 = IOB_W166_0;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E119_1;
	pin L18 = IOB_E117_0;
	pin L19 = IOB_E126_1;
	pin L20 = IOB_E132_1;
	pin L21 = IOB_E132_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W124_0;
	pin M5 = GND;
	pin M6 = IOB_W124_1;
	pin M7 = VCCO3;
	pin M8 = IOB_W120_0;
	pin M9 = IOB_W120_1;
	pin M10 = IOB_W118_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E103_1;
	pin M19 = IOB_E117_1;
	pin M20 = VCCO1;
	pin M21 = IOB_E99_0;
	pin M22 = GND;
	pin M23 = IOB_E120_1;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W119_0;
	pin N4 = IOB_W119_1;
	pin N5 = IOB_W117_0;
	pin N6 = IOB_W102_0;
	pin N7 = IOB_W102_1;
	pin N8 = IOB_W98_1;
	pin N9 = IOB_W118_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E101_1;
	pin N18 = IOB_E101_0;
	pin N19 = IOB_E103_0;
	pin N20 = IOB_E99_1;
	pin N21 = IOB_E122_0;
	pin N22 = IOB_E102_1;
	pin N23 = IOB_E102_0;
	pin N24 = IOB_E120_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W100_0;
	pin P7 = IOB_W100_1;
	pin P8 = IOB_W98_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W116_1;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E64_1;
	pin P18 = IOB_E64_0;
	pin P19 = GND;
	pin P20 = IOB_E122_1;
	pin P21 = IOB_E98_1;
	pin P22 = IOB_E98_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E118_1;
	pin P25 = GND;
	pin P26 = IOB_E118_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W101_0;
	pin R4 = IOB_W101_1;
	pin R5 = IOB_W67_1;
	pin R6 = IOB_W68_0;
	pin R7 = IOB_W68_1;
	pin R8 = GND;
	pin R9 = IOB_W116_0;
	pin R10 = IOB_W61_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E59_1;
	pin R18 = IOB_E59_0;
	pin R19 = IOB_E61_0;
	pin R20 = IOB_E61_1;
	pin R21 = IOB_E66_0;
	pin R22 = IOB_E66_1;
	pin R23 = IOB_E100_1;
	pin R24 = IOB_E100_0;
	pin R25 = IOB_E116_1;
	pin R26 = IOB_E116_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W67_0;
	pin T5 = GND;
	pin T6 = IOB_W66_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W66_1;
	pin T9 = IOB_W61_0;
	pin T10 = IOB_W56_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_E55_1;
	pin T19 = IOB_E55_0;
	pin T20 = IOB_E46_1;
	pin T21 = GND;
	pin T22 = IOB_E56_1;
	pin T23 = IOB_E68_1;
	pin T24 = IOB_E87_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E87_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W64_0;
	pin U4 = IOB_W64_1;
	pin U5 = IOB_W55_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W53_0;
	pin U8 = IOB_W53_1;
	pin U9 = IOB_W56_0;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = IOB_S9_0;
	pin U13 = IOB_S9_1;
	pin U14 = VCCAUX;
	pin U15 = IOB_S14_1;
	pin U16 = VCCINT;
	pin U17 = IOB_E50_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E46_0;
	pin U21 = IOB_E53_1;
	pin U22 = IOB_E53_0;
	pin U23 = IOB_E56_0;
	pin U24 = IOB_E68_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W55_0;
	pin V6 = IOB_W39_0;
	pin V7 = IOB_W39_1;
	pin V8 = IOB_W43_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_W48_0;
	pin V11 = IOB_S7_1;
	pin V12 = IOB_S12_1;
	pin V13 = IOB_S13_1;
	pin V14 = IOB_S14_0;
	pin V15 = IOB_S42_1;
	pin V16 = IOB_S51_1;
	pin V17 = IOB_E50_0;
	pin V18 = IOB_E41_1;
	pin V19 = IOB_E41_0;
	pin V20 = IOB_E32_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E30_1;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W50_1;
	pin W6 = VCCO3;
	pin W7 = IOB_W34_0;
	pin W8 = IOB_W34_1;
	pin W9 = IOB_W43_1;
	pin W10 = IOB_W48_1;
	pin W11 = IOB_S7_0;
	pin W12 = IOB_S12_0;
	pin W13 = IOB_S26_3;
	pin W14 = IOB_S13_0;
	pin W15 = GND;
	pin W16 = IOB_S42_0;
	pin W17 = IOB_S51_0;
	pin W18 = IOB_E37_1;
	pin W19 = IOB_E37_0;
	pin W20 = GND;
	pin W21 = VCCBATT;
	pin W22 = IOB_E30_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E93_1;
	pin W26 = IOB_E93_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W50_0;
	pin Y6 = IOB_W16_0;
	pin Y7 = GND;
	pin Y8 = IOB_W21_0;
	pin Y9 = IOB_W21_1;
	pin Y10 = IOB_S7_3;
	pin Y11 = GND;
	pin Y12 = VCCO2;
	pin Y13 = IOB_S26_2;
	pin Y14 = IOB_S29_1;
	pin Y15 = IOB_S41_1;
	pin Y16 = IOB_S49_1;
	pin Y17 = VCCO2;
	pin Y18 = IOB_S52_1;
	pin Y19 = VCCAUX;
	pin Y20 = IOB_E27_1;
	pin Y21 = IOB_E27_0;
	pin Y22 = IOB_E25_1;
	pin Y23 = GND;
	pin Y24 = IOB_E84_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E84_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W46_0;
	pin AA4 = IOB_W46_1;
	pin AA5 = IOB_W37_1;
	pin AA6 = VCCAUX;
	pin AA7 = IOB_W16_1;
	pin AA8 = IOB_W9_1;
	pin AA9 = IOB_S4_3;
	pin AA10 = VCCAUX;
	pin AA11 = IOB_S13_3;
	pin AA12 = IOB_S14_3;
	pin AA13 = IOB_S26_1;
	pin AA14 = IOB_S29_0;
	pin AA15 = IOB_S41_0;
	pin AA16 = VCCAUX;
	pin AA17 = IOB_S49_0;
	pin AA18 = IOB_S47_3;
	pin AA19 = IOB_S52_0;
	pin AA20 = RFUSE;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E25_0;
	pin AA23 = IOB_E48_1;
	pin AA24 = IOB_E48_0;
	pin AA25 = IOB_E72_1;
	pin AA26 = IOB_E72_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W41_1;
	pin AB5 = IOB_W37_0;
	pin AB6 = IOB_W18_0;
	pin AB7 = IOB_W18_1;
	pin AB8 = IOB_W9_0;
	pin AB9 = IOB_S4_2;
	pin AB10 = IOB_S7_2;
	pin AB11 = IOB_S13_2;
	pin AB12 = GND;
	pin AB13 = IOB_S26_0;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S41_3;
	pin AB16 = GND;
	pin AB17 = IOB_S44_3;
	pin AB18 = IOB_S47_2;
	pin AB19 = VFS;
	pin AB20 = GND;
	pin AB21 = IOB_E34_1;
	pin AB22 = IOB_E34_0;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W41_0;
	pin AC4 = IOB_W7_1;
	pin AC5 = IOB_W23_1;
	pin AC6 = VCCO3;
	pin AC7 = IOB_W2_1;
	pin AC8 = GND;
	pin AC9 = IOB_S5_1;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S12_3;
	pin AC12 = IOB_S14_2;
	pin AC13 = IOB_S27_3;
	pin AC14 = IOB_S41_2;
	pin AC15 = IOB_S44_1;
	pin AC16 = IOB_S42_3;
	pin AC17 = IOB_S44_2;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S51_3;
	pin AC20 = IOB_S52_3;
	pin AC21 = VCCO2;
	pin AC22 = CMP_CS_B;
	pin AC23 = IOB_E43_1;
	pin AC24 = IOB_E43_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = IOB_W23_0;
	pin AD6 = IOB_S2_3;
	pin AD7 = IOB_W2_0;
	pin AD8 = IOB_S5_3;
	pin AD9 = IOB_S5_0;
	pin AD10 = IOB_S9_3;
	pin AD11 = IOB_S12_2;
	pin AD12 = IOB_S27_1;
	pin AD13 = IOB_S27_2;
	pin AD14 = IOB_S28_3;
	pin AD15 = IOB_S44_0;
	pin AD16 = IOB_S46_3;
	pin AD17 = IOB_S42_2;
	pin AD18 = IOB_S49_3;
	pin AD19 = IOB_S51_2;
	pin AD20 = IOB_S54_3;
	pin AD21 = IOB_S52_2;
	pin AD22 = IOB_S55_3;
	pin AD23 = SUSPEND;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_W5_1;
	pin AE4 = IOB_S1_3;
	pin AE5 = IOB_S2_1;
	pin AE6 = GND;
	pin AE7 = IOB_S4_1;
	pin AE8 = VCCO2;
	pin AE9 = IOB_S10_1;
	pin AE10 = GND;
	pin AE11 = IOB_S10_3;
	pin AE12 = VCCO2;
	pin AE13 = IOB_S28_1;
	pin AE14 = GND;
	pin AE15 = IOB_S46_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S47_1;
	pin AE18 = GND;
	pin AE19 = IOB_S54_1;
	pin AE20 = VCCO2;
	pin AE21 = IOB_S55_1;
	pin AE22 = GND;
	pin AE23 = IOB_E22_1;
	pin AE24 = IOB_E39_1;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = IOB_W5_0;
	pin AF3 = PROG_B;
	pin AF4 = IOB_S1_2;
	pin AF5 = IOB_S2_0;
	pin AF6 = IOB_S2_2;
	pin AF7 = IOB_S4_0;
	pin AF8 = IOB_S5_2;
	pin AF9 = IOB_S10_0;
	pin AF10 = IOB_S9_2;
	pin AF11 = IOB_S10_2;
	pin AF12 = IOB_S27_0;
	pin AF13 = IOB_S28_0;
	pin AF14 = IOB_S28_2;
	pin AF15 = IOB_S46_0;
	pin AF16 = IOB_S46_2;
	pin AF17 = IOB_S47_0;
	pin AF18 = IOB_S49_2;
	pin AF19 = IOB_S54_0;
	pin AF20 = IOB_S54_2;
	pin AF21 = IOB_S55_0;
	pin AF22 = IOB_S55_2;
	pin AF23 = DONE;
	pin AF24 = IOB_E22_0;
	pin AF25 = IOB_E39_0;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_2;
	vref IOB_S10_0;
	vref IOB_S14_2;
	vref IOB_S44_0;
	vref IOB_S54_0;
	vref IOB_N1_2;
	vref IOB_N7_2;
	vref IOB_N29_2;
	vref IOB_N52_0;
}

// xc6slx150t-csg484 xq6slx150t-cs484 xq6slx150t-csg484
bond BOND35 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W159_0;
	pin A3 = IOB_W159_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = GT123_CLKN0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N71_0;
	pin A18 = IOB_N73_2;
	pin A19 = IOB_N73_0;
	pin A20 = IOB_E158_1;
	pin A21 = IOB_E158_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKP0;
	pin B11 = GND;
	pin B12 = GT123_CLKP0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N73_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N73_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W167_0;
	pin C5 = IOB_N1_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N71_1;
	pin C18 = IOB_N74_2;
	pin C19 = TCK;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W190_0;
	pin D4 = IOB_W167_1;
	pin D5 = IOB_N2_0;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N64_2;
	pin D18 = IOB_N74_3;
	pin D19 = IOB_N74_1;
	pin D20 = IOB_N74_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W190_1;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_2;
	pin E7 = GND;
	pin E8 = IOB_N4_0;
	pin E9 = GT101_RREF;
	pin E10 = VCCO0;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = GND;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GT123_CLKN1;
	pin E15 = GT123_AVCC;
	pin E16 = IOB_N64_3;
	pin E17 = VCCO0;
	pin E18 = TMS;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W163_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W163_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N2_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N4_1;
	pin F10 = IOB_N39_1;
	pin F11 = IOB_N39_0;
	pin F12 = IOB_N40_0;
	pin F13 = GND;
	pin F14 = GT123_CLKP1;
	pin F15 = GND;
	pin F16 = IOB_N62_0;
	pin F17 = TDI;
	pin F18 = VCCAUX;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W165_0;
	pin G5 = GND;
	pin G6 = IOB_W165_1;
	pin G7 = IOB_N4_3;
	pin G8 = IOB_N4_2;
	pin G9 = IOB_N5_3;
	pin G10 = IOB_N39_2;
	pin G11 = IOB_N40_2;
	pin G12 = IOB_N40_1;
	pin G13 = VCCO0;
	pin G14 = GND;
	pin G15 = IOB_N62_2;
	pin G16 = IOB_N62_1;
	pin G17 = IOB_E189_1;
	pin G18 = GND;
	pin G19 = IOB_E189_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W166_0;
	pin H4 = IOB_W166_1;
	pin H5 = IOB_W164_0;
	pin H6 = IOB_W164_1;
	pin H7 = GND;
	pin H8 = VCCO0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N39_3;
	pin H11 = IOB_N40_3;
	pin H12 = IOB_N41_3;
	pin H13 = IOB_N41_2;
	pin H14 = IOB_N62_3;
	pin H15 = VCCAUX;
	pin H16 = TDO;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W162_0;
	pin J7 = IOB_W162_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E159_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W120_1;
	pin K6 = IOB_W124_0;
	pin K7 = IOB_W139_0;
	pin K8 = IOB_W139_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E148_0;
	pin K17 = IOB_E159_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W124_1;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E148_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_0;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W118_0;
	pin M7 = IOB_W133_0;
	pin M8 = IOB_W133_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E151_0;
	pin M17 = IOB_E99_1;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W118_1;
	pin N7 = IOB_W127_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = IOB_E126_1;
	pin N15 = IOB_E126_0;
	pin N16 = IOB_E151_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W53_0;
	pin P6 = IOB_W53_1;
	pin P7 = IOB_W127_1;
	pin P8 = IOB_W136_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = IOB_W50_0;
	pin R7 = VCCO3;
	pin R8 = IOB_W136_1;
	pin R9 = IOB_W56_1;
	pin R10 = VCCAUX;
	pin R11 = VCCAUX;
	pin R12 = IOB_E59_1;
	pin R13 = IOB_E59_0;
	pin R14 = VCCBATT;
	pin R15 = VCCO1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W50_1;
	pin T8 = IOB_W56_0;
	pin T9 = VCCO3;
	pin T10 = IOB_W68_0;
	pin T11 = IOB_W68_1;
	pin T12 = IOB_E55_1;
	pin T13 = IOB_E55_0;
	pin T14 = IOB_S59_3;
	pin T15 = IOB_E37_1;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W16_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W55_0;
	pin U9 = IOB_W55_1;
	pin U10 = IOB_W25_0;
	pin U11 = VCCAUX;
	pin U12 = CMP_CS_B;
	pin U13 = IOB_S59_2;
	pin U14 = VCCO2;
	pin U15 = IOB_S65_1;
	pin U16 = DONE;
	pin U17 = VCCAUX;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W16_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S11_3;
	pin V8 = VCCO2;
	pin V9 = IOB_S16_3;
	pin V10 = GND;
	pin V11 = IOB_W25_1;
	pin V12 = VCCO2;
	pin V13 = IOB_S65_3;
	pin V14 = GND;
	pin V15 = IOB_S65_0;
	pin V16 = GND;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W23_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S2_3;
	pin W7 = GND;
	pin W8 = IOB_S11_2;
	pin W9 = IOB_S18_1;
	pin W10 = IOB_S16_2;
	pin W11 = IOB_S40_3;
	pin W12 = IOB_S18_3;
	pin W13 = IOB_S65_2;
	pin W14 = IOB_S62_3;
	pin W15 = IOB_S64_3;
	pin W16 = VCCO2;
	pin W17 = IOB_S74_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E56_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E56_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W23_0;
	pin Y5 = IOB_S1_1;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S2_1;
	pin Y8 = IOB_S18_0;
	pin Y9 = IOB_S14_3;
	pin Y10 = IOB_S40_2;
	pin Y11 = IOB_S39_3;
	pin Y12 = IOB_S18_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S62_2;
	pin Y15 = IOB_S71_1;
	pin Y16 = IOB_S64_2;
	pin Y17 = IOB_S73_3;
	pin Y18 = IOB_S74_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E48_1;
	pin Y22 = IOB_E48_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S1_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S14_1;
	pin AA9 = GND;
	pin AA10 = IOB_S39_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S40_1;
	pin AA13 = GND;
	pin AA14 = IOB_S64_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S73_1;
	pin AA17 = GND;
	pin AA18 = IOB_S74_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E68_1;
	pin AA22 = IOB_E68_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S2_0;
	pin AB8 = IOB_S14_0;
	pin AB9 = IOB_S14_2;
	pin AB10 = IOB_S39_0;
	pin AB11 = IOB_S39_2;
	pin AB12 = IOB_S40_0;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S64_0;
	pin AB15 = IOB_S71_0;
	pin AB16 = IOB_S73_0;
	pin AB17 = IOB_S73_2;
	pin AB18 = IOB_S74_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150t-fgg484 xq6slx150t-fg484
bond BOND36 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_N2_2;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N5_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKP0;
	pin A11 = GND;
	pin A12 = GT123_CLKP0;
	pin A13 = GND;
	pin A14 = GT123_TXN0;
	pin A15 = GT123_VTTX;
	pin A16 = GT123_TXN1;
	pin A17 = IOB_N62_0;
	pin A18 = IOB_N73_2;
	pin A19 = IOB_N73_0;
	pin A20 = IOB_N74_2;
	pin A21 = TCK;
	pin A22 = GND;
	pin B1 = IOB_W190_0;
	pin B2 = IOB_N2_3;
	pin B3 = IOB_N4_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GT101_AVCCPLL0;
	pin B10 = GT101_CLKN0;
	pin B11 = GND;
	pin B12 = GT123_CLKN0;
	pin B13 = GT123_AVCCPLL0;
	pin B14 = GT123_TXP0;
	pin B15 = GND;
	pin B16 = GT123_TXP1;
	pin B17 = GND;
	pin B18 = IOB_N73_3;
	pin B19 = VCCO0;
	pin B20 = IOB_N74_3;
	pin B21 = IOB_E166_1;
	pin B22 = IOB_E166_0;
	pin C1 = IOB_W190_1;
	pin C2 = VCCO3;
	pin C3 = IOB_N1_3;
	pin C4 = IOB_N4_1;
	pin C5 = IOB_N5_1;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKP1;
	pin C12 = GND;
	pin C13 = GT123_RXN0;
	pin C14 = GND;
	pin C15 = GT123_RXN1;
	pin C16 = GND;
	pin C17 = IOB_N62_1;
	pin C18 = IOB_N74_0;
	pin C19 = IOB_N73_1;
	pin C20 = IOB_E148_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E148_0;
	pin D1 = IOB_W136_0;
	pin D2 = IOB_W136_1;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N1_1;
	pin D5 = IOB_N1_0;
	pin D6 = GND;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKN1;
	pin D12 = GT101_AVCCPLL1;
	pin D13 = GT123_RXP0;
	pin D14 = GT123_VTRX;
	pin D15 = GT123_RXP1;
	pin D16 = GND;
	pin D17 = IOB_N74_1;
	pin D18 = IOB_N71_1;
	pin D19 = IOB_N71_0;
	pin D20 = TMS;
	pin D21 = IOB_E126_1;
	pin D22 = IOB_E126_0;
	pin E1 = IOB_W122_0;
	pin E2 = GND;
	pin E3 = IOB_W122_1;
	pin E4 = IOB_W139_0;
	pin E5 = IOB_N2_1;
	pin E6 = IOB_N2_0;
	pin E7 = GND;
	pin E8 = GT101_AVTTRCAL;
	pin E9 = GT101_RREF;
	pin E10 = GT123_AVCC;
	pin E11 = GND;
	pin E12 = GT123_CLKP1;
	pin E13 = GT123_AVCCPLL1;
	pin E14 = GND;
	pin E15 = GND;
	pin E16 = IOB_N40_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E119_1;
	pin E21 = GND;
	pin E22 = IOB_E119_0;
	pin F1 = IOB_W120_0;
	pin F2 = IOB_W120_1;
	pin F3 = IOB_W139_1;
	pin F4 = VCCO3;
	pin F5 = IOB_W188_1;
	pin F6 = VCCO0;
	pin F7 = IOB_N5_3;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N38_2;
	pin F10 = IOB_N39_2;
	pin F11 = VCCAUX;
	pin F12 = GT123_CLKN1;
	pin F13 = GND;
	pin F14 = IOB_N40_3;
	pin F15 = IOB_N40_2;
	pin F16 = IOB_N40_0;
	pin F17 = IOB_N64_2;
	pin F18 = IOB_E189_1;
	pin F19 = IOB_E189_0;
	pin F20 = IOB_E124_0;
	pin F21 = IOB_E120_1;
	pin F22 = IOB_E120_0;
	pin G1 = IOB_W119_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W119_1;
	pin G4 = IOB_W133_0;
	pin G5 = GND;
	pin G6 = IOB_W188_0;
	pin G7 = IOB_W184_0;
	pin G8 = IOB_N38_3;
	pin G9 = IOB_N39_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N39_0;
	pin G12 = VCCAUX;
	pin G13 = IOB_N41_2;
	pin G14 = VCCO0;
	pin G15 = IOB_N62_2;
	pin G16 = IOB_N64_3;
	pin G17 = TDO;
	pin G18 = GND;
	pin G19 = IOB_E124_1;
	pin G20 = IOB_E116_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E116_0;
	pin H1 = IOB_W117_0;
	pin H2 = IOB_W117_1;
	pin H3 = IOB_W118_0;
	pin H4 = IOB_W133_1;
	pin H5 = IOB_W124_0;
	pin H6 = IOB_W184_1;
	pin H7 = GND;
	pin H8 = IOB_W186_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N38_1;
	pin H11 = IOB_N38_0;
	pin H12 = IOB_N39_1;
	pin H13 = IOB_N41_3;
	pin H14 = IOB_N62_3;
	pin H15 = VCCAUX;
	pin H16 = IOB_E167_1;
	pin H17 = IOB_E167_0;
	pin H18 = IOB_E122_1;
	pin H19 = IOB_E122_0;
	pin H20 = IOB_E118_0;
	pin H21 = IOB_E102_1;
	pin H22 = IOB_E102_0;
	pin J1 = IOB_W103_0;
	pin J2 = GND;
	pin J3 = IOB_W103_1;
	pin J4 = IOB_W118_1;
	pin J5 = VCCO3;
	pin J6 = IOB_W124_1;
	pin J7 = IOB_W186_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E151_1;
	pin J17 = IOB_E151_0;
	pin J18 = VCCO1;
	pin J19 = IOB_E118_1;
	pin J20 = IOB_E100_1;
	pin J21 = GND;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W102_0;
	pin K2 = IOB_W102_1;
	pin K3 = IOB_W101_0;
	pin K4 = IOB_W101_1;
	pin K5 = IOB_W116_0;
	pin K6 = IOB_W116_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_0;
	pin K17 = IOB_E103_1;
	pin K18 = IOB_E117_0;
	pin K19 = IOB_E117_1;
	pin K20 = IOB_E101_1;
	pin K21 = IOB_E98_1;
	pin K22 = IOB_E98_0;
	pin L1 = IOB_W94_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W94_1;
	pin L4 = IOB_W99_0;
	pin L5 = GND;
	pin L6 = IOB_W100_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E145_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E103_0;
	pin L18 = GND;
	pin L19 = IOB_E101_0;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W93_0;
	pin M2 = IOB_W93_1;
	pin M3 = IOB_W99_1;
	pin M4 = IOB_W98_0;
	pin M5 = IOB_W98_1;
	pin M6 = IOB_W100_1;
	pin M7 = IOB_W68_1;
	pin M8 = IOB_W68_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E53_1;
	pin M18 = IOB_E53_0;
	pin M19 = IOB_E99_0;
	pin M20 = IOB_E99_1;
	pin M21 = IOB_E93_1;
	pin M22 = IOB_E93_0;
	pin N1 = IOB_W90_0;
	pin N2 = GND;
	pin N3 = IOB_W90_1;
	pin N4 = IOB_W95_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W53_1;
	pin N7 = IOB_W53_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E59_0;
	pin N16 = IOB_E55_1;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E95_0;
	pin N20 = IOB_E90_1;
	pin N21 = GND;
	pin N22 = IOB_E90_0;
	pin P1 = IOB_W87_0;
	pin P2 = IOB_W87_1;
	pin P3 = IOB_W95_1;
	pin P4 = IOB_W21_0;
	pin P5 = IOB_W21_1;
	pin P6 = IOB_W56_1;
	pin P7 = IOB_W56_0;
	pin P8 = IOB_W2_0;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = IOB_E55_0;
	pin P17 = IOB_E30_1;
	pin P18 = IOB_E30_0;
	pin P19 = IOB_E68_1;
	pin P20 = IOB_E95_1;
	pin P21 = IOB_E87_1;
	pin P22 = IOB_E87_0;
	pin R1 = IOB_W84_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W84_1;
	pin R4 = IOB_W59_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W2_1;
	pin R8 = IOB_S5_0;
	pin R9 = IOB_S5_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S58_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S65_3;
	pin R14 = VCCINT;
	pin R15 = IOB_E32_1;
	pin R16 = IOB_E32_0;
	pin R17 = IOB_E27_1;
	pin R18 = GND;
	pin R19 = IOB_E68_0;
	pin R20 = IOB_E84_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E84_0;
	pin T1 = IOB_W81_0;
	pin T2 = IOB_W81_1;
	pin T3 = IOB_W59_1;
	pin T4 = IOB_W55_0;
	pin T5 = IOB_W16_0;
	pin T6 = IOB_W16_1;
	pin T7 = IOB_S1_3;
	pin T8 = IOB_S7_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S15_3;
	pin T11 = IOB_S58_2;
	pin T12 = IOB_S40_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S65_2;
	pin T15 = IOB_S58_1;
	pin T16 = VCCBATT;
	pin T17 = IOB_E27_0;
	pin T18 = IOB_E25_0;
	pin T19 = IOB_E25_1;
	pin T20 = IOB_E56_0;
	pin T21 = IOB_E81_1;
	pin T22 = IOB_E81_0;
	pin U1 = IOB_W78_0;
	pin U2 = GND;
	pin U3 = IOB_W78_1;
	pin U4 = IOB_W55_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S1_2;
	pin U7 = GND;
	pin U8 = IOB_S7_0;
	pin U9 = IOB_S11_3;
	pin U10 = IOB_S15_2;
	pin U11 = VCCAUX;
	pin U12 = IOB_S40_2;
	pin U13 = IOB_S62_2;
	pin U14 = IOB_S62_3;
	pin U15 = IOB_S58_0;
	pin U16 = IOB_S73_1;
	pin U17 = VFS;
	pin U18 = VCCO1;
	pin U19 = IOB_E56_1;
	pin U20 = IOB_E78_1;
	pin U21 = GND;
	pin U22 = IOB_E78_0;
	pin V1 = IOB_W75_0;
	pin V2 = IOB_W75_1;
	pin V3 = IOB_W18_0;
	pin V4 = GND;
	pin V5 = IOB_W18_1;
	pin V6 = VCCAUX;
	pin V7 = IOB_S5_3;
	pin V8 = VCCO2;
	pin V9 = IOB_S11_2;
	pin V10 = GND;
	pin V11 = IOB_S18_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S61_3;
	pin V14 = GND;
	pin V15 = IOB_S73_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S74_1;
	pin V18 = CMP_CS_B;
	pin V19 = IOB_E22_1;
	pin V20 = IOB_E22_0;
	pin V21 = IOB_E75_1;
	pin V22 = IOB_E75_0;
	pin W1 = IOB_W72_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W72_1;
	pin W4 = IOB_W5_1;
	pin W5 = VCCO2;
	pin W6 = IOB_S4_3;
	pin W7 = GND;
	pin W8 = IOB_S5_2;
	pin W9 = IOB_S14_3;
	pin W10 = IOB_S16_3;
	pin W11 = IOB_S18_2;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S61_2;
	pin W14 = IOB_S59_3;
	pin W15 = IOB_S62_0;
	pin W16 = GND;
	pin W17 = IOB_S71_1;
	pin W18 = IOB_S74_0;
	pin W19 = GND;
	pin W20 = IOB_E72_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E72_0;
	pin Y1 = IOB_W69_0;
	pin Y2 = IOB_W69_1;
	pin Y3 = IOB_W5_0;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S4_2;
	pin Y7 = IOB_S15_1;
	pin Y8 = IOB_S14_2;
	pin Y9 = IOB_S18_1;
	pin Y10 = IOB_S16_2;
	pin Y11 = IOB_S39_1;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S40_1;
	pin Y14 = IOB_S59_2;
	pin Y15 = IOB_S59_1;
	pin Y16 = IOB_S62_1;
	pin Y17 = IOB_S64_1;
	pin Y18 = IOB_S71_0;
	pin Y19 = IOB_S65_1;
	pin Y20 = IOB_S74_3;
	pin Y21 = IOB_E69_1;
	pin Y22 = IOB_E69_0;
	pin AA1 = IOB_W23_0;
	pin AA2 = IOB_W23_1;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S2_1;
	pin AA5 = GND;
	pin AA6 = IOB_S14_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S16_1;
	pin AA9 = GND;
	pin AA10 = IOB_S19_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S39_3;
	pin AA13 = GND;
	pin AA14 = IOB_S70_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S61_1;
	pin AA17 = GND;
	pin AA18 = IOB_S64_3;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S73_3;
	pin AA21 = IOB_S74_2;
	pin AA22 = SUSPEND;
	pin AB1 = GND;
	pin AB2 = PROG_B;
	pin AB3 = VCCO2;
	pin AB4 = IOB_S2_0;
	pin AB5 = IOB_S2_2;
	pin AB6 = IOB_S14_0;
	pin AB7 = IOB_S15_0;
	pin AB8 = IOB_S16_0;
	pin AB9 = IOB_S18_0;
	pin AB10 = IOB_S19_0;
	pin AB11 = IOB_S39_0;
	pin AB12 = IOB_S39_2;
	pin AB13 = IOB_S40_0;
	pin AB14 = IOB_S70_2;
	pin AB15 = IOB_S59_0;
	pin AB16 = IOB_S61_0;
	pin AB17 = IOB_S64_0;
	pin AB18 = IOB_S64_2;
	pin AB19 = IOB_S65_0;
	pin AB20 = IOB_S73_2;
	pin AB21 = DONE;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150t-fgg676 xq6slx150t-fg676 xq6slx150t-fgg676
bond BOND37 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N10_0;
	pin A3 = IOB_N10_1;
	pin A4 = IOB_N16_0;
	pin A5 = IOB_N18_0;
	pin A6 = GT101_TXN0;
	pin A7 = GT101_VTTX;
	pin A8 = GT101_TXN1;
	pin A9 = GND;
	pin A10 = GT101_CLKN0;
	pin A11 = GND;
	pin A12 = IOB_N40_2;
	pin A13 = IOB_N39_0;
	pin A14 = IOB_N40_0;
	pin A15 = GND;
	pin A16 = GT123_CLKN1;
	pin A17 = GND;
	pin A18 = GT123_TXN0;
	pin A19 = GT123_VTTX;
	pin A20 = GT123_TXN1;
	pin A21 = GND;
	pin A22 = IOB_N73_2;
	pin A23 = IOB_N74_2;
	pin A24 = TCK;
	pin A25 = IOB_E188_0;
	pin A26 = GND;
	pin B1 = IOB_W167_0;
	pin B2 = IOB_W167_1;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N16_1;
	pin B5 = IOB_N18_1;
	pin B6 = GT101_TXP0;
	pin B7 = GND;
	pin B8 = GT101_TXP1;
	pin B9 = GND;
	pin B10 = GT101_CLKP0;
	pin B11 = GT101_AVCCPLL0;
	pin B12 = IOB_N40_3;
	pin B13 = VCCO0;
	pin B14 = IOB_N40_1;
	pin B15 = GT123_AVCCPLL1;
	pin B16 = GT123_CLKP1;
	pin B17 = GND;
	pin B18 = GT123_TXP0;
	pin B19 = GND;
	pin B20 = GT123_TXP1;
	pin B21 = IOB_N70_2;
	pin B22 = IOB_N73_3;
	pin B23 = IOB_N74_3;
	pin B24 = IOB_E188_1;
	pin B25 = IOB_E165_1;
	pin B26 = IOB_E165_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_N2_1;
	pin C4 = VCCO0;
	pin C5 = IOB_N11_0;
	pin C6 = GND;
	pin C7 = GT101_RXN0;
	pin C8 = GND;
	pin C9 = GT101_RXN1;
	pin C10 = GT101_AVCC;
	pin C11 = GT101_CLKN1;
	pin C12 = GT101_AVCCPLL1;
	pin C13 = IOB_N39_1;
	pin C14 = GT123_AVCCPLL0;
	pin C15 = GT123_CLKN0;
	pin C16 = GT123_AVCC;
	pin C17 = GT123_RXN0;
	pin C18 = GND;
	pin C19 = GT123_RXN1;
	pin C20 = GND;
	pin C21 = IOB_N70_3;
	pin C22 = VCCO0;
	pin C23 = TDI;
	pin C24 = IOB_E184_0;
	pin C25 = IOB_E166_1;
	pin C26 = IOB_E166_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = IOB_N11_1;
	pin D6 = VCCAUX;
	pin D7 = GT101_RXP0;
	pin D8 = GT101_VTRX;
	pin D9 = GT101_RXP1;
	pin D10 = GND;
	pin D11 = GT101_CLKP1;
	pin D12 = GND;
	pin D13 = IOB_N39_2;
	pin D14 = GND;
	pin D15 = GT123_CLKP0;
	pin D16 = GND;
	pin D17 = GT123_RXP0;
	pin D18 = GT123_VTRX;
	pin D19 = GT123_RXP1;
	pin D20 = VCCAUX;
	pin D21 = IOB_N74_1;
	pin D22 = IOB_N74_0;
	pin D23 = IOB_E184_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W186_0;
	pin E4 = IOB_W186_1;
	pin E5 = IOB_N5_0;
	pin E6 = IOB_N5_1;
	pin E7 = GND;
	pin E8 = IOB_N11_2;
	pin E9 = GT101_RREF;
	pin E10 = IOB_N18_2;
	pin E11 = GT101_AVTTRCAL;
	pin E12 = IOB_N36_0;
	pin E13 = IOB_N39_3;
	pin E14 = IOB_N43_2;
	pin E15 = GND;
	pin E16 = IOB_N62_2;
	pin E17 = VCCAUX;
	pin E18 = IOB_N64_2;
	pin E19 = GND;
	pin E20 = IOB_N68_2;
	pin E21 = VCCO0;
	pin E22 = GND;
	pin E23 = IOB_E180_1;
	pin E24 = IOB_E180_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_N4_2;
	pin F6 = IOB_N2_2;
	pin F7 = IOB_N2_3;
	pin F8 = VCCO0;
	pin F9 = IOB_N11_3;
	pin F10 = IOB_N18_3;
	pin F11 = IOB_N36_2;
	pin F12 = IOB_N36_1;
	pin F13 = VCCO0;
	pin F14 = IOB_N43_3;
	pin F15 = IOB_N62_0;
	pin F16 = IOB_N62_3;
	pin F17 = IOB_N67_0;
	pin F18 = IOB_N64_3;
	pin F19 = IOB_N73_0;
	pin F20 = IOB_N68_3;
	pin F21 = TMS;
	pin F22 = IOB_E182_1;
	pin F23 = IOB_E162_1;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W181_0;
	pin G4 = IOB_W181_1;
	pin G5 = VCCAUX;
	pin G6 = IOB_N4_3;
	pin G7 = IOB_N1_2;
	pin G8 = IOB_N1_0;
	pin G9 = IOB_N10_2;
	pin G10 = IOB_N16_2;
	pin G11 = IOB_N38_2;
	pin G12 = IOB_N36_3;
	pin G13 = IOB_N38_0;
	pin G14 = GND;
	pin G15 = IOB_N62_1;
	pin G16 = IOB_N67_1;
	pin G17 = IOB_N68_0;
	pin G18 = VCCO0;
	pin G19 = IOB_N73_1;
	pin G20 = IOB_E189_0;
	pin G21 = TDO;
	pin G22 = VCCO5;
	pin G23 = IOB_E182_0;
	pin G24 = IOB_E162_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W190_0;
	pin H6 = IOB_W190_1;
	pin H7 = IOB_N1_3;
	pin H8 = IOB_N1_1;
	pin H9 = IOB_N10_3;
	pin H10 = IOB_N16_3;
	pin H11 = VCCO0;
	pin H12 = IOB_N38_1;
	pin H13 = IOB_N41_0;
	pin H14 = IOB_N44_2;
	pin H15 = IOB_N58_2;
	pin H16 = VCCO0;
	pin H17 = IOB_N68_1;
	pin H18 = IOB_N71_1;
	pin H19 = IOB_N71_0;
	pin H20 = IOB_E189_1;
	pin H21 = IOB_E183_1;
	pin H22 = IOB_E183_0;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W165_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W182_0;
	pin J8 = GND;
	pin J9 = IOB_W182_1;
	pin J10 = VCCAUX;
	pin J11 = IOB_N38_3;
	pin J12 = IOB_N41_2;
	pin J13 = IOB_N41_1;
	pin J14 = VCCO0;
	pin J15 = IOB_N58_3;
	pin J16 = IOB_N61_1;
	pin J17 = IOB_N61_0;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E181_1;
	pin J21 = VCCO5;
	pin J22 = IOB_E181_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W165_1;
	pin K6 = IOB_W188_0;
	pin K7 = IOB_W188_1;
	pin K8 = IOB_W184_0;
	pin K9 = IOB_W184_1;
	pin K10 = IOB_W180_0;
	pin K11 = VCCINT;
	pin K12 = IOB_N41_3;
	pin K13 = VCCAUX;
	pin K14 = IOB_N44_3;
	pin K15 = VCCAUX;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E186_1;
	pin K19 = IOB_E186_0;
	pin K20 = IOB_E167_0;
	pin K21 = IOB_E164_1;
	pin K22 = IOB_E164_0;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W163_0;
	pin L4 = IOB_W163_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W166_0;
	pin L7 = IOB_W166_1;
	pin L8 = IOB_W162_0;
	pin L9 = IOB_W162_1;
	pin L10 = IOB_W180_1;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = VCCAUX;
	pin L19 = IOB_E167_1;
	pin L20 = IOB_E127_1;
	pin L21 = IOB_E127_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W132_1;
	pin M5 = GND;
	pin M6 = IOB_W164_0;
	pin M7 = VCCO4;
	pin M8 = IOB_W164_1;
	pin M9 = IOB_W127_0;
	pin M10 = IOB_W127_1;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = VCCINT;
	pin M14 = VCCINT;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = VCCAUX;
	pin M18 = IOB_E163_1;
	pin M19 = IOB_E163_0;
	pin M20 = VCCO5;
	pin M21 = IOB_E132_1;
	pin M22 = GND;
	pin M23 = IOB_E132_0;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W132_0;
	pin N4 = IOB_W122_0;
	pin N5 = IOB_W122_1;
	pin N6 = IOB_W116_1;
	pin N7 = IOB_W118_0;
	pin N8 = IOB_W118_1;
	pin N9 = IOB_W124_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = IOB_E126_1;
	pin N18 = IOB_E126_0;
	pin N19 = IOB_E122_1;
	pin N20 = IOB_E122_0;
	pin N21 = IOB_E120_1;
	pin N22 = IOB_E120_0;
	pin N23 = IOB_E118_1;
	pin N24 = IOB_E118_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W116_0;
	pin P7 = GND;
	pin P8 = IOB_W120_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W124_1;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E119_1;
	pin P18 = VCCO1;
	pin P19 = IOB_E119_0;
	pin P20 = GND;
	pin P21 = IOB_E116_1;
	pin P22 = IOB_E116_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E102_1;
	pin P25 = GND;
	pin P26 = IOB_E102_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W119_0;
	pin R4 = IOB_W119_1;
	pin R5 = IOB_W117_0;
	pin R6 = IOB_W98_0;
	pin R7 = IOB_W98_1;
	pin R8 = IOB_W100_1;
	pin R9 = IOB_W120_1;
	pin R10 = IOB_W102_1;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = IOB_E117_1;
	pin R19 = IOB_E117_0;
	pin R20 = IOB_E103_1;
	pin R21 = IOB_E103_0;
	pin R22 = VCCAUX;
	pin R23 = IOB_E101_1;
	pin R24 = IOB_E101_0;
	pin R25 = IOB_E98_1;
	pin R26 = IOB_E98_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W101_0;
	pin T5 = GND;
	pin T6 = IOB_W68_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W100_0;
	pin T9 = IOB_W102_0;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = IOB_E41_1;
	pin T20 = IOB_E41_0;
	pin T21 = GND;
	pin T22 = IOB_E100_1;
	pin T23 = IOB_E100_0;
	pin T24 = IOB_E93_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E93_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W23_0;
	pin U4 = IOB_W23_1;
	pin U5 = IOB_W101_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W68_1;
	pin U8 = IOB_W41_0;
	pin U9 = IOB_W41_1;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = VCCAUX;
	pin U13 = IOB_S41_3;
	pin U14 = VCCAUX;
	pin U15 = IOB_S62_1;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCAUX;
	pin U19 = IOB_E37_1;
	pin U20 = IOB_E37_0;
	pin U21 = IOB_E68_1;
	pin U22 = IOB_E68_0;
	pin U23 = IOB_E99_1;
	pin U24 = IOB_E99_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W39_1;
	pin V6 = IOB_W21_0;
	pin V7 = IOB_W21_1;
	pin V8 = GND;
	pin V9 = VCCAUX;
	pin V10 = IOB_S15_2;
	pin V11 = IOB_S15_3;
	pin V12 = IOB_S36_3;
	pin V13 = IOB_S41_2;
	pin V14 = IOB_S43_1;
	pin V15 = IOB_S43_0;
	pin V16 = IOB_S62_0;
	pin V17 = VCCAUX;
	pin V18 = IOB_S65_3;
	pin V19 = RFUSE;
	pin V20 = IOB_E34_1;
	pin V21 = IOB_E34_0;
	pin V22 = VCCBATT;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W39_0;
	pin W6 = VCCO3;
	pin W7 = IOB_S2_2;
	pin W8 = IOB_S2_3;
	pin W9 = IOB_S11_2;
	pin W10 = IOB_S11_3;
	pin W11 = VCCO2;
	pin W12 = IOB_S36_2;
	pin W13 = VCCAUX;
	pin W14 = IOB_S38_1;
	pin W15 = VCCO2;
	pin W16 = IOB_S61_1;
	pin W17 = IOB_S64_3;
	pin W18 = IOB_S64_2;
	pin W19 = IOB_S65_2;
	pin W20 = IOB_S73_1;
	pin W21 = VCCO1;
	pin W22 = VFS;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E87_1;
	pin W26 = IOB_E87_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W16_0;
	pin Y6 = IOB_W16_1;
	pin Y7 = GND;
	pin Y8 = VCCO2;
	pin Y9 = IOB_S10_3;
	pin Y10 = GND;
	pin Y11 = IOB_S19_1;
	pin Y12 = IOB_S38_3;
	pin Y13 = IOB_S38_0;
	pin Y14 = GND;
	pin Y15 = IOB_S44_1;
	pin Y16 = IOB_S61_0;
	pin Y17 = IOB_S62_3;
	pin Y18 = VCCO2;
	pin Y19 = CMP_CS_B;
	pin Y20 = IOB_S73_0;
	pin Y21 = IOB_S74_1;
	pin Y22 = SUSPEND;
	pin Y23 = GND;
	pin Y24 = IOB_E72_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E72_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W5_0;
	pin AA4 = IOB_W5_1;
	pin AA5 = VCCAUX;
	pin AA6 = IOB_S1_2;
	pin AA7 = IOB_S1_3;
	pin AA8 = IOB_S10_2;
	pin AA9 = IOB_S15_1;
	pin AA10 = IOB_S14_3;
	pin AA11 = IOB_S19_0;
	pin AA12 = IOB_S38_2;
	pin AA13 = IOB_S36_0;
	pin AA14 = VCCO2;
	pin AA15 = IOB_S41_1;
	pin AA16 = IOB_S44_0;
	pin AA17 = IOB_S62_2;
	pin AA18 = IOB_S59_3;
	pin AA19 = IOB_S61_3;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S64_1;
	pin AA22 = IOB_S74_0;
	pin AA23 = IOB_E39_1;
	pin AA24 = IOB_E39_0;
	pin AA25 = IOB_E84_1;
	pin AA26 = IOB_E84_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W18_1;
	pin AB5 = IOB_W2_1;
	pin AB6 = VCCO2;
	pin AB7 = IOB_S10_1;
	pin AB8 = VCCAUX;
	pin AB9 = IOB_S15_0;
	pin AB10 = GT245_RREF;
	pin AB11 = IOB_S14_2;
	pin AB12 = GT245_AVTTRCAL;
	pin AB13 = IOB_S36_1;
	pin AB14 = IOB_S40_1;
	pin AB15 = IOB_S41_0;
	pin AB16 = GND;
	pin AB17 = IOB_S59_2;
	pin AB18 = VCCAUX;
	pin AB19 = IOB_S61_2;
	pin AB20 = GND;
	pin AB21 = IOB_S64_0;
	pin AB22 = IOB_S71_1;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W18_0;
	pin AC4 = IOB_W2_0;
	pin AC5 = IOB_S4_1;
	pin AC6 = IOB_S10_0;
	pin AC7 = VCCAUX;
	pin AC8 = GT245_RXP0;
	pin AC9 = GT245_VTRX;
	pin AC10 = GT245_RXP1;
	pin AC11 = GND;
	pin AC12 = GT245_CLKP1;
	pin AC13 = GND;
	pin AC14 = IOB_S40_0;
	pin AC15 = GND;
	pin AC16 = GT267_CLKP0;
	pin AC17 = GND;
	pin AC18 = GT267_RXP0;
	pin AC19 = GT267_VTRX;
	pin AC20 = GT267_RXP1;
	pin AC21 = VCCAUX;
	pin AC22 = IOB_S71_0;
	pin AC23 = IOB_E22_1;
	pin AC24 = IOB_E22_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_S2_1;
	pin AD5 = IOB_S4_0;
	pin AD6 = IOB_S14_1;
	pin AD7 = GND;
	pin AD8 = GT245_RXN0;
	pin AD9 = GND;
	pin AD10 = GT245_RXN1;
	pin AD11 = GT245_AVCC;
	pin AD12 = GT245_CLKN1;
	pin AD13 = GT245_AVCCPLL1;
	pin AD14 = IOB_S39_1;
	pin AD15 = GT267_AVCCPLL0;
	pin AD16 = GT267_CLKN0;
	pin AD17 = GT267_AVCC;
	pin AD18 = GT267_RXN0;
	pin AD19 = GND;
	pin AD20 = GT267_RXN1;
	pin AD21 = GND;
	pin AD22 = IOB_S65_1;
	pin AD23 = IOB_S73_3;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_S1_1;
	pin AE4 = VCCO2;
	pin AE5 = IOB_S11_1;
	pin AE6 = GND;
	pin AE7 = GT245_TXP0;
	pin AE8 = GND;
	pin AE9 = GT245_TXP1;
	pin AE10 = GND;
	pin AE11 = GT245_CLKP0;
	pin AE12 = GT245_AVCCPLL0;
	pin AE13 = IOB_S39_3;
	pin AE14 = VCCO2;
	pin AE15 = IOB_S40_3;
	pin AE16 = GT267_AVCCPLL1;
	pin AE17 = GT267_CLKP1;
	pin AE18 = GND;
	pin AE19 = GT267_TXP0;
	pin AE20 = GND;
	pin AE21 = GT267_TXP1;
	pin AE22 = GND;
	pin AE23 = VCCO2;
	pin AE24 = IOB_S74_3;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = PROG_B;
	pin AF3 = IOB_S1_0;
	pin AF4 = IOB_S2_0;
	pin AF5 = IOB_S11_0;
	pin AF6 = IOB_S14_0;
	pin AF7 = GT245_TXN0;
	pin AF8 = GT245_VTTX;
	pin AF9 = GT245_TXN1;
	pin AF10 = GND;
	pin AF11 = GT245_CLKN0;
	pin AF12 = GND;
	pin AF13 = IOB_S39_2;
	pin AF14 = IOB_S39_0;
	pin AF15 = IOB_S40_2;
	pin AF16 = GND;
	pin AF17 = GT267_CLKN1;
	pin AF18 = GND;
	pin AF19 = GT267_TXN0;
	pin AF20 = GT267_VTTX;
	pin AF21 = GT267_TXN1;
	pin AF22 = IOB_S65_0;
	pin AF23 = IOB_S73_2;
	pin AF24 = IOB_S74_2;
	pin AF25 = DONE;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S44_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150t-fgg900
bond BOND38 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_W183_0;
	pin A3 = IOB_W180_0;
	pin A4 = IOB_W184_0;
	pin A5 = IOB_W188_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N10_2;
	pin A8 = GND;
	pin A9 = GT101_TXN0;
	pin A10 = GT101_VTTX;
	pin A11 = GT101_TXN1;
	pin A12 = GND;
	pin A13 = GT101_CLKN0;
	pin A14 = GND;
	pin A15 = IOB_N39_0;
	pin A16 = IOB_N40_2;
	pin A17 = IOB_N41_2;
	pin A18 = GND;
	pin A19 = GT123_CLKN1;
	pin A20 = GND;
	pin A21 = GT123_TXN0;
	pin A22 = GT123_VTTX;
	pin A23 = GT123_TXN1;
	pin A24 = GND;
	pin A25 = IOB_N73_2;
	pin A26 = IOB_E186_0;
	pin A27 = IOB_E183_0;
	pin A28 = IOB_E188_1;
	pin A29 = IOB_E188_0;
	pin A30 = GND;
	pin B1 = IOB_W162_0;
	pin B2 = IOB_W183_1;
	pin B3 = IOB_W180_1;
	pin B4 = VCCO4;
	pin B5 = IOB_W188_1;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N10_3;
	pin B8 = GND;
	pin B9 = GT101_TXP0;
	pin B10 = GND;
	pin B11 = GT101_TXP1;
	pin B12 = GND;
	pin B13 = GT101_CLKP0;
	pin B14 = GT101_AVCCPLL0;
	pin B15 = IOB_N39_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N41_3;
	pin B18 = GT123_AVCCPLL1;
	pin B19 = GT123_CLKP1;
	pin B20 = GND;
	pin B21 = GT123_TXP0;
	pin B22 = GND;
	pin B23 = GT123_TXP1;
	pin B24 = GND;
	pin B25 = IOB_N73_3;
	pin B26 = GND;
	pin B27 = IOB_E183_1;
	pin B28 = VCCO5;
	pin B29 = IOB_E184_1;
	pin B30 = IOB_E184_0;
	pin C1 = IOB_W162_1;
	pin C2 = VCCO4;
	pin C3 = GND;
	pin C4 = IOB_W184_1;
	pin C5 = IOB_W182_0;
	pin C6 = IOB_N2_0;
	pin C7 = VCCO0;
	pin C8 = IOB_N8_0;
	pin C9 = GND;
	pin C10 = GT101_RXN0;
	pin C11 = GND;
	pin C12 = GT101_RXN1;
	pin C13 = GT101_AVCC;
	pin C14 = GT101_CLKN1;
	pin C15 = GT101_AVCCPLL1;
	pin C16 = IOB_N40_3;
	pin C17 = GT123_AVCCPLL0;
	pin C18 = GT123_CLKN0;
	pin C19 = GT123_AVCC;
	pin C20 = GT123_RXN0;
	pin C21 = GND;
	pin C22 = GT123_RXN1;
	pin C23 = GND;
	pin C24 = IOB_N73_0;
	pin C25 = VCCO0;
	pin C26 = IOB_E186_1;
	pin C27 = IOB_E167_0;
	pin C28 = GND;
	pin C29 = IOB_E180_1;
	pin C30 = IOB_E180_0;
	pin D1 = IOB_W167_0;
	pin D2 = IOB_W167_1;
	pin D3 = IOB_W166_0;
	pin D4 = IOB_W166_1;
	pin D5 = IOB_W182_1;
	pin D6 = IOB_N2_1;
	pin D7 = IOB_N4_0;
	pin D8 = IOB_N8_1;
	pin D9 = VCCAUX;
	pin D10 = GT101_RXP0;
	pin D11 = GT101_VTRX;
	pin D12 = GT101_RXP1;
	pin D13 = GND;
	pin D14 = GT101_CLKP1;
	pin D15 = GND;
	pin D16 = IOB_N40_0;
	pin D17 = GND;
	pin D18 = GT123_CLKP0;
	pin D19 = GND;
	pin D20 = GT123_RXP0;
	pin D21 = GT123_VTRX;
	pin D22 = GT123_RXP1;
	pin D23 = VCCAUX;
	pin D24 = IOB_N73_1;
	pin D25 = IOB_N74_0;
	pin D26 = IOB_E181_0;
	pin D27 = IOB_E167_1;
	pin D28 = IOB_E166_1;
	pin D29 = VCCO5;
	pin D30 = IOB_E166_0;
	pin E1 = IOB_W165_0;
	pin E2 = GND;
	pin E3 = IOB_W165_1;
	pin E4 = IOB_W164_0;
	pin E5 = IOB_W164_1;
	pin E6 = IOB_N1_0;
	pin E7 = IOB_N4_1;
	pin E8 = IOB_N7_0;
	pin E9 = IOB_N11_0;
	pin E10 = GND;
	pin E11 = IOB_N14_0;
	pin E12 = GT101_RREF;
	pin E13 = IOB_N18_0;
	pin E14 = GT101_AVTTRCAL;
	pin E15 = IOB_N38_0;
	pin E16 = IOB_N40_1;
	pin E17 = IOB_N61_0;
	pin E18 = GND;
	pin E19 = IOB_N62_0;
	pin E20 = GND;
	pin E21 = IOB_N67_0;
	pin E22 = GND;
	pin E23 = IOB_N70_0;
	pin E24 = IOB_N71_0;
	pin E25 = IOB_N74_1;
	pin E26 = IOB_E181_1;
	pin E27 = IOB_E165_1;
	pin E28 = IOB_E165_0;
	pin E29 = IOB_E164_1;
	pin E30 = IOB_E164_0;
	pin F1 = IOB_W163_0;
	pin F2 = IOB_W163_1;
	pin F3 = IOB_W181_0;
	pin F4 = IOB_W181_1;
	pin F5 = GND;
	pin F6 = IOB_N1_1;
	pin F7 = GND;
	pin F8 = IOB_N7_1;
	pin F9 = IOB_N11_1;
	pin F10 = IOB_N10_0;
	pin F11 = IOB_N14_1;
	pin F12 = IOB_N16_0;
	pin F13 = IOB_N18_1;
	pin F14 = IOB_N19_0;
	pin F15 = IOB_N38_1;
	pin F16 = VCCO0;
	pin F17 = IOB_N61_1;
	pin F18 = IOB_N59_0;
	pin F19 = IOB_N62_1;
	pin F20 = IOB_N65_0;
	pin F21 = IOB_N67_1;
	pin F22 = IOB_N68_0;
	pin F23 = IOB_N70_1;
	pin F24 = IOB_N71_1;
	pin F25 = IOB_E189_0;
	pin F26 = IOB_E182_1;
	pin F27 = IOB_E182_0;
	pin F28 = IOB_E157_1;
	pin F29 = GND;
	pin F30 = IOB_E157_0;
	pin G1 = IOB_W158_0;
	pin G2 = VCCO4;
	pin G3 = IOB_W158_1;
	pin G4 = IOB_W186_0;
	pin G5 = IOB_W186_1;
	pin G6 = VCCAUX;
	pin G7 = IOB_N4_2;
	pin G8 = VCCO0;
	pin G9 = IOB_N1_2;
	pin G10 = IOB_N10_1;
	pin G11 = IOB_N15_0;
	pin G12 = IOB_N16_1;
	pin G13 = VCCO0;
	pin G14 = IOB_N19_1;
	pin G15 = IOB_N39_2;
	pin G16 = IOB_N59_2;
	pin G17 = IOB_N58_0;
	pin G18 = IOB_N59_1;
	pin G19 = IOB_N64_0;
	pin G20 = IOB_N65_1;
	pin G21 = IOB_N71_2;
	pin G22 = IOB_N68_1;
	pin G23 = VCCO0;
	pin G24 = GND;
	pin G25 = IOB_E189_1;
	pin G26 = VCCO5;
	pin G27 = IOB_E158_1;
	pin G28 = IOB_E158_0;
	pin G29 = IOB_E151_1;
	pin G30 = IOB_E151_0;
	pin H1 = IOB_W157_0;
	pin H2 = IOB_W157_1;
	pin H3 = IOB_W148_0;
	pin H4 = IOB_W148_1;
	pin H5 = VCCO4;
	pin H6 = IOB_W190_0;
	pin H7 = IOB_N4_3;
	pin H8 = IOB_N2_2;
	pin H9 = IOB_N1_3;
	pin H10 = VCCO0;
	pin H11 = IOB_N15_1;
	pin H12 = IOB_N14_2;
	pin H13 = IOB_N15_2;
	pin H14 = IOB_N38_2;
	pin H15 = IOB_N39_3;
	pin H16 = IOB_N59_3;
	pin H17 = IOB_N58_1;
	pin H18 = IOB_N65_2;
	pin H19 = IOB_N64_1;
	pin H20 = VCCO0;
	pin H21 = IOB_N71_3;
	pin H22 = IOB_N74_2;
	pin H23 = TCK;
	pin H24 = VCCAUX;
	pin H25 = TDO;
	pin H26 = IOB_E163_1;
	pin H27 = IOB_E163_0;
	pin H28 = IOB_E148_1;
	pin H29 = VCCO5;
	pin H30 = IOB_E148_0;
	pin J1 = IOB_W151_0;
	pin J2 = GND;
	pin J3 = IOB_W151_1;
	pin J4 = IOB_W154_0;
	pin J5 = IOB_W154_1;
	pin J6 = IOB_W190_1;
	pin J7 = VCCAUX;
	pin J8 = IOB_N2_3;
	pin J9 = VCCAUX;
	pin J10 = IOB_N7_2;
	pin J11 = GND;
	pin J12 = IOB_N14_3;
	pin J13 = IOB_N15_3;
	pin J14 = IOB_N38_3;
	pin J15 = VCCAUX;
	pin J16 = GND;
	pin J17 = VCCO0;
	pin J18 = IOB_N65_3;
	pin J19 = IOB_N62_2;
	pin J20 = IOB_N67_2;
	pin J21 = GND;
	pin J22 = IOB_N74_3;
	pin J23 = VCCAUX;
	pin J24 = TDI;
	pin J25 = VCCO5;
	pin J26 = GND;
	pin J27 = IOB_E159_1;
	pin J28 = IOB_E159_0;
	pin J29 = IOB_E154_1;
	pin J30 = IOB_E154_0;
	pin K1 = IOB_W139_0;
	pin K2 = IOB_W139_1;
	pin K3 = IOB_W159_0;
	pin K4 = IOB_W159_1;
	pin K5 = GND;
	pin K6 = VCCO4;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = IOB_N7_3;
	pin K11 = IOB_N8_2;
	pin K12 = IOB_N11_2;
	pin K13 = VCCO0;
	pin K14 = IOB_N18_2;
	pin K15 = IOB_N19_2;
	pin K16 = GND;
	pin K17 = IOB_N58_2;
	pin K18 = GND;
	pin K19 = IOB_N62_3;
	pin K20 = IOB_N67_3;
	pin K21 = IOB_N70_2;
	pin K22 = GND;
	pin K23 = GND;
	pin K24 = VCCO5;
	pin K25 = TMS;
	pin K26 = IOB_E162_1;
	pin K27 = IOB_E162_0;
	pin K28 = IOB_E139_1;
	pin K29 = GND;
	pin K30 = IOB_E139_0;
	pin L1 = IOB_W136_0;
	pin L2 = VCCO4;
	pin L3 = IOB_W136_1;
	pin L4 = IOB_W142_0;
	pin L5 = IOB_W142_1;
	pin L6 = IOB_W132_0;
	pin L7 = IOB_W132_1;
	pin L8 = GND;
	pin L9 = VCCO0;
	pin L10 = IOB_N5_2;
	pin L11 = IOB_N8_3;
	pin L12 = IOB_N11_3;
	pin L13 = IOB_N16_2;
	pin L14 = IOB_N18_3;
	pin L15 = VCCO0;
	pin L16 = GND;
	pin L17 = IOB_N58_3;
	pin L18 = IOB_N61_2;
	pin L19 = IOB_N64_2;
	pin L20 = IOB_N68_2;
	pin L21 = IOB_N70_3;
	pin L22 = VCCAUX;
	pin L23 = GND;
	pin L24 = IOB_E127_1;
	pin L25 = IOB_E127_0;
	pin L26 = VCCO5;
	pin L27 = IOB_E145_1;
	pin L28 = IOB_E145_0;
	pin L29 = IOB_E142_1;
	pin L30 = IOB_E142_0;
	pin M1 = IOB_W133_0;
	pin M2 = IOB_W133_1;
	pin M3 = IOB_W145_0;
	pin M4 = IOB_W145_1;
	pin M5 = VCCO4;
	pin M6 = IOB_W127_0;
	pin M7 = IOB_W127_1;
	pin M8 = VCCO3;
	pin M9 = GND;
	pin M10 = IOB_N5_3;
	pin M11 = VCCAUX;
	pin M12 = GND;
	pin M13 = IOB_N16_3;
	pin M14 = VCCAUX;
	pin M15 = IOB_N19_3;
	pin M16 = GND;
	pin M17 = VCCO0;
	pin M18 = IOB_N61_3;
	pin M19 = IOB_N64_3;
	pin M20 = IOB_N68_3;
	pin M21 = VCCO0;
	pin M22 = GND;
	pin M23 = IOB_E126_1;
	pin M24 = IOB_E126_0;
	pin M25 = VCCAUX;
	pin M26 = IOB_E136_1;
	pin M27 = IOB_E136_0;
	pin M28 = IOB_E133_1;
	pin M29 = VCCO5;
	pin M30 = IOB_E133_0;
	pin N1 = IOB_W124_0;
	pin N2 = GND;
	pin N3 = IOB_W124_1;
	pin N4 = IOB_W120_0;
	pin N5 = IOB_W120_1;
	pin N6 = VCCAUX;
	pin N7 = IOB_W68_0;
	pin N8 = IOB_W68_1;
	pin N9 = IOB_W56_0;
	pin N10 = IOB_W56_1;
	pin N11 = VCCINT;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = GND;
	pin N23 = VCCO1;
	pin N24 = IOB_E132_1;
	pin N25 = IOB_E132_0;
	pin N26 = GND;
	pin N27 = IOB_E122_1;
	pin N28 = IOB_E122_0;
	pin N29 = IOB_E124_1;
	pin N30 = IOB_E124_0;
	pin P1 = IOB_W122_0;
	pin P2 = IOB_W122_1;
	pin P3 = IOB_W119_0;
	pin P4 = IOB_W119_1;
	pin P5 = GND;
	pin P6 = IOB_W126_0;
	pin P7 = IOB_W126_1;
	pin P8 = GND;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCCO1;
	pin P22 = IOB_E64_1;
	pin P23 = IOB_E64_0;
	pin P24 = IOB_E59_1;
	pin P25 = IOB_E59_0;
	pin P26 = IOB_E119_1;
	pin P27 = IOB_E119_0;
	pin P28 = IOB_E120_1;
	pin P29 = GND;
	pin P30 = IOB_E120_0;
	pin R1 = IOB_W118_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W118_1;
	pin R4 = IOB_W117_0;
	pin R5 = IOB_W117_1;
	pin R6 = IOB_W61_0;
	pin R7 = IOB_W61_1;
	pin R8 = VCCO3;
	pin R9 = GND;
	pin R10 = VCCAUX;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = IOB_E67_1;
	pin R22 = IOB_E67_0;
	pin R23 = VCCO1;
	pin R24 = IOB_E55_1;
	pin R25 = IOB_E55_0;
	pin R26 = VCCO1;
	pin R27 = IOB_E117_1;
	pin R28 = IOB_E117_0;
	pin R29 = IOB_E118_1;
	pin R30 = IOB_E118_0;
	pin T1 = IOB_W116_0;
	pin T2 = IOB_W116_1;
	pin T3 = IOB_W103_0;
	pin T4 = IOB_W103_1;
	pin T5 = VCCO3;
	pin T6 = IOB_W16_0;
	pin T7 = IOB_W16_1;
	pin T8 = IOB_W34_0;
	pin T9 = IOB_W34_1;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = VCCAUX;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = IOB_E50_1;
	pin T25 = IOB_E50_0;
	pin T26 = IOB_E116_1;
	pin T27 = IOB_E116_0;
	pin T28 = IOB_E103_1;
	pin T29 = VCCO1;
	pin T30 = IOB_E103_0;
	pin U1 = IOB_W102_0;
	pin U2 = GND;
	pin U3 = IOB_W102_1;
	pin U4 = IOB_W101_0;
	pin U5 = IOB_W101_1;
	pin U6 = IOB_W66_0;
	pin U7 = IOB_W66_1;
	pin U8 = VCCO3;
	pin U9 = GND;
	pin U10 = VCCAUX;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCO1;
	pin U24 = IOB_E46_1;
	pin U25 = IOB_E46_0;
	pin U26 = GND;
	pin U27 = IOB_E101_1;
	pin U28 = IOB_E101_0;
	pin U29 = IOB_E102_1;
	pin U30 = IOB_E102_0;
	pin V1 = IOB_W100_0;
	pin V2 = IOB_W100_1;
	pin V3 = IOB_W99_0;
	pin V4 = IOB_W99_1;
	pin V5 = GND;
	pin V6 = VCCAUX;
	pin V7 = IOB_W48_0;
	pin V8 = IOB_W48_1;
	pin V9 = IOB_W53_0;
	pin V10 = IOB_W53_1;
	pin V11 = VCCINT;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCINT;
	pin V21 = VCCAUX;
	pin V22 = GND;
	pin V23 = IOB_E41_1;
	pin V24 = IOB_E41_0;
	pin V25 = VCCAUX;
	pin V26 = IOB_E99_1;
	pin V27 = IOB_E99_0;
	pin V28 = IOB_E100_1;
	pin V29 = GND;
	pin V30 = IOB_E100_0;
	pin W1 = IOB_W93_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W93_1;
	pin W4 = IOB_W98_0;
	pin W5 = IOB_W98_1;
	pin W6 = IOB_W30_0;
	pin W7 = IOB_W30_1;
	pin W8 = GND;
	pin W9 = IOB_W25_0;
	pin W10 = IOB_W25_1;
	pin W11 = IOB_W11_1;
	pin W12 = IOB_S7_3;
	pin W13 = VCCAUX;
	pin W14 = IOB_S10_3;
	pin W15 = VCCAUX;
	pin W16 = GND;
	pin W17 = VCCAUX;
	pin W18 = GND;
	pin W19 = IOB_S58_3;
	pin W20 = IOB_S61_3;
	pin W21 = IOB_E37_1;
	pin W22 = IOB_E37_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E68_1;
	pin W25 = IOB_E68_0;
	pin W26 = VCCO1;
	pin W27 = IOB_E98_1;
	pin W28 = IOB_E98_0;
	pin W29 = IOB_E94_1;
	pin W30 = IOB_E94_0;
	pin Y1 = IOB_W87_0;
	pin Y2 = IOB_W87_1;
	pin Y3 = IOB_W84_0;
	pin Y4 = IOB_W84_1;
	pin Y5 = VCCO3;
	pin Y6 = IOB_W39_0;
	pin Y7 = IOB_W39_1;
	pin Y8 = IOB_W7_0;
	pin Y9 = IOB_W7_1;
	pin Y10 = VCCO3;
	pin Y11 = IOB_W11_0;
	pin Y12 = IOB_S7_2;
	pin Y13 = IOB_S10_2;
	pin Y14 = IOB_S18_3;
	pin Y15 = IOB_S15_3;
	pin Y16 = IOB_S11_3;
	pin Y17 = IOB_S38_3;
	pin Y18 = VCCAUX;
	pin Y19 = IOB_S58_2;
	pin Y20 = IOB_S61_2;
	pin Y21 = IOB_S67_3;
	pin Y22 = IOB_E32_1;
	pin Y23 = IOB_E32_0;
	pin Y24 = IOB_E27_1;
	pin Y25 = IOB_E27_0;
	pin Y26 = IOB_E84_1;
	pin Y27 = IOB_E84_0;
	pin Y28 = IOB_E93_1;
	pin Y29 = VCCO1;
	pin Y30 = IOB_E93_0;
	pin AA1 = IOB_W94_0;
	pin AA2 = GND;
	pin AA3 = IOB_W94_1;
	pin AA4 = IOB_W90_0;
	pin AA5 = IOB_W90_1;
	pin AA6 = IOB_W18_0;
	pin AA7 = IOB_W18_1;
	pin AA8 = VCCO3;
	pin AA9 = IOB_W2_0;
	pin AA10 = IOB_W2_1;
	pin AA11 = IOB_S5_3;
	pin AA12 = VCCO2;
	pin AA13 = GND;
	pin AA14 = IOB_S18_2;
	pin AA15 = IOB_S15_2;
	pin AA16 = VCCO2;
	pin AA17 = IOB_S38_2;
	pin AA18 = IOB_S62_3;
	pin AA19 = IOB_S59_3;
	pin AA20 = VCCO2;
	pin AA21 = IOB_S67_2;
	pin AA22 = IOB_S70_3;
	pin AA23 = VCCO1;
	pin AA24 = IOB_E22_1;
	pin AA25 = IOB_E22_0;
	pin AA26 = GND;
	pin AA27 = IOB_E87_1;
	pin AA28 = IOB_E87_0;
	pin AA29 = IOB_E90_1;
	pin AA30 = IOB_E90_0;
	pin AB1 = IOB_W95_0;
	pin AB2 = IOB_W95_1;
	pin AB3 = IOB_W75_0;
	pin AB4 = IOB_W75_1;
	pin AB5 = GND;
	pin AB6 = IOB_W27_0;
	pin AB7 = IOB_W27_1;
	pin AB8 = PROG_B;
	pin AB9 = IOB_S4_2;
	pin AB10 = IOB_S4_3;
	pin AB11 = IOB_S5_2;
	pin AB12 = IOB_S8_3;
	pin AB13 = IOB_S14_3;
	pin AB14 = IOB_S19_3;
	pin AB15 = GND;
	pin AB16 = IOB_S11_2;
	pin AB17 = IOB_S58_1;
	pin AB18 = IOB_S62_2;
	pin AB19 = IOB_S59_2;
	pin AB20 = IOB_S65_3;
	pin AB21 = IOB_S68_3;
	pin AB22 = GND;
	pin AB23 = IOB_S73_1;
	pin AB24 = VCCAUX;
	pin AB25 = SUSPEND;
	pin AB26 = VCCBATT;
	pin AB27 = RFUSE;
	pin AB28 = IOB_E95_1;
	pin AB29 = GND;
	pin AB30 = IOB_E95_0;
	pin AC1 = IOB_W81_0;
	pin AC2 = VCCO3;
	pin AC3 = IOB_W81_1;
	pin AC4 = IOB_W69_0;
	pin AC5 = IOB_W69_1;
	pin AC6 = IOB_W21_1;
	pin AC7 = VCCAUX;
	pin AC8 = GND;
	pin AC9 = IOB_S4_1;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S11_1;
	pin AC12 = IOB_S8_2;
	pin AC13 = IOB_S14_2;
	pin AC14 = IOB_S19_2;
	pin AC15 = IOB_S16_3;
	pin AC16 = IOB_S40_3;
	pin AC17 = GND;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S64_3;
	pin AC20 = IOB_S65_2;
	pin AC21 = IOB_S68_2;
	pin AC22 = IOB_S70_2;
	pin AC23 = IOB_S73_0;
	pin AC24 = IOB_S74_1;
	pin AC25 = CMP_CS_B;
	pin AC26 = VCCO1;
	pin AC27 = IOB_E78_1;
	pin AC28 = IOB_E78_0;
	pin AC29 = IOB_E75_1;
	pin AC30 = IOB_E75_0;
	pin AD1 = IOB_W78_0;
	pin AD2 = IOB_W78_1;
	pin AD3 = IOB_W72_0;
	pin AD4 = IOB_W72_1;
	pin AD5 = VCCO3;
	pin AD6 = IOB_W21_0;
	pin AD7 = IOB_W5_1;
	pin AD8 = IOB_S2_1;
	pin AD9 = IOB_S4_0;
	pin AD10 = IOB_S10_1;
	pin AD11 = IOB_S11_0;
	pin AD12 = IOB_S16_1;
	pin AD13 = VCCO2;
	pin AD14 = IOB_S19_1;
	pin AD15 = IOB_S16_2;
	pin AD16 = IOB_S40_2;
	pin AD17 = IOB_S58_0;
	pin AD18 = IOB_S59_1;
	pin AD19 = IOB_S64_2;
	pin AD20 = IOB_S62_1;
	pin AD21 = VCCO2;
	pin AD22 = IOB_S68_1;
	pin AD23 = VCCO2;
	pin AD24 = IOB_S74_0;
	pin AD25 = DONE;
	pin AD26 = IOB_E39_1;
	pin AD27 = IOB_E39_0;
	pin AD28 = IOB_E81_1;
	pin AD29 = VCCO1;
	pin AD30 = IOB_E81_0;
	pin AE1 = IOB_W67_0;
	pin AE2 = GND;
	pin AE3 = IOB_W67_1;
	pin AE4 = IOB_W43_1;
	pin AE5 = IOB_W14_1;
	pin AE6 = IOB_W9_1;
	pin AE7 = IOB_W5_0;
	pin AE8 = IOB_S2_0;
	pin AE9 = IOB_S7_1;
	pin AE10 = IOB_S10_0;
	pin AE11 = IOB_S14_1;
	pin AE12 = IOB_S16_0;
	pin AE13 = IOB_S15_1;
	pin AE14 = IOB_S19_0;
	pin AE15 = IOB_S18_1;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S41_1;
	pin AE18 = IOB_S59_0;
	pin AE19 = IOB_S61_1;
	pin AE20 = IOB_S62_0;
	pin AE21 = IOB_S64_1;
	pin AE22 = IOB_S68_0;
	pin AE23 = IOB_S70_1;
	pin AE24 = IOB_S71_1;
	pin AE25 = IOB_E30_1;
	pin AE26 = IOB_E30_0;
	pin AE27 = IOB_E69_1;
	pin AE28 = IOB_E69_0;
	pin AE29 = IOB_E72_1;
	pin AE30 = IOB_E72_0;
	pin AF1 = IOB_W64_1;
	pin AF2 = IOB_W59_1;
	pin AF3 = IOB_W46_1;
	pin AF4 = IOB_W43_0;
	pin AF5 = GND;
	pin AF6 = IOB_W9_0;
	pin AF7 = IOB_S5_1;
	pin AF8 = VCCO2;
	pin AF9 = IOB_S7_0;
	pin AF10 = GND;
	pin AF11 = IOB_S14_0;
	pin AF12 = GT245_RREF;
	pin AF13 = IOB_S15_0;
	pin AF14 = GT245_AVTTRCAL;
	pin AF15 = IOB_S18_0;
	pin AF16 = IOB_S40_1;
	pin AF17 = IOB_S41_0;
	pin AF18 = GND;
	pin AF19 = IOB_S61_0;
	pin AF20 = GND;
	pin AF21 = IOB_S64_0;
	pin AF22 = GND;
	pin AF23 = IOB_S70_0;
	pin AF24 = IOB_S71_0;
	pin AF25 = IOB_S67_1;
	pin AF26 = GND;
	pin AF27 = VFS;
	pin AF28 = IOB_E66_1;
	pin AF29 = GND;
	pin AF30 = IOB_E66_0;
	pin AG1 = IOB_W64_0;
	pin AG2 = VCCO3;
	pin AG3 = IOB_W46_0;
	pin AG4 = IOB_W55_1;
	pin AG5 = IOB_W14_0;
	pin AG6 = IOB_S1_3;
	pin AG7 = IOB_S5_0;
	pin AG8 = IOB_S8_1;
	pin AG9 = VCCAUX;
	pin AG10 = GT245_RXP0;
	pin AG11 = GT245_VTRX;
	pin AG12 = GT245_RXP1;
	pin AG13 = GND;
	pin AG14 = GT245_CLKP1;
	pin AG15 = GND;
	pin AG16 = IOB_S40_0;
	pin AG17 = GND;
	pin AG18 = GT267_CLKP0;
	pin AG19 = GND;
	pin AG20 = GT267_RXP0;
	pin AG21 = GT267_VTRX;
	pin AG22 = GT267_RXP1;
	pin AG23 = VCCAUX;
	pin AG24 = IOB_S65_1;
	pin AG25 = IOB_S67_0;
	pin AG26 = IOB_E25_1;
	pin AG27 = IOB_E43_1;
	pin AG28 = IOB_E43_0;
	pin AG29 = IOB_E61_1;
	pin AG30 = IOB_E61_0;
	pin AH1 = IOB_W50_1;
	pin AH2 = IOB_W59_0;
	pin AH3 = IOB_W37_1;
	pin AH4 = IOB_W55_0;
	pin AH5 = IOB_W23_1;
	pin AH6 = IOB_S1_2;
	pin AH7 = IOB_S2_3;
	pin AH8 = IOB_S8_0;
	pin AH9 = GND;
	pin AH10 = GT245_RXN0;
	pin AH11 = GND;
	pin AH12 = GT245_RXN1;
	pin AH13 = GT245_AVCC;
	pin AH14 = GT245_CLKN1;
	pin AH15 = GT245_AVCCPLL1;
	pin AH16 = IOB_S39_3;
	pin AH17 = GT267_AVCCPLL0;
	pin AH18 = GT267_CLKN0;
	pin AH19 = GT267_AVCC;
	pin AH20 = GT267_RXN0;
	pin AH21 = GND;
	pin AH22 = GT267_RXN1;
	pin AH23 = GND;
	pin AH24 = IOB_S65_0;
	pin AH25 = VCCO2;
	pin AH26 = IOB_E25_0;
	pin AH27 = IOB_E34_1;
	pin AH28 = GND;
	pin AH29 = VCCO1;
	pin AH30 = IOB_E56_1;
	pin AJ1 = IOB_W50_0;
	pin AJ2 = IOB_W41_1;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_W32_1;
	pin AJ5 = GND;
	pin AJ6 = IOB_S1_1;
	pin AJ7 = VCCO2;
	pin AJ8 = GND;
	pin AJ9 = GT245_TXP0;
	pin AJ10 = GND;
	pin AJ11 = GT245_TXP1;
	pin AJ12 = GND;
	pin AJ13 = GT245_CLKP0;
	pin AJ14 = GT245_AVCCPLL0;
	pin AJ15 = IOB_S38_1;
	pin AJ16 = VCCO2;
	pin AJ17 = IOB_S39_1;
	pin AJ18 = GT267_AVCCPLL1;
	pin AJ19 = GT267_CLKP1;
	pin AJ20 = GND;
	pin AJ21 = GT267_TXP0;
	pin AJ22 = GND;
	pin AJ23 = GT267_TXP1;
	pin AJ24 = GND;
	pin AJ25 = IOB_S73_3;
	pin AJ26 = IOB_S74_3;
	pin AJ27 = VCCO1;
	pin AJ28 = IOB_E48_1;
	pin AJ29 = IOB_E53_1;
	pin AJ30 = IOB_E56_0;
	pin AK1 = GND;
	pin AK2 = IOB_W41_0;
	pin AK3 = IOB_W37_0;
	pin AK4 = IOB_W32_0;
	pin AK5 = IOB_W23_0;
	pin AK6 = IOB_S1_0;
	pin AK7 = IOB_S2_2;
	pin AK8 = GND;
	pin AK9 = GT245_TXN0;
	pin AK10 = GT245_VTTX;
	pin AK11 = GT245_TXN1;
	pin AK12 = GND;
	pin AK13 = GT245_CLKN0;
	pin AK14 = GND;
	pin AK15 = IOB_S38_0;
	pin AK16 = IOB_S39_2;
	pin AK17 = IOB_S39_0;
	pin AK18 = GND;
	pin AK19 = GT267_CLKN1;
	pin AK20 = GND;
	pin AK21 = GT267_TXN0;
	pin AK22 = GT267_VTTX;
	pin AK23 = GT267_TXN1;
	pin AK24 = GND;
	pin AK25 = IOB_S73_2;
	pin AK26 = IOB_S74_2;
	pin AK27 = IOB_E34_0;
	pin AK28 = IOB_E48_0;
	pin AK29 = IOB_E53_0;
	pin AK30 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150-csg484 xq6slx150-cs484 xq6slx150-csg484 xc6slx150l-csg484 xq6slx150l-cs484 xq6slx150l-csg484
bond BOND39 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_0;
	pin A3 = IOB_W190_1;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N39_2;
	pin A11 = IOB_N39_0;
	pin A12 = IOB_N40_2;
	pin A13 = IOB_N61_0;
	pin A14 = IOB_N62_0;
	pin A15 = IOB_N71_0;
	pin A16 = IOB_N73_2;
	pin A17 = IOB_N73_0;
	pin A18 = IOB_N74_0;
	pin A19 = IOB_E158_1;
	pin A20 = IOB_E158_0;
	pin A21 = IOB_E162_0;
	pin A22 = GND;
	pin B1 = IOB_W122_0;
	pin B2 = IOB_W122_1;
	pin B3 = IOB_N1_3;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N39_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N40_3;
	pin B13 = GND;
	pin B14 = IOB_N62_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N73_3;
	pin B17 = GND;
	pin B18 = IOB_N74_1;
	pin B19 = VCCO1;
	pin B20 = IOB_E162_1;
	pin B21 = IOB_E102_1;
	pin B22 = IOB_E102_0;
	pin C1 = IOB_W119_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W119_1;
	pin C4 = IOB_W186_1;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N38_0;
	pin C11 = IOB_N39_1;
	pin C12 = IOB_N40_0;
	pin C13 = IOB_N61_1;
	pin C14 = IOB_N59_0;
	pin C15 = IOB_N71_1;
	pin C16 = IOB_N74_2;
	pin C17 = IOB_N73_1;
	pin C18 = IOB_E164_1;
	pin C19 = IOB_E164_0;
	pin C20 = IOB_E116_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E116_0;
	pin D1 = IOB_W117_0;
	pin D2 = IOB_W117_1;
	pin D3 = IOB_W186_0;
	pin D4 = GND;
	pin D5 = IOB_W188_0;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N5_3;
	pin D8 = IOB_N38_2;
	pin D9 = IOB_N38_3;
	pin D10 = IOB_N38_1;
	pin D11 = IOB_N40_1;
	pin D12 = IOB_N61_2;
	pin D13 = IOB_N61_3;
	pin D14 = TCK;
	pin D15 = IOB_N59_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N74_3;
	pin D18 = GND;
	pin D19 = IOB_E165_1;
	pin D20 = IOB_E165_0;
	pin D21 = IOB_E118_1;
	pin D22 = IOB_E118_0;
	pin E1 = IOB_W103_0;
	pin E2 = GND;
	pin E3 = IOB_W103_1;
	pin E4 = IOB_W139_1;
	pin E5 = IOB_W167_0;
	pin E6 = IOB_W188_1;
	pin E7 = GND;
	pin E8 = IOB_N11_2;
	pin E9 = VCCO0;
	pin E10 = IOB_N41_2;
	pin E11 = GND;
	pin E12 = IOB_N62_2;
	pin E13 = VCCO0;
	pin E14 = TDO;
	pin E15 = GND;
	pin E16 = TMS;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E120_1;
	pin E21 = GND;
	pin E22 = IOB_E120_0;
	pin F1 = IOB_W101_0;
	pin F2 = IOB_W101_1;
	pin F3 = IOB_W139_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W167_1;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_W184_1;
	pin F9 = IOB_N11_3;
	pin F10 = IOB_N41_3;
	pin F11 = VCCAUX;
	pin F12 = IOB_N62_3;
	pin F13 = IOB_E167_1;
	pin F14 = IOB_E167_0;
	pin F15 = IOB_E189_1;
	pin F16 = IOB_E189_0;
	pin F17 = IOB_E159_1;
	pin F18 = IOB_E159_0;
	pin F19 = IOB_E154_1;
	pin F20 = IOB_E154_0;
	pin F21 = IOB_E124_1;
	pin F22 = IOB_E124_0;
	pin G1 = IOB_W99_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W99_1;
	pin G4 = IOB_W166_0;
	pin G5 = GND;
	pin G6 = IOB_W166_1;
	pin G7 = IOB_W165_0;
	pin G8 = IOB_W165_1;
	pin G9 = IOB_N11_0;
	pin G10 = VCCO0;
	pin G11 = IOB_N64_2;
	pin G12 = VCCAUX;
	pin G13 = IOB_E151_0;
	pin G14 = VCCO1;
	pin G15 = IOB_E166_1;
	pin G16 = IOB_E166_0;
	pin G17 = IOB_E163_1;
	pin G18 = GND;
	pin G19 = IOB_E163_0;
	pin G20 = IOB_E119_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E119_0;
	pin H1 = IOB_W95_0;
	pin H2 = IOB_W95_1;
	pin H3 = IOB_W124_0;
	pin H4 = IOB_W124_1;
	pin H5 = IOB_W127_0;
	pin H6 = IOB_W127_1;
	pin H7 = GND;
	pin H8 = IOB_W133_1;
	pin H9 = VCCAUX;
	pin H10 = IOB_N11_1;
	pin H11 = IOB_N64_3;
	pin H12 = IOB_E151_1;
	pin H13 = IOB_E145_1;
	pin H14 = IOB_E145_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E148_0;
	pin H17 = IOB_E157_1;
	pin H18 = IOB_E157_0;
	pin H19 = IOB_E122_1;
	pin H20 = IOB_E122_0;
	pin H21 = IOB_E117_1;
	pin H22 = IOB_E117_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W120_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W120_1;
	pin J7 = IOB_W133_0;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E148_1;
	pin J17 = IOB_E101_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = GND;
	pin J21 = IOB_E100_1;
	pin J22 = IOB_E100_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W116_0;
	pin K4 = IOB_W116_1;
	pin K5 = IOB_W118_0;
	pin K6 = IOB_W118_1;
	pin K7 = IOB_W136_0;
	pin K8 = IOB_W136_1;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E126_0;
	pin K17 = IOB_E99_0;
	pin K18 = IOB_E103_1;
	pin K19 = IOB_E103_0;
	pin K20 = IOB_E95_0;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W102_0;
	pin L5 = GND;
	pin L6 = IOB_W68_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E126_1;
	pin L16 = VCCO1;
	pin L17 = IOB_E99_1;
	pin L18 = GND;
	pin L19 = IOB_E95_1;
	pin L20 = IOB_E94_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E94_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W100_0;
	pin M4 = IOB_W100_1;
	pin M5 = IOB_W102_1;
	pin M6 = IOB_W68_1;
	pin M7 = IOB_W56_0;
	pin M8 = IOB_W56_1;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E59_0;
	pin M18 = IOB_E98_1;
	pin M19 = IOB_E98_0;
	pin M20 = IOB_E87_0;
	pin M21 = IOB_E90_1;
	pin M22 = IOB_E90_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W98_1;
	pin N5 = VCCO3;
	pin N6 = IOB_W55_0;
	pin N7 = IOB_W55_1;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = IOB_E55_1;
	pin N16 = IOB_E55_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E87_1;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W98_0;
	pin P4 = IOB_W48_1;
	pin P5 = IOB_W50_0;
	pin P6 = IOB_W50_1;
	pin P7 = IOB_W53_0;
	pin P8 = IOB_W53_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = IOB_E50_1;
	pin P16 = IOB_E50_0;
	pin P17 = IOB_E41_1;
	pin P18 = IOB_E41_0;
	pin P19 = IOB_E46_1;
	pin P20 = IOB_E46_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W48_0;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_W25_0;
	pin R8 = IOB_W43_0;
	pin R9 = IOB_W43_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S18_1;
	pin R12 = VCCAUX;
	pin R13 = IOB_S38_3;
	pin R14 = VCCINT;
	pin R15 = IOB_E37_1;
	pin R16 = IOB_E37_0;
	pin R17 = IOB_E32_1;
	pin R18 = GND;
	pin R19 = IOB_E32_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W59_0;
	pin T4 = IOB_W59_1;
	pin T5 = IOB_W46_0;
	pin T6 = IOB_W46_1;
	pin T7 = IOB_W23_0;
	pin T8 = IOB_W25_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S16_1;
	pin T11 = IOB_S18_0;
	pin T12 = IOB_S38_1;
	pin T13 = VCCO2;
	pin T14 = IOB_S59_3;
	pin T15 = CMP_CS_B;
	pin T16 = RFUSE;
	pin T17 = IOB_E27_1;
	pin T18 = IOB_E27_0;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W41_1;
	pin U5 = VCCO3;
	pin U6 = IOB_W30_1;
	pin U7 = GND;
	pin U8 = IOB_W23_1;
	pin U9 = IOB_S15_3;
	pin U10 = IOB_S16_0;
	pin U11 = VCCAUX;
	pin U12 = IOB_S38_0;
	pin U13 = IOB_S38_2;
	pin U14 = IOB_S59_2;
	pin U15 = IOB_S65_1;
	pin U16 = DONE;
	pin U17 = VCCBATT;
	pin U18 = VCCO1;
	pin U19 = VFS;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W41_0;
	pin V4 = GND;
	pin V5 = IOB_W30_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S11_3;
	pin V8 = VCCO2;
	pin V9 = IOB_S15_2;
	pin V10 = GND;
	pin V11 = IOB_S16_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S65_3;
	pin V14 = GND;
	pin V15 = IOB_S65_0;
	pin V16 = VCCO2;
	pin V17 = IOB_E25_1;
	pin V18 = IOB_E25_0;
	pin V19 = IOB_E30_1;
	pin V20 = IOB_E30_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W21_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W21_1;
	pin W4 = IOB_W16_1;
	pin W5 = VCCO3;
	pin W6 = IOB_S2_3;
	pin W7 = GND;
	pin W8 = IOB_S11_2;
	pin W9 = IOB_S15_1;
	pin W10 = IOB_S16_2;
	pin W11 = IOB_S40_3;
	pin W12 = IOB_S18_3;
	pin W13 = IOB_S65_2;
	pin W14 = IOB_S62_3;
	pin W15 = IOB_S64_3;
	pin W16 = GND;
	pin W17 = IOB_S74_3;
	pin W18 = SUSPEND;
	pin W19 = GND;
	pin W20 = IOB_E68_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E68_0;
	pin Y1 = IOB_W5_0;
	pin Y2 = IOB_W5_1;
	pin Y3 = IOB_W18_1;
	pin Y4 = IOB_W16_0;
	pin Y5 = IOB_S1_1;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S2_1;
	pin Y8 = IOB_S15_0;
	pin Y9 = IOB_S14_3;
	pin Y10 = IOB_S40_2;
	pin Y11 = IOB_S39_3;
	pin Y12 = IOB_S18_2;
	pin Y13 = IOB_S19_1;
	pin Y14 = IOB_S62_2;
	pin Y15 = IOB_S71_1;
	pin Y16 = IOB_S64_2;
	pin Y17 = IOB_S73_3;
	pin Y18 = IOB_S74_2;
	pin Y19 = IOB_E39_1;
	pin Y20 = IOB_E39_0;
	pin Y21 = IOB_E56_1;
	pin Y22 = IOB_E56_0;
	pin AA1 = PROG_B;
	pin AA2 = IOB_W2_1;
	pin AA3 = VCCO3;
	pin AA4 = IOB_W27_1;
	pin AA5 = GND;
	pin AA6 = IOB_S1_3;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S14_1;
	pin AA9 = GND;
	pin AA10 = IOB_S39_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S40_1;
	pin AA13 = GND;
	pin AA14 = IOB_S64_1;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S73_1;
	pin AA17 = GND;
	pin AA18 = IOB_S74_1;
	pin AA19 = VCCO1;
	pin AA20 = IOB_E53_1;
	pin AA21 = IOB_E48_1;
	pin AA22 = IOB_E48_0;
	pin AB1 = GND;
	pin AB2 = IOB_W2_0;
	pin AB3 = IOB_W18_0;
	pin AB4 = IOB_W27_0;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S2_0;
	pin AB8 = IOB_S14_0;
	pin AB9 = IOB_S14_2;
	pin AB10 = IOB_S39_0;
	pin AB11 = IOB_S39_2;
	pin AB12 = IOB_S40_0;
	pin AB13 = IOB_S19_0;
	pin AB14 = IOB_S64_0;
	pin AB15 = IOB_S71_0;
	pin AB16 = IOB_S73_0;
	pin AB17 = IOB_S73_2;
	pin AB18 = IOB_S74_0;
	pin AB19 = IOB_E43_1;
	pin AB20 = IOB_E43_0;
	pin AB21 = IOB_E53_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150-fgg484 xq6slx150-fg484 xc6slx150l-fgg484 xq6slx150l-fg484
bond BOND40 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 3
	bank 5 = 1
	pin A1 = GND;
	pin A2 = IOB_W190_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N1_0;
	pin A6 = IOB_N2_0;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N4_0;
	pin A9 = IOB_N5_0;
	pin A10 = IOB_N39_2;
	pin A11 = IOB_N39_0;
	pin A12 = IOB_N40_0;
	pin A13 = IOB_N41_2;
	pin A14 = IOB_N62_0;
	pin A15 = IOB_N64_2;
	pin A16 = IOB_N73_2;
	pin A17 = IOB_N73_0;
	pin A18 = IOB_N74_2;
	pin A19 = TDO;
	pin A20 = IOB_E148_1;
	pin A21 = IOB_E148_0;
	pin A22 = GND;
	pin B1 = IOB_W139_0;
	pin B2 = IOB_W139_1;
	pin B3 = IOB_W190_0;
	pin B4 = VCCO0;
	pin B5 = GND;
	pin B6 = IOB_N2_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N39_3;
	pin B11 = VCCO0;
	pin B12 = IOB_N40_1;
	pin B13 = GND;
	pin B14 = IOB_N62_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N73_3;
	pin B17 = GND;
	pin B18 = IOB_N74_3;
	pin B19 = VCCO0;
	pin B20 = IOB_E189_0;
	pin B21 = IOB_E151_1;
	pin B22 = IOB_E151_0;
	pin C1 = IOB_W122_0;
	pin C2 = VCCO3;
	pin C3 = IOB_W122_1;
	pin C4 = IOB_W186_0;
	pin C5 = IOB_N1_1;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N5_1;
	pin C10 = IOB_N38_0;
	pin C11 = IOB_N39_1;
	pin C12 = IOB_N40_2;
	pin C13 = IOB_N41_3;
	pin C14 = IOB_N62_2;
	pin C15 = IOB_N64_3;
	pin C16 = IOB_N71_0;
	pin C17 = IOB_N73_1;
	pin C18 = TMS;
	pin C19 = IOB_E189_1;
	pin C20 = IOB_E119_1;
	pin C21 = VCCO1;
	pin C22 = IOB_E119_0;
	pin D1 = IOB_W120_0;
	pin D2 = IOB_W120_1;
	pin D3 = IOB_W186_1;
	pin D4 = GND;
	pin D5 = IOB_W133_1;
	pin D6 = IOB_N2_3;
	pin D7 = IOB_N38_3;
	pin D8 = IOB_N38_2;
	pin D9 = IOB_N5_3;
	pin D10 = IOB_N38_1;
	pin D11 = IOB_N40_3;
	pin D12 = IOB_N58_2;
	pin D13 = IOB_N59_2;
	pin D14 = IOB_N62_3;
	pin D15 = IOB_N71_1;
	pin D16 = VCCAUX;
	pin D17 = IOB_N74_0;
	pin D18 = GND;
	pin D19 = IOB_E124_1;
	pin D20 = IOB_E124_0;
	pin D21 = IOB_E120_1;
	pin D22 = IOB_E120_0;
	pin E1 = IOB_W119_0;
	pin E2 = GND;
	pin E3 = IOB_W119_1;
	pin E4 = IOB_W133_0;
	pin E5 = IOB_W188_1;
	pin E6 = IOB_W188_0;
	pin E7 = GND;
	pin E8 = IOB_N10_1;
	pin E9 = VCCO0;
	pin E10 = IOB_N14_3;
	pin E11 = GND;
	pin E12 = IOB_N58_3;
	pin E13 = VCCO0;
	pin E14 = IOB_N61_3;
	pin E15 = GND;
	pin E16 = IOB_N74_1;
	pin E17 = VCCO0;
	pin E18 = TDI;
	pin E19 = VCCO1;
	pin E20 = IOB_E116_1;
	pin E21 = GND;
	pin E22 = IOB_E116_0;
	pin F1 = IOB_W117_0;
	pin F2 = IOB_W117_1;
	pin F3 = IOB_W118_0;
	pin F4 = VCCO3;
	pin F5 = IOB_W124_0;
	pin F6 = VCCO3;
	pin F7 = IOB_W184_0;
	pin F8 = IOB_N10_0;
	pin F9 = IOB_N11_2;
	pin F10 = IOB_N14_2;
	pin F11 = VCCAUX;
	pin F12 = IOB_N58_0;
	pin F13 = IOB_N59_3;
	pin F14 = IOB_N61_1;
	pin F15 = IOB_N61_2;
	pin F16 = IOB_E166_1;
	pin F17 = IOB_E166_0;
	pin F18 = IOB_E122_1;
	pin F19 = IOB_E122_0;
	pin F20 = IOB_E118_0;
	pin F21 = IOB_E102_1;
	pin F22 = IOB_E102_0;
	pin G1 = IOB_W103_0;
	pin G2 = VCCO3;
	pin G3 = IOB_W103_1;
	pin G4 = IOB_W118_1;
	pin G5 = GND;
	pin G6 = IOB_W124_1;
	pin G7 = IOB_W184_1;
	pin G8 = IOB_N11_3;
	pin G9 = IOB_N11_1;
	pin G10 = VCCO0;
	pin G11 = IOB_N14_1;
	pin G12 = VCCAUX;
	pin G13 = IOB_N59_0;
	pin G14 = VCCO0;
	pin G15 = TCK;
	pin G16 = IOB_E167_1;
	pin G17 = IOB_E167_0;
	pin G18 = GND;
	pin G19 = IOB_E118_1;
	pin G20 = IOB_E100_1;
	pin G21 = VCCO1;
	pin G22 = IOB_E100_0;
	pin H1 = IOB_W102_0;
	pin H2 = IOB_W102_1;
	pin H3 = IOB_W101_0;
	pin H4 = IOB_W101_1;
	pin H5 = IOB_W116_0;
	pin H6 = IOB_W116_1;
	pin H7 = GND;
	pin H8 = IOB_W136_0;
	pin H9 = VCCAUX;
	pin H10 = IOB_N11_0;
	pin H11 = IOB_N14_0;
	pin H12 = IOB_N58_1;
	pin H13 = IOB_N59_1;
	pin H14 = IOB_N61_0;
	pin H15 = VCCAUX;
	pin H16 = IOB_E126_1;
	pin H17 = IOB_E126_0;
	pin H18 = IOB_E117_0;
	pin H19 = IOB_E117_1;
	pin H20 = IOB_E101_1;
	pin H21 = IOB_E98_1;
	pin H22 = IOB_E98_0;
	pin J1 = IOB_W94_0;
	pin J2 = GND;
	pin J3 = IOB_W94_1;
	pin J4 = IOB_W99_0;
	pin J5 = VCCO3;
	pin J6 = IOB_W100_0;
	pin J7 = IOB_W136_1;
	pin J8 = VCCINT;
	pin J9 = GND;
	pin J10 = VCCINT;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = IOB_E145_0;
	pin J17 = IOB_E103_1;
	pin J18 = VCCO1;
	pin J19 = IOB_E101_0;
	pin J20 = IOB_E94_1;
	pin J21 = GND;
	pin J22 = IOB_E94_0;
	pin K1 = IOB_W93_0;
	pin K2 = IOB_W93_1;
	pin K3 = IOB_W99_1;
	pin K4 = IOB_W98_0;
	pin K5 = IOB_W98_1;
	pin K6 = IOB_W100_1;
	pin K7 = IOB_W127_1;
	pin K8 = IOB_W127_0;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCAUX;
	pin K16 = IOB_E145_1;
	pin K17 = IOB_E103_0;
	pin K18 = IOB_E53_0;
	pin K19 = IOB_E99_0;
	pin K20 = IOB_E99_1;
	pin K21 = IOB_E93_1;
	pin K22 = IOB_E93_0;
	pin L1 = IOB_W90_0;
	pin L2 = VCCO3;
	pin L3 = IOB_W90_1;
	pin L4 = IOB_W95_0;
	pin L5 = GND;
	pin L6 = IOB_W56_0;
	pin L7 = VCCO3;
	pin L8 = VCCAUX;
	pin L9 = GND;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = IOB_E59_0;
	pin L16 = VCCO1;
	pin L17 = IOB_E53_1;
	pin L18 = GND;
	pin L19 = IOB_E95_0;
	pin L20 = IOB_E90_1;
	pin L21 = VCCO1;
	pin L22 = IOB_E90_0;
	pin M1 = IOB_W87_0;
	pin M2 = IOB_W87_1;
	pin M3 = IOB_W95_1;
	pin M4 = IOB_W68_0;
	pin M5 = IOB_W68_1;
	pin M6 = IOB_W56_1;
	pin M7 = IOB_W53_1;
	pin M8 = IOB_W53_0;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCAUX;
	pin M16 = IOB_E59_1;
	pin M17 = IOB_E30_1;
	pin M18 = IOB_E30_0;
	pin M19 = IOB_E68_1;
	pin M20 = IOB_E95_1;
	pin M21 = IOB_E87_1;
	pin M22 = IOB_E87_0;
	pin N1 = IOB_W84_0;
	pin N2 = GND;
	pin N3 = IOB_W84_1;
	pin N4 = IOB_W59_0;
	pin N5 = VCCO3;
	pin N6 = IOB_W25_1;
	pin N7 = IOB_W25_0;
	pin N8 = VCCAUX;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = SUSPEND;
	pin N16 = IOB_E27_0;
	pin N17 = GND;
	pin N18 = VCCO1;
	pin N19 = IOB_E68_0;
	pin N20 = IOB_E84_1;
	pin N21 = GND;
	pin N22 = IOB_E84_0;
	pin P1 = IOB_W81_0;
	pin P2 = IOB_W81_1;
	pin P3 = IOB_W59_1;
	pin P4 = IOB_W55_0;
	pin P5 = IOB_W18_0;
	pin P6 = IOB_W18_1;
	pin P7 = IOB_W16_0;
	pin P8 = IOB_W16_1;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = RFUSE;
	pin P16 = VFS;
	pin P17 = IOB_E27_1;
	pin P18 = IOB_E25_1;
	pin P19 = IOB_E56_1;
	pin P20 = IOB_E56_0;
	pin P21 = IOB_E81_1;
	pin P22 = IOB_E81_0;
	pin R1 = IOB_W78_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W78_1;
	pin R4 = IOB_W55_1;
	pin R5 = GND;
	pin R6 = VCCAUX;
	pin R7 = IOB_S4_2;
	pin R8 = IOB_S5_0;
	pin R9 = IOB_S5_1;
	pin R10 = VCCAUX;
	pin R11 = IOB_S19_3;
	pin R12 = VCCAUX;
	pin R13 = IOB_S58_0;
	pin R14 = VCCINT;
	pin R15 = IOB_S67_2;
	pin R16 = IOB_S67_3;
	pin R17 = VCCBATT;
	pin R18 = GND;
	pin R19 = IOB_E25_0;
	pin R20 = IOB_E78_1;
	pin R21 = VCCO1;
	pin R22 = IOB_E78_0;
	pin T1 = IOB_W75_0;
	pin T2 = IOB_W75_1;
	pin T3 = IOB_W21_0;
	pin T4 = IOB_W21_1;
	pin T5 = IOB_S1_0;
	pin T6 = IOB_S1_1;
	pin T7 = IOB_S4_3;
	pin T8 = IOB_S11_1;
	pin T9 = VCCO2;
	pin T10 = IOB_S10_3;
	pin T11 = IOB_S19_2;
	pin T12 = IOB_S58_3;
	pin T13 = VCCO2;
	pin T14 = IOB_S58_1;
	pin T15 = IOB_S70_0;
	pin T16 = IOB_S70_1;
	pin T17 = IOB_S73_0;
	pin T18 = IOB_S73_1;
	pin T19 = IOB_E22_1;
	pin T20 = IOB_E22_0;
	pin T21 = IOB_E75_1;
	pin T22 = IOB_E75_0;
	pin U1 = IOB_W72_0;
	pin U2 = GND;
	pin U3 = IOB_W72_1;
	pin U4 = IOB_W23_1;
	pin U5 = VCCO3;
	pin U6 = IOB_S2_1;
	pin U7 = GND;
	pin U8 = IOB_S11_0;
	pin U9 = IOB_S11_3;
	pin U10 = IOB_S10_2;
	pin U11 = VCCAUX;
	pin U12 = IOB_S58_2;
	pin U13 = IOB_S65_2;
	pin U14 = IOB_S65_3;
	pin U15 = IOB_S65_1;
	pin U16 = IOB_S68_2;
	pin U17 = IOB_S68_3;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E72_1;
	pin U21 = GND;
	pin U22 = IOB_E72_0;
	pin V1 = IOB_W69_0;
	pin V2 = IOB_W69_1;
	pin V3 = IOB_W23_0;
	pin V4 = GND;
	pin V5 = IOB_S2_0;
	pin V6 = VCCAUX;
	pin V7 = IOB_S15_2;
	pin V8 = VCCO2;
	pin V9 = IOB_S11_2;
	pin V10 = GND;
	pin V11 = IOB_S18_3;
	pin V12 = VCCO2;
	pin V13 = IOB_S61_3;
	pin V14 = GND;
	pin V15 = IOB_S65_0;
	pin V16 = VCCO2;
	pin V17 = IOB_S67_1;
	pin V18 = IOB_S68_0;
	pin V19 = IOB_S68_1;
	pin V20 = IOB_E32_0;
	pin V21 = IOB_E69_1;
	pin V22 = IOB_E69_0;
	pin W1 = IOB_W5_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W5_1;
	pin W4 = IOB_S2_3;
	pin W5 = VCCO2;
	pin W6 = IOB_S10_1;
	pin W7 = GND;
	pin W8 = IOB_S15_3;
	pin W9 = IOB_S15_1;
	pin W10 = IOB_S16_3;
	pin W11 = IOB_S18_2;
	pin W12 = IOB_S40_3;
	pin W13 = IOB_S61_2;
	pin W14 = IOB_S59_3;
	pin W15 = IOB_S62_0;
	pin W16 = GND;
	pin W17 = IOB_S67_0;
	pin W18 = IOB_S70_3;
	pin W19 = GND;
	pin W20 = IOB_E55_1;
	pin W21 = VCCO1;
	pin W22 = IOB_E55_0;
	pin Y1 = IOB_W2_0;
	pin Y2 = IOB_W2_1;
	pin Y3 = IOB_S5_3;
	pin Y4 = IOB_S2_2;
	pin Y5 = IOB_S8_3;
	pin Y6 = IOB_S10_0;
	pin Y7 = IOB_S14_3;
	pin Y8 = IOB_S15_0;
	pin Y9 = IOB_S18_1;
	pin Y10 = IOB_S16_2;
	pin Y11 = IOB_S39_1;
	pin Y12 = IOB_S40_2;
	pin Y13 = IOB_S40_1;
	pin Y14 = IOB_S59_2;
	pin Y15 = IOB_S59_1;
	pin Y16 = IOB_S62_1;
	pin Y17 = IOB_S64_1;
	pin Y18 = IOB_S70_2;
	pin Y19 = IOB_S71_1;
	pin Y20 = CMP_CS_B;
	pin Y21 = IOB_S74_3;
	pin Y22 = DONE;
	pin AA1 = PROG_B;
	pin AA2 = IOB_S1_3;
	pin AA3 = VCCO2;
	pin AA4 = IOB_S7_1;
	pin AA5 = GND;
	pin AA6 = IOB_S14_1;
	pin AA7 = VCCO2;
	pin AA8 = IOB_S16_1;
	pin AA9 = GND;
	pin AA10 = IOB_S19_1;
	pin AA11 = VCCO2;
	pin AA12 = IOB_S39_3;
	pin AA13 = GND;
	pin AA14 = IOB_S62_3;
	pin AA15 = VCCO2;
	pin AA16 = IOB_S61_1;
	pin AA17 = GND;
	pin AA18 = IOB_S64_3;
	pin AA19 = VCCO2;
	pin AA20 = IOB_S73_3;
	pin AA21 = IOB_S74_1;
	pin AA22 = IOB_S74_2;
	pin AB1 = GND;
	pin AB2 = IOB_S1_2;
	pin AB3 = IOB_S5_2;
	pin AB4 = IOB_S7_0;
	pin AB5 = IOB_S8_2;
	pin AB6 = IOB_S14_0;
	pin AB7 = IOB_S14_2;
	pin AB8 = IOB_S16_0;
	pin AB9 = IOB_S18_0;
	pin AB10 = IOB_S19_0;
	pin AB11 = IOB_S39_0;
	pin AB12 = IOB_S39_2;
	pin AB13 = IOB_S40_0;
	pin AB14 = IOB_S62_2;
	pin AB15 = IOB_S59_0;
	pin AB16 = IOB_S61_0;
	pin AB17 = IOB_S64_0;
	pin AB18 = IOB_S64_2;
	pin AB19 = IOB_S71_0;
	pin AB20 = IOB_S73_2;
	pin AB21 = IOB_S74_0;
	pin AB22 = GND;
	vref IOB_W2_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W190_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E189_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150-fgg676 xc6slx150l-fgg676
bond BOND41 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N11_0;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N16_0;
	pin A11 = IOB_N18_0;
	pin A12 = IOB_N19_0;
	pin A13 = IOB_N39_2;
	pin A14 = IOB_N39_0;
	pin A15 = IOB_N40_0;
	pin A16 = IOB_N41_2;
	pin A17 = IOB_N62_0;
	pin A18 = IOB_N71_0;
	pin A19 = IOB_N73_2;
	pin A20 = IOB_N73_0;
	pin A21 = IOB_N74_2;
	pin A22 = IOB_N74_0;
	pin A23 = IOB_E189_0;
	pin A24 = TDO;
	pin A25 = IOB_E166_0;
	pin A26 = GND;
	pin B1 = IOB_W186_0;
	pin B2 = IOB_W186_1;
	pin B3 = VCCO0;
	pin B4 = IOB_N1_1;
	pin B5 = GND;
	pin B6 = IOB_N4_1;
	pin B7 = VCCO0;
	pin B8 = IOB_N11_1;
	pin B9 = GND;
	pin B10 = IOB_N16_1;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_1;
	pin B13 = GND;
	pin B14 = IOB_N39_1;
	pin B15 = VCCO0;
	pin B16 = IOB_N41_3;
	pin B17 = GND;
	pin B18 = IOB_N71_1;
	pin B19 = VCCO0;
	pin B20 = IOB_N73_1;
	pin B21 = GND;
	pin B22 = IOB_N74_1;
	pin B23 = IOB_E189_1;
	pin B24 = IOB_E166_1;
	pin B25 = IOB_E164_1;
	pin B26 = IOB_E164_0;
	pin C1 = IOB_W183_0;
	pin C2 = IOB_W183_1;
	pin C3 = IOB_W190_0;
	pin C4 = IOB_W190_1;
	pin C5 = IOB_N2_1;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N8_1;
	pin C8 = IOB_N10_0;
	pin C9 = IOB_N14_3;
	pin C10 = IOB_N15_2;
	pin C11 = IOB_N18_1;
	pin C12 = IOB_N36_0;
	pin C13 = IOB_N39_3;
	pin C14 = IOB_N40_2;
	pin C15 = IOB_N40_1;
	pin C16 = IOB_N59_0;
	pin C17 = IOB_N62_1;
	pin C18 = IOB_N64_0;
	pin C19 = IOB_N73_3;
	pin C20 = IOB_N67_0;
	pin C21 = IOB_N74_3;
	pin C22 = VCCO0;
	pin C23 = TMS;
	pin C24 = IOB_E186_0;
	pin C25 = IOB_E165_1;
	pin C26 = IOB_E165_0;
	pin D1 = IOB_W158_0;
	pin D2 = VCCO4;
	pin D3 = IOB_W158_1;
	pin D4 = GND;
	pin D5 = IOB_N2_2;
	pin D6 = IOB_N5_1;
	pin D7 = IOB_N10_2;
	pin D8 = IOB_N10_1;
	pin D9 = VCCO0;
	pin D10 = IOB_N15_3;
	pin D11 = IOB_N18_3;
	pin D12 = IOB_N36_1;
	pin D13 = IOB_N38_0;
	pin D14 = IOB_N40_3;
	pin D15 = IOB_N58_0;
	pin D16 = IOB_N59_1;
	pin D17 = VCCO0;
	pin D18 = IOB_N64_1;
	pin D19 = IOB_N65_0;
	pin D20 = IOB_N68_0;
	pin D21 = IOB_N67_1;
	pin D22 = IOB_E184_0;
	pin D23 = IOB_E186_1;
	pin D24 = IOB_E157_1;
	pin D25 = VCCO5;
	pin D26 = IOB_E157_0;
	pin E1 = IOB_W157_0;
	pin E2 = IOB_W157_1;
	pin E3 = IOB_W181_0;
	pin E4 = IOB_W181_1;
	pin E5 = IOB_W184_0;
	pin E6 = IOB_N2_3;
	pin E7 = GND;
	pin E8 = IOB_N10_3;
	pin E9 = IOB_N11_2;
	pin E10 = IOB_N14_1;
	pin E11 = GND;
	pin E12 = IOB_N36_2;
	pin E13 = VCCO0;
	pin E14 = IOB_N58_1;
	pin E15 = GND;
	pin E16 = IOB_N62_2;
	pin E17 = IOB_N61_0;
	pin E18 = IOB_N68_2;
	pin E19 = IOB_N65_1;
	pin E20 = IOB_N68_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E181_1;
	pin E24 = IOB_E181_0;
	pin E25 = IOB_E158_1;
	pin E26 = IOB_E158_0;
	pin F1 = IOB_W154_0;
	pin F2 = GND;
	pin F3 = IOB_W154_1;
	pin F4 = VCCO4;
	pin F5 = IOB_W184_1;
	pin F6 = VCCAUX;
	pin F7 = IOB_N4_2;
	pin F8 = IOB_N5_2;
	pin F9 = IOB_N11_3;
	pin F10 = IOB_N14_0;
	pin F11 = IOB_N18_2;
	pin F12 = IOB_N36_3;
	pin F13 = IOB_N38_1;
	pin F14 = IOB_N38_2;
	pin F15 = IOB_N61_2;
	pin F16 = IOB_N62_3;
	pin F17 = IOB_N61_1;
	pin F18 = IOB_N68_3;
	pin F19 = GND;
	pin F20 = TDI;
	pin F21 = VCCAUX;
	pin F22 = IOB_E184_1;
	pin F23 = VCCO5;
	pin F24 = IOB_E154_1;
	pin F25 = GND;
	pin F26 = IOB_E154_0;
	pin G1 = IOB_W151_0;
	pin G2 = IOB_W151_1;
	pin G3 = IOB_W165_0;
	pin G4 = IOB_W165_1;
	pin G5 = IOB_W182_0;
	pin G6 = IOB_W182_1;
	pin G7 = IOB_W188_0;
	pin G8 = IOB_N4_3;
	pin G9 = IOB_N5_3;
	pin G10 = VCCO0;
	pin G11 = IOB_N19_2;
	pin G12 = VCCAUX;
	pin G13 = IOB_N38_3;
	pin G14 = IOB_N58_2;
	pin G15 = VCCAUX;
	pin G16 = IOB_N61_3;
	pin G17 = IOB_N67_2;
	pin G18 = VCCO0;
	pin G19 = IOB_E167_0;
	pin G20 = IOB_E188_1;
	pin G21 = IOB_E188_0;
	pin G22 = IOB_E182_0;
	pin G23 = IOB_E180_1;
	pin G24 = IOB_E180_0;
	pin G25 = IOB_E148_1;
	pin G26 = IOB_E148_0;
	pin H1 = IOB_W148_0;
	pin H2 = VCCO4;
	pin H3 = IOB_W148_1;
	pin H4 = GND;
	pin H5 = IOB_W167_0;
	pin H6 = IOB_W167_1;
	pin H7 = IOB_W164_0;
	pin H8 = IOB_W188_1;
	pin H9 = IOB_N8_2;
	pin H10 = IOB_N8_3;
	pin H11 = GND;
	pin H12 = IOB_N19_3;
	pin H13 = IOB_N16_2;
	pin H14 = VCCO0;
	pin H15 = IOB_N64_2;
	pin H16 = IOB_N67_3;
	pin H17 = IOB_N70_2;
	pin H18 = IOB_E167_1;
	pin H19 = IOB_E127_1;
	pin H20 = IOB_E183_1;
	pin H21 = IOB_E183_0;
	pin H22 = IOB_E182_1;
	pin H23 = GND;
	pin H24 = IOB_E151_1;
	pin H25 = VCCO5;
	pin H26 = IOB_E151_0;
	pin J1 = IOB_W145_0;
	pin J2 = IOB_W145_1;
	pin J3 = IOB_W159_0;
	pin J4 = IOB_W159_1;
	pin J5 = IOB_W163_0;
	pin J6 = VCCO4;
	pin J7 = IOB_W164_1;
	pin J8 = GND;
	pin J9 = VCCAUX;
	pin J10 = IOB_W180_1;
	pin J11 = IOB_N7_2;
	pin J12 = IOB_N16_3;
	pin J13 = IOB_N59_3;
	pin J14 = IOB_N58_3;
	pin J15 = IOB_N64_3;
	pin J16 = IOB_N65_2;
	pin J17 = IOB_N70_3;
	pin J18 = VCCAUX;
	pin J19 = GND;
	pin J20 = IOB_E127_0;
	pin J21 = VCCO5;
	pin J22 = IOB_E162_0;
	pin J23 = IOB_E159_1;
	pin J24 = IOB_E159_0;
	pin J25 = IOB_E142_1;
	pin J26 = IOB_E142_0;
	pin K1 = IOB_W142_0;
	pin K2 = GND;
	pin K3 = IOB_W142_1;
	pin K4 = VCCO4;
	pin K5 = IOB_W163_1;
	pin K6 = IOB_W162_0;
	pin K7 = IOB_W162_1;
	pin K8 = IOB_W132_1;
	pin K9 = IOB_W180_0;
	pin K10 = IOB_W166_1;
	pin K11 = VCCINT;
	pin K12 = IOB_N7_3;
	pin K13 = VCCAUX;
	pin K14 = IOB_N59_2;
	pin K15 = IOB_N65_3;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_E119_0;
	pin K19 = IOB_E126_0;
	pin K20 = IOB_E163_1;
	pin K21 = IOB_E163_0;
	pin K22 = IOB_E162_1;
	pin K23 = VCCO5;
	pin K24 = IOB_E145_1;
	pin K25 = GND;
	pin K26 = IOB_E145_0;
	pin L1 = IOB_W139_0;
	pin L2 = IOB_W139_1;
	pin L3 = IOB_W122_0;
	pin L4 = IOB_W122_1;
	pin L5 = VCCAUX;
	pin L6 = IOB_W127_0;
	pin L7 = IOB_W127_1;
	pin L8 = IOB_W132_0;
	pin L9 = IOB_W166_0;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = IOB_E119_1;
	pin L18 = IOB_E117_0;
	pin L19 = IOB_E126_1;
	pin L20 = IOB_E132_1;
	pin L21 = IOB_E132_0;
	pin L22 = VCCAUX;
	pin L23 = IOB_E124_1;
	pin L24 = IOB_E124_0;
	pin L25 = IOB_E136_1;
	pin L26 = IOB_E136_0;
	pin M1 = IOB_W136_0;
	pin M2 = VCCO4;
	pin M3 = IOB_W136_1;
	pin M4 = IOB_W124_0;
	pin M5 = GND;
	pin M6 = IOB_W124_1;
	pin M7 = VCCO3;
	pin M8 = IOB_W120_0;
	pin M9 = IOB_W120_1;
	pin M10 = IOB_W118_1;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E103_1;
	pin M19 = IOB_E117_1;
	pin M20 = VCCO1;
	pin M21 = IOB_E99_0;
	pin M22 = GND;
	pin M23 = IOB_E120_1;
	pin M24 = IOB_E139_1;
	pin M25 = VCCO5;
	pin M26 = IOB_E139_0;
	pin N1 = IOB_W133_0;
	pin N2 = IOB_W133_1;
	pin N3 = IOB_W119_0;
	pin N4 = IOB_W119_1;
	pin N5 = IOB_W117_0;
	pin N6 = IOB_W102_0;
	pin N7 = IOB_W102_1;
	pin N8 = IOB_W98_1;
	pin N9 = IOB_W118_0;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = IOB_E101_1;
	pin N18 = IOB_E101_0;
	pin N19 = IOB_E103_0;
	pin N20 = IOB_E99_1;
	pin N21 = IOB_E122_0;
	pin N22 = IOB_E102_1;
	pin N23 = IOB_E102_0;
	pin N24 = IOB_E120_0;
	pin N25 = IOB_E133_1;
	pin N26 = IOB_E133_0;
	pin P1 = IOB_W103_0;
	pin P2 = GND;
	pin P3 = IOB_W103_1;
	pin P4 = VCCO3;
	pin P5 = IOB_W117_1;
	pin P6 = IOB_W100_0;
	pin P7 = IOB_W100_1;
	pin P8 = IOB_W98_0;
	pin P9 = VCCO3;
	pin P10 = IOB_W116_1;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = IOB_E64_1;
	pin P18 = IOB_E64_0;
	pin P19 = GND;
	pin P20 = IOB_E122_1;
	pin P21 = IOB_E98_1;
	pin P22 = IOB_E98_0;
	pin P23 = VCCO1;
	pin P24 = IOB_E118_1;
	pin P25 = GND;
	pin P26 = IOB_E118_0;
	pin R1 = IOB_W99_0;
	pin R2 = IOB_W99_1;
	pin R3 = IOB_W101_0;
	pin R4 = IOB_W101_1;
	pin R5 = IOB_W67_1;
	pin R6 = IOB_W68_0;
	pin R7 = IOB_W68_1;
	pin R8 = GND;
	pin R9 = IOB_W116_0;
	pin R10 = IOB_W61_1;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = IOB_E59_1;
	pin R18 = IOB_E59_0;
	pin R19 = IOB_E61_0;
	pin R20 = IOB_E61_1;
	pin R21 = IOB_E66_0;
	pin R22 = IOB_E66_1;
	pin R23 = IOB_E100_1;
	pin R24 = IOB_E100_0;
	pin R25 = IOB_E116_1;
	pin R26 = IOB_E116_0;
	pin T1 = IOB_W94_0;
	pin T2 = VCCO3;
	pin T3 = IOB_W94_1;
	pin T4 = IOB_W67_0;
	pin T5 = GND;
	pin T6 = IOB_W66_0;
	pin T7 = VCCO3;
	pin T8 = IOB_W66_1;
	pin T9 = IOB_W61_0;
	pin T10 = IOB_W56_1;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_E55_1;
	pin T19 = IOB_E55_0;
	pin T20 = IOB_E46_1;
	pin T21 = GND;
	pin T22 = IOB_E56_1;
	pin T23 = IOB_E68_1;
	pin T24 = IOB_E87_1;
	pin T25 = VCCO1;
	pin T26 = IOB_E87_0;
	pin U1 = IOB_W93_0;
	pin U2 = IOB_W93_1;
	pin U3 = IOB_W64_0;
	pin U4 = IOB_W64_1;
	pin U5 = IOB_W55_1;
	pin U6 = VCCAUX;
	pin U7 = IOB_W53_0;
	pin U8 = IOB_W53_1;
	pin U9 = IOB_W56_0;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = IOB_S11_2;
	pin U13 = IOB_S11_3;
	pin U14 = VCCAUX;
	pin U15 = IOB_S18_3;
	pin U16 = VCCINT;
	pin U17 = IOB_E50_1;
	pin U18 = VCCO1;
	pin U19 = IOB_E32_1;
	pin U20 = IOB_E46_0;
	pin U21 = IOB_E53_1;
	pin U22 = IOB_E53_0;
	pin U23 = IOB_E56_0;
	pin U24 = IOB_E68_0;
	pin U25 = IOB_E94_1;
	pin U26 = IOB_E94_0;
	pin V1 = IOB_W90_0;
	pin V2 = GND;
	pin V3 = IOB_W90_1;
	pin V4 = IOB_W95_1;
	pin V5 = IOB_W55_0;
	pin V6 = IOB_W39_0;
	pin V7 = IOB_W39_1;
	pin V8 = IOB_W43_0;
	pin V9 = VCCAUX;
	pin V10 = IOB_W48_0;
	pin V11 = IOB_S10_3;
	pin V12 = IOB_S15_3;
	pin V13 = IOB_S16_3;
	pin V14 = IOB_S18_2;
	pin V15 = IOB_S61_3;
	pin V16 = IOB_S68_3;
	pin V17 = IOB_E50_0;
	pin V18 = IOB_E41_1;
	pin V19 = IOB_E41_0;
	pin V20 = IOB_E32_0;
	pin V21 = VCCO1;
	pin V22 = IOB_E30_1;
	pin V23 = IOB_E95_1;
	pin V24 = IOB_E90_1;
	pin V25 = GND;
	pin V26 = IOB_E90_0;
	pin W1 = IOB_W87_0;
	pin W2 = IOB_W87_1;
	pin W3 = IOB_W95_0;
	pin W4 = VCCO3;
	pin W5 = IOB_W50_1;
	pin W6 = VCCO3;
	pin W7 = IOB_W34_0;
	pin W8 = IOB_W34_1;
	pin W9 = IOB_W43_1;
	pin W10 = IOB_W48_1;
	pin W11 = IOB_S10_2;
	pin W12 = IOB_S15_2;
	pin W13 = IOB_S38_3;
	pin W14 = IOB_S16_2;
	pin W15 = GND;
	pin W16 = IOB_S61_2;
	pin W17 = IOB_S68_2;
	pin W18 = IOB_E37_1;
	pin W19 = IOB_E37_0;
	pin W20 = GND;
	pin W21 = VCCBATT;
	pin W22 = IOB_E30_0;
	pin W23 = VCCO1;
	pin W24 = IOB_E95_0;
	pin W25 = IOB_E93_1;
	pin W26 = IOB_E93_0;
	pin Y1 = IOB_W84_0;
	pin Y2 = VCCO3;
	pin Y3 = IOB_W84_1;
	pin Y4 = GND;
	pin Y5 = IOB_W50_0;
	pin Y6 = IOB_W16_0;
	pin Y7 = GND;
	pin Y8 = IOB_W21_0;
	pin Y9 = IOB_W21_1;
	pin Y10 = IOB_S11_1;
	pin Y11 = GND;
	pin Y12 = VCCO2;
	pin Y13 = IOB_S38_2;
	pin Y14 = IOB_S41_1;
	pin Y15 = IOB_S59_3;
	pin Y16 = IOB_S67_3;
	pin Y17 = VCCO2;
	pin Y18 = IOB_S70_3;
	pin Y19 = VCCAUX;
	pin Y20 = IOB_E27_1;
	pin Y21 = IOB_E27_0;
	pin Y22 = IOB_E25_1;
	pin Y23 = GND;
	pin Y24 = IOB_E84_1;
	pin Y25 = VCCO1;
	pin Y26 = IOB_E84_0;
	pin AA1 = IOB_W81_0;
	pin AA2 = IOB_W81_1;
	pin AA3 = IOB_W46_0;
	pin AA4 = IOB_W46_1;
	pin AA5 = IOB_W37_1;
	pin AA6 = VCCAUX;
	pin AA7 = IOB_W16_1;
	pin AA8 = IOB_W9_1;
	pin AA9 = IOB_S4_1;
	pin AA10 = VCCAUX;
	pin AA11 = IOB_S18_1;
	pin AA12 = IOB_S19_1;
	pin AA13 = IOB_S38_1;
	pin AA14 = IOB_S41_0;
	pin AA15 = IOB_S59_2;
	pin AA16 = VCCAUX;
	pin AA17 = IOB_S67_2;
	pin AA18 = IOB_S67_1;
	pin AA19 = IOB_S70_2;
	pin AA20 = RFUSE;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E25_0;
	pin AA23 = IOB_E48_1;
	pin AA24 = IOB_E48_0;
	pin AA25 = IOB_E72_1;
	pin AA26 = IOB_E72_0;
	pin AB1 = IOB_W69_0;
	pin AB2 = GND;
	pin AB3 = IOB_W69_1;
	pin AB4 = IOB_W41_1;
	pin AB5 = IOB_W37_0;
	pin AB6 = IOB_W18_0;
	pin AB7 = IOB_W18_1;
	pin AB8 = IOB_W9_0;
	pin AB9 = IOB_S4_0;
	pin AB10 = IOB_S11_0;
	pin AB11 = IOB_S18_0;
	pin AB12 = GND;
	pin AB13 = IOB_S38_0;
	pin AB14 = VCCO2;
	pin AB15 = IOB_S61_1;
	pin AB16 = GND;
	pin AB17 = IOB_S64_1;
	pin AB18 = IOB_S67_0;
	pin AB19 = VFS;
	pin AB20 = GND;
	pin AB21 = IOB_E34_1;
	pin AB22 = IOB_E34_0;
	pin AB23 = VCCO1;
	pin AB24 = IOB_E78_1;
	pin AB25 = GND;
	pin AB26 = IOB_E78_0;
	pin AC1 = IOB_W75_0;
	pin AC2 = IOB_W75_1;
	pin AC3 = IOB_W41_0;
	pin AC4 = IOB_W7_1;
	pin AC5 = IOB_W23_1;
	pin AC6 = VCCO3;
	pin AC7 = IOB_W2_1;
	pin AC8 = GND;
	pin AC9 = IOB_S5_3;
	pin AC10 = VCCO2;
	pin AC11 = IOB_S16_1;
	pin AC12 = IOB_S19_0;
	pin AC13 = IOB_S39_3;
	pin AC14 = IOB_S61_0;
	pin AC15 = IOB_S62_3;
	pin AC16 = IOB_S62_1;
	pin AC17 = IOB_S64_0;
	pin AC18 = VCCO2;
	pin AC19 = IOB_S70_1;
	pin AC20 = IOB_S71_1;
	pin AC21 = VCCO2;
	pin AC22 = CMP_CS_B;
	pin AC23 = IOB_E43_1;
	pin AC24 = IOB_E43_0;
	pin AC25 = IOB_E75_1;
	pin AC26 = IOB_E75_0;
	pin AD1 = IOB_W72_0;
	pin AD2 = VCCO3;
	pin AD3 = IOB_W72_1;
	pin AD4 = IOB_W7_0;
	pin AD5 = IOB_W23_0;
	pin AD6 = IOB_S2_1;
	pin AD7 = IOB_W2_0;
	pin AD8 = IOB_S10_1;
	pin AD9 = IOB_S5_2;
	pin AD10 = IOB_S14_1;
	pin AD11 = IOB_S16_0;
	pin AD12 = IOB_S39_1;
	pin AD13 = IOB_S39_2;
	pin AD14 = IOB_S40_3;
	pin AD15 = IOB_S62_2;
	pin AD16 = IOB_S65_1;
	pin AD17 = IOB_S62_0;
	pin AD18 = IOB_S68_1;
	pin AD19 = IOB_S70_0;
	pin AD20 = IOB_S73_3;
	pin AD21 = IOB_S71_0;
	pin AD22 = IOB_S74_3;
	pin AD23 = SUSPEND;
	pin AD24 = IOB_E81_1;
	pin AD25 = VCCO1;
	pin AD26 = IOB_E81_0;
	pin AE1 = IOB_W78_0;
	pin AE2 = IOB_W78_1;
	pin AE3 = IOB_W5_1;
	pin AE4 = IOB_S1_1;
	pin AE5 = IOB_S1_3;
	pin AE6 = GND;
	pin AE7 = IOB_S2_3;
	pin AE8 = VCCO2;
	pin AE9 = IOB_S14_3;
	pin AE10 = GND;
	pin AE11 = IOB_S15_1;
	pin AE12 = VCCO2;
	pin AE13 = IOB_S40_1;
	pin AE14 = GND;
	pin AE15 = IOB_S64_3;
	pin AE16 = VCCO2;
	pin AE17 = IOB_S65_3;
	pin AE18 = GND;
	pin AE19 = IOB_S73_1;
	pin AE20 = VCCO2;
	pin AE21 = IOB_S74_1;
	pin AE22 = GND;
	pin AE23 = IOB_E22_1;
	pin AE24 = IOB_E39_1;
	pin AE25 = IOB_E69_1;
	pin AE26 = IOB_E69_0;
	pin AF1 = GND;
	pin AF2 = IOB_W5_0;
	pin AF3 = PROG_B;
	pin AF4 = IOB_S1_0;
	pin AF5 = IOB_S1_2;
	pin AF6 = IOB_S2_0;
	pin AF7 = IOB_S2_2;
	pin AF8 = IOB_S10_0;
	pin AF9 = IOB_S14_2;
	pin AF10 = IOB_S14_0;
	pin AF11 = IOB_S15_0;
	pin AF12 = IOB_S39_0;
	pin AF13 = IOB_S40_0;
	pin AF14 = IOB_S40_2;
	pin AF15 = IOB_S64_2;
	pin AF16 = IOB_S65_0;
	pin AF17 = IOB_S65_2;
	pin AF18 = IOB_S68_0;
	pin AF19 = IOB_S73_0;
	pin AF20 = IOB_S73_2;
	pin AF21 = IOB_S74_0;
	pin AF22 = IOB_S74_2;
	pin AF23 = DONE;
	pin AF24 = IOB_E22_0;
	pin AF25 = IOB_E39_0;
	pin AF26 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

// xc6slx150-fgg900 xc6slx150l-fgg900
bond BOND42 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	pin A1 = GND;
	pin A2 = IOB_W183_0;
	pin A3 = IOB_W180_0;
	pin A4 = IOB_W184_0;
	pin A5 = IOB_W188_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N7_2;
	pin A8 = IOB_N10_2;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N14_0;
	pin A11 = IOB_N16_0;
	pin A12 = IOB_N18_2;
	pin A13 = IOB_N36_2;
	pin A14 = IOB_N36_0;
	pin A15 = IOB_N39_0;
	pin A16 = IOB_N40_2;
	pin A17 = IOB_N41_2;
	pin A18 = IOB_N40_0;
	pin A19 = IOB_N58_0;
	pin A20 = IOB_N61_2;
	pin A21 = IOB_N62_0;
	pin A22 = IOB_N65_2;
	pin A23 = IOB_N67_0;
	pin A24 = IOB_N73_0;
	pin A25 = IOB_N73_2;
	pin A26 = IOB_E186_0;
	pin A27 = IOB_E183_0;
	pin A28 = IOB_E188_1;
	pin A29 = IOB_E188_0;
	pin A30 = GND;
	pin B1 = IOB_W162_0;
	pin B2 = IOB_W183_1;
	pin B3 = IOB_W180_1;
	pin B4 = VCCO4;
	pin B5 = IOB_W188_1;
	pin B6 = GND;
	pin B7 = IOB_N7_3;
	pin B8 = VCCO0;
	pin B9 = IOB_N14_3;
	pin B10 = GND;
	pin B11 = IOB_N16_1;
	pin B12 = VCCO0;
	pin B13 = IOB_N36_3;
	pin B14 = GND;
	pin B15 = IOB_N39_1;
	pin B16 = VCCO0;
	pin B17 = IOB_N41_3;
	pin B18 = GND;
	pin B19 = IOB_N58_1;
	pin B20 = VCCO0;
	pin B21 = IOB_N62_1;
	pin B22 = GND;
	pin B23 = IOB_N67_1;
	pin B24 = VCCO0;
	pin B25 = IOB_N73_3;
	pin B26 = GND;
	pin B27 = IOB_E183_1;
	pin B28 = VCCO5;
	pin B29 = IOB_E184_1;
	pin B30 = IOB_E184_0;
	pin C1 = IOB_W162_1;
	pin C2 = VCCO4;
	pin C3 = GND;
	pin C4 = IOB_W184_1;
	pin C5 = IOB_W182_0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N10_3;
	pin C9 = IOB_N10_0;
	pin C10 = IOB_N14_1;
	pin C11 = IOB_N15_2;
	pin C12 = IOB_N18_3;
	pin C13 = IOB_N18_0;
	pin C14 = IOB_N36_1;
	pin C15 = IOB_N39_2;
	pin C16 = IOB_N40_3;
	pin C17 = IOB_N44_2;
	pin C18 = IOB_N40_1;
	pin C19 = IOB_N61_0;
	pin C20 = IOB_N61_3;
	pin C21 = IOB_N65_0;
	pin C22 = IOB_N65_3;
	pin C23 = IOB_N70_2;
	pin C24 = IOB_N73_1;
	pin C25 = IOB_N74_0;
	pin C26 = IOB_E186_1;
	pin C27 = IOB_E167_0;
	pin C28 = GND;
	pin C29 = IOB_E180_1;
	pin C30 = IOB_E180_0;
	pin D1 = IOB_W167_0;
	pin D2 = IOB_W167_1;
	pin D3 = IOB_W166_0;
	pin D4 = IOB_W166_1;
	pin D5 = IOB_W182_1;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N4_0;
	pin D9 = IOB_N10_1;
	pin D10 = IOB_N8_0;
	pin D11 = IOB_N15_3;
	pin D12 = IOB_N16_2;
	pin D13 = IOB_N18_1;
	pin D14 = IOB_N35_0;
	pin D15 = IOB_N39_3;
	pin D16 = IOB_N41_0;
	pin D17 = IOB_N44_3;
	pin D18 = IOB_N59_2;
	pin D19 = IOB_N61_1;
	pin D20 = IOB_N64_0;
	pin D21 = IOB_N65_1;
	pin D22 = IOB_N67_2;
	pin D23 = IOB_N70_3;
	pin D24 = IOB_N71_2;
	pin D25 = IOB_N74_1;
	pin D26 = IOB_E181_0;
	pin D27 = IOB_E167_1;
	pin D28 = IOB_E166_1;
	pin D29 = VCCO5;
	pin D30 = IOB_E166_0;
	pin E1 = IOB_W165_0;
	pin E2 = GND;
	pin E3 = IOB_W165_1;
	pin E4 = IOB_W164_0;
	pin E5 = IOB_W164_1;
	pin E6 = IOB_N4_3;
	pin E7 = VCCO0;
	pin E8 = IOB_N4_1;
	pin E9 = GND;
	pin E10 = IOB_N8_1;
	pin E11 = VCCO0;
	pin E12 = IOB_N16_3;
	pin E13 = GND;
	pin E14 = IOB_N35_1;
	pin E15 = VCCO0;
	pin E16 = IOB_N41_1;
	pin E17 = GND;
	pin E18 = IOB_N59_3;
	pin E19 = VCCO0;
	pin E20 = IOB_N64_1;
	pin E21 = GND;
	pin E22 = IOB_N67_3;
	pin E23 = VCCO0;
	pin E24 = IOB_N71_3;
	pin E25 = GND;
	pin E26 = IOB_E181_1;
	pin E27 = IOB_E165_1;
	pin E28 = IOB_E165_0;
	pin E29 = IOB_E164_1;
	pin E30 = IOB_E164_0;
	pin F1 = IOB_W163_0;
	pin F2 = IOB_W163_1;
	pin F3 = IOB_W181_0;
	pin F4 = IOB_W181_1;
	pin F5 = GND;
	pin F6 = IOB_N2_2;
	pin F7 = IOB_N1_0;
	pin F8 = IOB_N2_0;
	pin F9 = IOB_N1_2;
	pin F10 = VCCAUX;
	pin F11 = IOB_N11_0;
	pin F12 = IOB_N15_0;
	pin F13 = IOB_N19_0;
	pin F14 = IOB_N35_2;
	pin F15 = IOB_N38_0;
	pin F16 = IOB_N43_2;
	pin F17 = IOB_N44_0;
	pin F18 = IOB_N59_0;
	pin F19 = IOB_N62_2;
	pin F20 = VCCAUX;
	pin F21 = IOB_N68_0;
	pin F22 = IOB_N70_0;
	pin F23 = IOB_N71_0;
	pin F24 = TCK;
	pin F25 = IOB_E189_0;
	pin F26 = IOB_E182_1;
	pin F27 = IOB_E182_0;
	pin F28 = IOB_E157_1;
	pin F29 = GND;
	pin F30 = IOB_E157_0;
	pin G1 = IOB_W158_0;
	pin G2 = VCCO4;
	pin G3 = IOB_W158_1;
	pin G4 = IOB_W186_0;
	pin G5 = IOB_W186_1;
	pin G6 = IOB_N2_3;
	pin G7 = IOB_N1_1;
	pin G8 = IOB_N2_1;
	pin G9 = IOB_N1_3;
	pin G10 = IOB_N5_2;
	pin G11 = IOB_N11_1;
	pin G12 = IOB_N15_1;
	pin G13 = IOB_N19_1;
	pin G14 = IOB_N35_3;
	pin G15 = IOB_N38_1;
	pin G16 = IOB_N43_3;
	pin G17 = IOB_N44_1;
	pin G18 = IOB_N59_1;
	pin G19 = IOB_N62_3;
	pin G20 = IOB_N68_2;
	pin G21 = IOB_N68_1;
	pin G22 = IOB_N70_1;
	pin G23 = IOB_N71_1;
	pin G24 = TDO;
	pin G25 = IOB_E189_1;
	pin G26 = VCCO5;
	pin G27 = IOB_E158_1;
	pin G28 = IOB_E158_0;
	pin G29 = IOB_E151_1;
	pin G30 = IOB_E151_0;
	pin H1 = IOB_W157_0;
	pin H2 = IOB_W157_1;
	pin H3 = IOB_W148_0;
	pin H4 = IOB_W148_1;
	pin H5 = VCCO4;
	pin H6 = IOB_W190_0;
	pin H7 = VCCO0;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCO0;
	pin H11 = IOB_N8_2;
	pin H12 = GND;
	pin H13 = IOB_N19_2;
	pin H14 = VCCO0;
	pin H15 = IOB_N38_2;
	pin H16 = GND;
	pin H17 = IOB_N58_2;
	pin H18 = VCCO0;
	pin H19 = IOB_N64_2;
	pin H20 = GND;
	pin H21 = IOB_N74_2;
	pin H22 = VCCO0;
	pin H23 = GND;
	pin H24 = VCCAUX;
	pin H25 = TDI;
	pin H26 = IOB_E163_1;
	pin H27 = IOB_E163_0;
	pin H28 = IOB_E148_1;
	pin H29 = VCCO5;
	pin H30 = IOB_E148_0;
	pin J1 = IOB_W151_0;
	pin J2 = GND;
	pin J3 = IOB_W151_1;
	pin J4 = IOB_W154_0;
	pin J5 = IOB_W154_1;
	pin J6 = IOB_W190_1;
	pin J7 = GND;
	pin J8 = VCCAUX;
	pin J9 = GND;
	pin J10 = IOB_N5_3;
	pin J11 = IOB_N8_3;
	pin J12 = IOB_N11_2;
	pin J13 = IOB_N19_3;
	pin J14 = IOB_N33_2;
	pin J15 = IOB_N38_3;
	pin J16 = VCCO0;
	pin J17 = IOB_N58_3;
	pin J18 = GND;
	pin J19 = IOB_N64_3;
	pin J20 = IOB_N68_3;
	pin J21 = IOB_N74_3;
	pin J22 = GND;
	pin J23 = VCCAUX;
	pin J24 = GND;
	pin J25 = VCCO5;
	pin J26 = GND;
	pin J27 = IOB_E159_1;
	pin J28 = IOB_E159_0;
	pin J29 = IOB_E154_1;
	pin J30 = IOB_E154_0;
	pin K1 = IOB_W139_0;
	pin K2 = IOB_W139_1;
	pin K3 = IOB_W159_0;
	pin K4 = IOB_W159_1;
	pin K5 = GND;
	pin K6 = VCCO4;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = VCCAUX;
	pin K10 = GND;
	pin K11 = VCCO0;
	pin K12 = IOB_N11_3;
	pin K13 = VCCAUX;
	pin K14 = IOB_N33_3;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCAUX;
	pin K18 = GND;
	pin K19 = VCCINT;
	pin K20 = VCCINT;
	pin K21 = GND;
	pin K22 = GND;
	pin K23 = GND;
	pin K24 = VCCO5;
	pin K25 = TMS;
	pin K26 = IOB_E162_1;
	pin K27 = IOB_E162_0;
	pin K28 = IOB_E139_1;
	pin K29 = GND;
	pin K30 = IOB_E139_0;
	pin L1 = IOB_W136_0;
	pin L2 = VCCO4;
	pin L3 = IOB_W136_1;
	pin L4 = IOB_W142_0;
	pin L5 = IOB_W142_1;
	pin L6 = IOB_W132_0;
	pin L7 = IOB_W132_1;
	pin L8 = VCCO3;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = GND;
	pin L19 = VCCINT;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = VCCAUX;
	pin L23 = GND;
	pin L24 = IOB_E127_1;
	pin L25 = IOB_E127_0;
	pin L26 = VCCO5;
	pin L27 = IOB_E145_1;
	pin L28 = IOB_E145_0;
	pin L29 = IOB_E142_1;
	pin L30 = IOB_E142_0;
	pin M1 = IOB_W133_0;
	pin M2 = IOB_W133_1;
	pin M3 = IOB_W145_0;
	pin M4 = IOB_W145_1;
	pin M5 = VCCO4;
	pin M6 = IOB_W127_0;
	pin M7 = IOB_W127_1;
	pin M8 = GND;
	pin M9 = VCCO3;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCINT;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = VCCINT;
	pin M20 = VCCINT;
	pin M21 = GND;
	pin M22 = GND;
	pin M23 = IOB_E126_1;
	pin M24 = IOB_E126_0;
	pin M25 = VCCAUX;
	pin M26 = IOB_E136_1;
	pin M27 = IOB_E136_0;
	pin M28 = IOB_E133_1;
	pin M29 = VCCO5;
	pin M30 = IOB_E133_0;
	pin N1 = IOB_W124_0;
	pin N2 = GND;
	pin N3 = IOB_W124_1;
	pin N4 = IOB_W120_0;
	pin N5 = IOB_W120_1;
	pin N6 = VCCAUX;
	pin N7 = IOB_W68_0;
	pin N8 = IOB_W68_1;
	pin N9 = IOB_W56_0;
	pin N10 = IOB_W56_1;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = GND;
	pin N20 = GND;
	pin N21 = VCCAUX;
	pin N22 = GND;
	pin N23 = VCCO1;
	pin N24 = IOB_E132_1;
	pin N25 = IOB_E132_0;
	pin N26 = GND;
	pin N27 = IOB_E122_1;
	pin N28 = IOB_E122_0;
	pin N29 = IOB_E124_1;
	pin N30 = IOB_E124_0;
	pin P1 = IOB_W122_0;
	pin P2 = IOB_W122_1;
	pin P3 = IOB_W119_0;
	pin P4 = IOB_W119_1;
	pin P5 = GND;
	pin P6 = IOB_W126_0;
	pin P7 = IOB_W126_1;
	pin P8 = VCCO3;
	pin P9 = GND;
	pin P10 = VCCAUX;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = VCCO1;
	pin P22 = IOB_E64_1;
	pin P23 = IOB_E64_0;
	pin P24 = IOB_E59_1;
	pin P25 = IOB_E59_0;
	pin P26 = IOB_E119_1;
	pin P27 = IOB_E119_0;
	pin P28 = IOB_E120_1;
	pin P29 = GND;
	pin P30 = IOB_E120_0;
	pin R1 = IOB_W118_0;
	pin R2 = VCCO3;
	pin R3 = IOB_W118_1;
	pin R4 = IOB_W117_0;
	pin R5 = IOB_W117_1;
	pin R6 = IOB_W61_0;
	pin R7 = IOB_W61_1;
	pin R8 = GND;
	pin R9 = VCCAUX;
	pin R10 = GND;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = IOB_E67_1;
	pin R22 = IOB_E67_0;
	pin R23 = VCCO1;
	pin R24 = IOB_E55_1;
	pin R25 = IOB_E55_0;
	pin R26 = VCCO1;
	pin R27 = IOB_E117_1;
	pin R28 = IOB_E117_0;
	pin R29 = IOB_E118_1;
	pin R30 = IOB_E118_0;
	pin T1 = IOB_W116_0;
	pin T2 = IOB_W116_1;
	pin T3 = IOB_W103_0;
	pin T4 = IOB_W103_1;
	pin T5 = VCCO3;
	pin T6 = IOB_W16_0;
	pin T7 = IOB_W16_1;
	pin T8 = IOB_W34_0;
	pin T9 = IOB_W34_1;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCAUX;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = IOB_E50_1;
	pin T25 = IOB_E50_0;
	pin T26 = IOB_E116_1;
	pin T27 = IOB_E116_0;
	pin T28 = IOB_E103_1;
	pin T29 = VCCO1;
	pin T30 = IOB_E103_0;
	pin U1 = IOB_W102_0;
	pin U2 = GND;
	pin U3 = IOB_W102_1;
	pin U4 = IOB_W101_0;
	pin U5 = IOB_W101_1;
	pin U6 = IOB_W66_0;
	pin U7 = IOB_W66_1;
	pin U8 = VCCO3;
	pin U9 = GND;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = VCCO1;
	pin U24 = IOB_E46_1;
	pin U25 = IOB_E46_0;
	pin U26 = GND;
	pin U27 = IOB_E101_1;
	pin U28 = IOB_E101_0;
	pin U29 = IOB_E102_1;
	pin U30 = IOB_E102_0;
	pin V1 = IOB_W100_0;
	pin V2 = IOB_W100_1;
	pin V3 = IOB_W99_0;
	pin V4 = IOB_W99_1;
	pin V5 = GND;
	pin V6 = VCCAUX;
	pin V7 = IOB_W48_0;
	pin V8 = IOB_W48_1;
	pin V9 = IOB_W53_0;
	pin V10 = IOB_W53_1;
	pin V11 = GND;
	pin V12 = GND;
	pin V13 = VCCINT;
	pin V14 = VCCINT;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = VCCO1;
	pin V22 = GND;
	pin V23 = IOB_E41_1;
	pin V24 = IOB_E41_0;
	pin V25 = VCCAUX;
	pin V26 = IOB_E99_1;
	pin V27 = IOB_E99_0;
	pin V28 = IOB_E100_1;
	pin V29 = GND;
	pin V30 = IOB_E100_0;
	pin W1 = IOB_W93_0;
	pin W2 = VCCO3;
	pin W3 = IOB_W93_1;
	pin W4 = IOB_W98_0;
	pin W5 = IOB_W98_1;
	pin W6 = IOB_W30_0;
	pin W7 = IOB_W30_1;
	pin W8 = GND;
	pin W9 = IOB_W25_0;
	pin W10 = IOB_W25_1;
	pin W11 = VCCINT;
	pin W12 = VCCINT;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = VCCINT;
	pin W21 = IOB_E37_1;
	pin W22 = IOB_E37_0;
	pin W23 = GND;
	pin W24 = IOB_E68_1;
	pin W25 = IOB_E68_0;
	pin W26 = VCCO1;
	pin W27 = IOB_E98_1;
	pin W28 = IOB_E98_0;
	pin W29 = IOB_E94_1;
	pin W30 = IOB_E94_0;
	pin Y1 = IOB_W87_0;
	pin Y2 = IOB_W87_1;
	pin Y3 = IOB_W84_0;
	pin Y4 = IOB_W84_1;
	pin Y5 = VCCO3;
	pin Y6 = IOB_W39_0;
	pin Y7 = IOB_W39_1;
	pin Y8 = IOB_W7_0;
	pin Y9 = IOB_W7_1;
	pin Y10 = VCCO3;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = GND;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = VCCINT;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = IOB_E32_1;
	pin Y23 = IOB_E32_0;
	pin Y24 = IOB_E27_1;
	pin Y25 = IOB_E27_0;
	pin Y26 = IOB_E84_1;
	pin Y27 = IOB_E84_0;
	pin Y28 = IOB_E93_1;
	pin Y29 = VCCO1;
	pin Y30 = IOB_E93_0;
	pin AA1 = IOB_W94_0;
	pin AA2 = GND;
	pin AA3 = IOB_W94_1;
	pin AA4 = IOB_W90_0;
	pin AA5 = IOB_W90_1;
	pin AA6 = IOB_W18_0;
	pin AA7 = IOB_W18_1;
	pin AA8 = VCCO3;
	pin AA9 = IOB_W2_0;
	pin AA10 = IOB_W2_1;
	pin AA11 = IOB_W11_0;
	pin AA12 = IOB_W11_1;
	pin AA13 = GND;
	pin AA14 = VCCO2;
	pin AA15 = IOB_S35_3;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = VCCO2;
	pin AA19 = IOB_S58_3;
	pin AA20 = GND;
	pin AA21 = VCCAUX;
	pin AA22 = GND;
	pin AA23 = VCCO1;
	pin AA24 = IOB_E22_1;
	pin AA25 = IOB_E22_0;
	pin AA26 = GND;
	pin AA27 = IOB_E87_1;
	pin AA28 = IOB_E87_0;
	pin AA29 = IOB_E90_1;
	pin AA30 = IOB_E90_0;
	pin AB1 = IOB_W95_0;
	pin AB2 = IOB_W95_1;
	pin AB3 = IOB_W75_0;
	pin AB4 = IOB_W75_1;
	pin AB5 = GND;
	pin AB6 = IOB_W27_0;
	pin AB7 = IOB_W27_1;
	pin AB8 = PROG_B;
	pin AB9 = VCCAUX;
	pin AB10 = GND;
	pin AB11 = IOB_S10_3;
	pin AB12 = IOB_S11_3;
	pin AB13 = VCCAUX;
	pin AB14 = IOB_S19_3;
	pin AB15 = IOB_S35_2;
	pin AB16 = IOB_S38_3;
	pin AB17 = VCCAUX;
	pin AB18 = IOB_S43_3;
	pin AB19 = IOB_S58_2;
	pin AB20 = IOB_S61_3;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = SUSPEND;
	pin AB26 = VCCBATT;
	pin AB27 = RFUSE;
	pin AB28 = IOB_E95_1;
	pin AB29 = GND;
	pin AB30 = IOB_E95_0;
	pin AC1 = IOB_W81_0;
	pin AC2 = VCCO3;
	pin AC3 = IOB_W81_1;
	pin AC4 = IOB_W69_0;
	pin AC5 = IOB_W69_1;
	pin AC6 = IOB_W21_1;
	pin AC7 = VCCAUX;
	pin AC8 = GND;
	pin AC9 = VCCO2;
	pin AC10 = GND;
	pin AC11 = VCCO2;
	pin AC12 = IOB_S11_2;
	pin AC13 = GND;
	pin AC14 = IOB_S19_2;
	pin AC15 = VCCO2;
	pin AC16 = IOB_S38_2;
	pin AC17 = GND;
	pin AC18 = IOB_S43_2;
	pin AC19 = VCCO2;
	pin AC20 = IOB_S61_2;
	pin AC21 = IOB_S68_3;
	pin AC22 = VCCO2;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = CMP_CS_B;
	pin AC26 = VCCO1;
	pin AC27 = IOB_E78_1;
	pin AC28 = IOB_E78_0;
	pin AC29 = IOB_E75_1;
	pin AC30 = IOB_E75_0;
	pin AD1 = IOB_W78_0;
	pin AD2 = IOB_W78_1;
	pin AD3 = IOB_W72_0;
	pin AD4 = IOB_W72_1;
	pin AD5 = VCCO3;
	pin AD6 = IOB_W21_0;
	pin AD7 = IOB_W5_1;
	pin AD8 = IOB_S4_1;
	pin AD9 = IOB_S4_3;
	pin AD10 = IOB_S7_3;
	pin AD11 = IOB_S10_2;
	pin AD12 = IOB_S15_1;
	pin AD13 = IOB_S15_3;
	pin AD14 = IOB_S18_3;
	pin AD15 = IOB_S36_1;
	pin AD16 = IOB_S41_1;
	pin AD17 = IOB_S41_3;
	pin AD18 = IOB_S59_1;
	pin AD19 = IOB_S61_1;
	pin AD20 = IOB_S67_3;
	pin AD21 = IOB_S68_2;
	pin AD22 = IOB_S70_1;
	pin AD23 = IOB_S70_3;
	pin AD24 = IOB_S74_1;
	pin AD25 = DONE;
	pin AD26 = IOB_E39_1;
	pin AD27 = IOB_E39_0;
	pin AD28 = IOB_E81_1;
	pin AD29 = VCCO1;
	pin AD30 = IOB_E81_0;
	pin AE1 = IOB_W67_0;
	pin AE2 = GND;
	pin AE3 = IOB_W67_1;
	pin AE4 = IOB_W43_1;
	pin AE5 = IOB_W14_1;
	pin AE6 = IOB_W9_1;
	pin AE7 = IOB_W5_0;
	pin AE8 = IOB_S4_0;
	pin AE9 = IOB_S4_2;
	pin AE10 = IOB_S7_2;
	pin AE11 = VCCAUX;
	pin AE12 = IOB_S15_0;
	pin AE13 = IOB_S15_2;
	pin AE14 = IOB_S18_2;
	pin AE15 = IOB_S36_0;
	pin AE16 = IOB_S41_0;
	pin AE17 = IOB_S41_2;
	pin AE18 = IOB_S59_0;
	pin AE19 = IOB_S61_0;
	pin AE20 = IOB_S67_2;
	pin AE21 = VCCAUX;
	pin AE22 = IOB_S70_0;
	pin AE23 = IOB_S70_2;
	pin AE24 = IOB_S74_0;
	pin AE25 = IOB_E30_1;
	pin AE26 = IOB_E30_0;
	pin AE27 = IOB_E69_1;
	pin AE28 = IOB_E69_0;
	pin AE29 = IOB_E72_1;
	pin AE30 = IOB_E72_0;
	pin AF1 = IOB_W64_1;
	pin AF2 = IOB_W59_1;
	pin AF3 = IOB_W46_1;
	pin AF4 = IOB_W43_0;
	pin AF5 = GND;
	pin AF6 = IOB_W9_0;
	pin AF7 = IOB_S5_1;
	pin AF8 = VCCO2;
	pin AF9 = IOB_S7_1;
	pin AF10 = GND;
	pin AF11 = IOB_S11_1;
	pin AF12 = VCCO2;
	pin AF13 = IOB_S18_1;
	pin AF14 = GND;
	pin AF15 = IOB_S38_1;
	pin AF16 = VCCO2;
	pin AF17 = IOB_S43_1;
	pin AF18 = GND;
	pin AF19 = IOB_S58_1;
	pin AF20 = VCCO2;
	pin AF21 = IOB_S62_1;
	pin AF22 = GND;
	pin AF23 = IOB_S68_1;
	pin AF24 = VCCO2;
	pin AF25 = IOB_S73_1;
	pin AF26 = GND;
	pin AF27 = VFS;
	pin AF28 = IOB_E66_1;
	pin AF29 = GND;
	pin AF30 = IOB_E66_0;
	pin AG1 = IOB_W64_0;
	pin AG2 = VCCO3;
	pin AG3 = IOB_W46_0;
	pin AG4 = IOB_W55_1;
	pin AG5 = IOB_W14_0;
	pin AG6 = IOB_S2_1;
	pin AG7 = IOB_S5_0;
	pin AG8 = IOB_S5_3;
	pin AG9 = IOB_S7_0;
	pin AG10 = IOB_S8_1;
	pin AG11 = IOB_S11_0;
	pin AG12 = IOB_S16_1;
	pin AG13 = IOB_S18_0;
	pin AG14 = IOB_S16_3;
	pin AG15 = IOB_S38_0;
	pin AG16 = IOB_S36_3;
	pin AG17 = IOB_S43_0;
	pin AG18 = IOB_S44_1;
	pin AG19 = IOB_S58_0;
	pin AG20 = IOB_S59_3;
	pin AG21 = IOB_S62_0;
	pin AG22 = IOB_S64_1;
	pin AG23 = IOB_S68_0;
	pin AG24 = IOB_S71_1;
	pin AG25 = IOB_S73_0;
	pin AG26 = IOB_E25_1;
	pin AG27 = IOB_E43_1;
	pin AG28 = IOB_E43_0;
	pin AG29 = IOB_E61_1;
	pin AG30 = IOB_E61_0;
	pin AH1 = IOB_W50_1;
	pin AH2 = IOB_W59_0;
	pin AH3 = IOB_W37_1;
	pin AH4 = IOB_W55_0;
	pin AH5 = IOB_W23_1;
	pin AH6 = IOB_S2_0;
	pin AH7 = IOB_S1_3;
	pin AH8 = IOB_S5_2;
	pin AH9 = IOB_S8_3;
	pin AH10 = IOB_S8_0;
	pin AH11 = IOB_S14_3;
	pin AH12 = IOB_S16_0;
	pin AH13 = IOB_S19_1;
	pin AH14 = IOB_S16_2;
	pin AH15 = IOB_S35_1;
	pin AH16 = IOB_S36_2;
	pin AH17 = IOB_S39_1;
	pin AH18 = IOB_S44_0;
	pin AH19 = IOB_S40_3;
	pin AH20 = IOB_S59_2;
	pin AH21 = IOB_S64_3;
	pin AH22 = IOB_S64_0;
	pin AH23 = IOB_S65_3;
	pin AH24 = IOB_S71_0;
	pin AH25 = IOB_S73_3;
	pin AH26 = IOB_E25_0;
	pin AH27 = IOB_E34_1;
	pin AH28 = GND;
	pin AH29 = VCCO1;
	pin AH30 = IOB_E56_1;
	pin AJ1 = IOB_W50_0;
	pin AJ2 = IOB_W41_1;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_W32_1;
	pin AJ5 = GND;
	pin AJ6 = IOB_S1_1;
	pin AJ7 = VCCO2;
	pin AJ8 = IOB_S2_3;
	pin AJ9 = GND;
	pin AJ10 = IOB_S10_1;
	pin AJ11 = VCCO2;
	pin AJ12 = IOB_S14_1;
	pin AJ13 = GND;
	pin AJ14 = IOB_S33_1;
	pin AJ15 = VCCO2;
	pin AJ16 = IOB_S39_3;
	pin AJ17 = GND;
	pin AJ18 = IOB_S40_1;
	pin AJ19 = VCCO2;
	pin AJ20 = IOB_S62_3;
	pin AJ21 = GND;
	pin AJ22 = IOB_S65_1;
	pin AJ23 = VCCO2;
	pin AJ24 = IOB_S67_1;
	pin AJ25 = GND;
	pin AJ26 = IOB_S74_3;
	pin AJ27 = VCCO1;
	pin AJ28 = IOB_E48_1;
	pin AJ29 = IOB_E53_1;
	pin AJ30 = IOB_E56_0;
	pin AK1 = GND;
	pin AK2 = IOB_W41_0;
	pin AK3 = IOB_W37_0;
	pin AK4 = IOB_W32_0;
	pin AK5 = IOB_W23_0;
	pin AK6 = IOB_S1_0;
	pin AK7 = IOB_S1_2;
	pin AK8 = IOB_S2_2;
	pin AK9 = IOB_S8_2;
	pin AK10 = IOB_S10_0;
	pin AK11 = IOB_S14_2;
	pin AK12 = IOB_S14_0;
	pin AK13 = IOB_S19_0;
	pin AK14 = IOB_S33_0;
	pin AK15 = IOB_S35_0;
	pin AK16 = IOB_S39_2;
	pin AK17 = IOB_S39_0;
	pin AK18 = IOB_S40_0;
	pin AK19 = IOB_S40_2;
	pin AK20 = IOB_S62_2;
	pin AK21 = IOB_S64_2;
	pin AK22 = IOB_S65_0;
	pin AK23 = IOB_S65_2;
	pin AK24 = IOB_S67_0;
	pin AK25 = IOB_S73_2;
	pin AK26 = IOB_S74_2;
	pin AK27 = IOB_E34_0;
	pin AK28 = IOB_E48_0;
	pin AK29 = IOB_E53_0;
	pin AK30 = GND;
	vref IOB_W2_0;
	vref IOB_W39_0;
	vref IOB_W68_0;
	vref IOB_W127_0;
	vref IOB_W132_0;
	vref IOB_W190_0;
	vref IOB_E34_0;
	vref IOB_E68_0;
	vref IOB_E126_0;
	vref IOB_E132_0;
	vref IOB_E189_0;
	vref IOB_S4_0;
	vref IOB_S14_2;
	vref IOB_S19_0;
	vref IOB_S44_0;
	vref IOB_S62_2;
	vref IOB_S73_0;
	vref IOB_N1_2;
	vref IOB_N5_0;
	vref IOB_N41_2;
	vref IOB_N71_0;
}

device xc6slx9 {
	chip CHIP0;
	bond cpg196 = BOND0;
	bond csg225 = BOND1;
	bond csg324 = BOND2;
	bond ftg256 = BOND3;
	bond tqg144 = BOND4;
	speed -2;
	speed -3;
	speed -3N;
	combo cpg196 -2;
	combo cpg196 -3;
	combo csg225 -2;
	combo csg225 -3;
	combo csg225 -3N;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo ftg256 -2;
	combo ftg256 -3;
	combo ftg256 -3N;
	combo tqg144 -2;
	combo tqg144 -3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000001000010010011;
}

device xa6slx9 {
	chip CHIP0;
	bond csg225 = BOND1;
	bond csg324 = BOND2;
	bond ftg256 = BOND3;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg225 -2;
	combo csg225 -2Q;
	combo csg225 -3;
	combo csg225 -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo ftg256 -2;
	combo ftg256 -2Q;
	combo ftg256 -3;
	combo ftg256 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000001000010010011;
}

device xc6slx9l {
	chip CHIP0;
	bond cpg196 = BOND0;
	bond csg225 = BOND1;
	bond csg324 = BOND2;
	bond ftg256 = BOND3;
	bond tqg144 = BOND4;
	speed -1L;
	combo cpg196 -1L;
	combo csg225 -1L;
	combo csg324 -1L;
	combo ftg256 -1L;
	combo tqg144 -1L;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000001000010010011;
}

device xc6slx4 {
	chip CHIP1;
	bond cpg196 = BOND0;
	bond csg225 = BOND5;
	bond tqg144 = BOND4;
	speed -2;
	speed -3;
	combo cpg196 -2;
	combo cpg196 -3;
	combo csg225 -2;
	combo csg225 -3;
	combo tqg144 -2;
	combo tqg144 -3;
	disabled mcb;
	disabled clb X2;
	disabled clb X5;
	disabled clb X8;
	disabled clb X10;
	disabled clb X11;
	disabled clb X12;
	disabled clb X15;
	disabled bram X3 REG0;
	disabled bram X13 REG0;
	disabled bram X13 REG1;
	disabled bram X13 REG2;
	disabled bram X13 REG3;
	disabled dsp X6 REG0;
	disabled dsp X6 REG3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000000000010010011;
}

device xa6slx4 {
	chip CHIP1;
	bond csg225 = BOND5;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg225 -2;
	combo csg225 -2Q;
	combo csg225 -3;
	combo csg225 -3Q;
	disabled mcb;
	disabled clb X2;
	disabled clb X5;
	disabled clb X8;
	disabled clb X10;
	disabled clb X11;
	disabled clb X12;
	disabled clb X15;
	disabled bram X3 REG0;
	disabled bram X13 REG0;
	disabled bram X13 REG1;
	disabled bram X13 REG2;
	disabled bram X13 REG3;
	disabled dsp X6 REG0;
	disabled dsp X6 REG3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000000000010010011;
}

device xc6slx4l {
	chip CHIP1;
	bond cpg196 = BOND0;
	bond csg225 = BOND5;
	bond tqg144 = BOND4;
	speed -1L;
	combo cpg196 -1L;
	combo csg225 -1L;
	combo tqg144 -1L;
	disabled mcb;
	disabled clb X2;
	disabled clb X5;
	disabled clb X8;
	disabled clb X10;
	disabled clb X11;
	disabled clb X12;
	disabled clb X15;
	disabled bram X3 REG0;
	disabled bram X13 REG0;
	disabled bram X13 REG1;
	disabled bram X13 REG2;
	disabled bram X13 REG3;
	disabled dsp X6 REG0;
	disabled dsp X6 REG3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000000000010010011;
}

device xc6slx16 {
	chip CHIP2;
	bond cpg196 = BOND6;
	bond csg225 = BOND7;
	bond csg324 = BOND8;
	bond ftg256 = BOND9;
	speed -2;
	speed -3;
	speed -3N;
	combo cpg196 -2;
	combo cpg196 -3;
	combo csg225 -2;
	combo csg225 -3;
	combo csg225 -3N;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo ftg256 -2;
	combo ftg256 -3;
	combo ftg256 -3N;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000010000010010011;
}

device xa6slx16 {
	chip CHIP2;
	bond csg225 = BOND7;
	bond csg324 = BOND8;
	bond ftg256 = BOND9;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg225 -2;
	combo csg225 -2Q;
	combo csg225 -3;
	combo csg225 -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo ftg256 -2;
	combo ftg256 -2Q;
	combo ftg256 -3;
	combo ftg256 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000010000010010011;
}

device xc6slx16l {
	chip CHIP2;
	bond cpg196 = BOND6;
	bond csg225 = BOND7;
	bond csg324 = BOND8;
	bond ftg256 = BOND9;
	speed -1L;
	combo cpg196 -1L;
	combo csg225 -1L;
	combo csg324 -1L;
	combo ftg256 -1L;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000010000010010011;
}

device xc6slx25t {
	chip CHIP3;
	bond csg324 = BOND10;
	bond fgg484 = BOND11;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo csg324 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000100100000010010011;
}

device xa6slx25t {
	chip CHIP3;
	bond csg324 = BOND10;
	bond fgg484 = BOND11;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000100100000010010011;
}

device xc6slx25 {
	chip CHIP3;
	bond csg324 = BOND12;
	bond fgg484 = BOND13;
	bond ftg256 = BOND14;
	speed -2;
	speed -3;
	speed -3N;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo ftg256 -2;
	combo ftg256 -3;
	combo ftg256 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000100000010010011;
}

device xa6slx25 {
	chip CHIP3;
	bond csg324 = BOND12;
	bond fgg484 = BOND13;
	bond ftg256 = BOND14;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	combo ftg256 -2;
	combo ftg256 -2Q;
	combo ftg256 -3;
	combo ftg256 -3Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000100000010010011;
}

device xc6slx25l {
	chip CHIP3;
	bond csg324 = BOND12;
	bond fgg484 = BOND13;
	bond ftg256 = BOND14;
	speed -1L;
	combo csg324 -1L;
	combo fgg484 -1L;
	combo ftg256 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000000100000010010011;
}

device xc6slx45t {
	chip CHIP4;
	bond csg324 = BOND15;
	bond csg484 = BOND16;
	bond fgg484 = BOND17;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo csg324 -4;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo csg484 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000101000000010010011;
}

device xa6slx45t {
	chip CHIP4;
	bond csg324 = BOND15;
	bond fgg484 = BOND17;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000101000000010010011;
}

device xc6slx45 {
	chip CHIP4;
	bond csg324 = BOND18;
	bond csg484 = BOND19;
	bond fgg484 = BOND20;
	bond fgg676 = BOND21;
	speed -2;
	speed -3;
	speed -3N;
	combo csg324 -2;
	combo csg324 -3;
	combo csg324 -3N;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000001000000010010011;
}

device xa6slx45 {
	chip CHIP4;
	bond csg324 = BOND18;
	bond csg484 = BOND19;
	bond fgg484 = BOND20;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg324 -2;
	combo csg324 -2Q;
	combo csg324 -3;
	combo csg324 -3Q;
	combo csg484 -2;
	combo csg484 -2Q;
	combo csg484 -3;
	combo csg484 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000001000000010010011;
}

device xc6slx45l {
	chip CHIP4;
	bond csg324 = BOND18;
	bond csg484 = BOND19;
	bond fgg484 = BOND20;
	bond fgg676 = BOND21;
	speed -1L;
	combo csg324 -1L;
	combo csg484 -1L;
	combo fgg484 -1L;
	combo fgg676 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP6;
	device_data IDCODE = 0b00000100000000001000000010010011;
}

device xc6slx75t {
	chip CHIP5;
	bond csg484 = BOND22;
	bond fgg484 = BOND23;
	bond fgg676 = BOND24;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo csg484 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	combo fgg676 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000101110000010010011;
}

device xa6slx75t {
	chip CHIP5;
	bond fgg484 = BOND23;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000101110000010010011;
}

device xq6slx75t {
	chip CHIP5;
	bond cs484 = BOND22;
	bond csg484 = BOND22;
	bond fg484 = BOND23;
	bond fg676 = BOND24;
	bond fgg676 = BOND24;
	speed -2;
	speed -2Q;
	speed -3;
	combo cs484 -2;
	combo cs484 -2Q;
	combo cs484 -3;
	combo csg484 -2;
	combo csg484 -3;
	combo fg484 -2;
	combo fg484 -2Q;
	combo fg484 -3;
	combo fg676 -2;
	combo fg676 -2Q;
	combo fg676 -3;
	combo fgg676 -2;
	combo fgg676 -3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000101110000010010011;
}

device xc6slx75 {
	chip CHIP5;
	bond csg484 = BOND25;
	bond fgg484 = BOND26;
	bond fgg676 = BOND27;
	speed -2;
	speed -3;
	speed -3N;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xa6slx75 {
	chip CHIP5;
	bond csg484 = BOND25;
	bond fgg484 = BOND26;
	speed -2;
	speed -2Q;
	speed -3;
	speed -3Q;
	combo csg484 -2;
	combo csg484 -2Q;
	combo csg484 -3;
	combo csg484 -3Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	combo fgg484 -3;
	combo fgg484 -3Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xq6slx75 {
	chip CHIP5;
	bond cs484 = BOND25;
	bond csg484 = BOND25;
	bond fg484 = BOND26;
	speed -2;
	combo cs484 -2;
	combo csg484 -2;
	combo fg484 -2;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xc6slx75l {
	chip CHIP5;
	bond csg484 = BOND25;
	bond fgg484 = BOND26;
	bond fgg676 = BOND27;
	speed -1L;
	combo csg484 -1L;
	combo fgg484 -1L;
	combo fgg676 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xq6slx75l {
	chip CHIP5;
	bond cs484 = BOND25;
	bond csg484 = BOND25;
	bond fg484 = BOND26;
	speed -1L;
	combo cs484 -1L;
	combo csg484 -1L;
	combo fg484 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000001110000010010011;
}

device xc6slx100t {
	chip CHIP6;
	bond csg484 = BOND28;
	bond fgg484 = BOND29;
	bond fgg676 = BOND30;
	bond fgg900 = BOND31;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo csg484 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	combo fgg676 -4;
	combo fgg900 -2;
	combo fgg900 -3;
	combo fgg900 -3N;
	combo fgg900 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000110001000010010011;
}

device xc6slx100 {
	chip CHIP6;
	bond csg484 = BOND32;
	bond fgg484 = BOND33;
	bond fgg676 = BOND34;
	speed -2;
	speed -3;
	speed -3N;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000010001000010010011;
}

device xa6slx100 {
	chip CHIP6;
	bond fgg484 = BOND33;
	speed -2;
	speed -2Q;
	combo fgg484 -2;
	combo fgg484 -2Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000010001000010010011;
}

device xc6slx100l {
	chip CHIP6;
	bond csg484 = BOND32;
	bond fgg484 = BOND33;
	bond fgg676 = BOND34;
	speed -1L;
	combo csg484 -1L;
	combo fgg484 -1L;
	combo fgg676 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000010001000010010011;
}

device xc6slx150t {
	chip CHIP7;
	bond csg484 = BOND35;
	bond fgg484 = BOND36;
	bond fgg676 = BOND37;
	bond fgg900 = BOND38;
	speed -2;
	speed -3;
	speed -3N;
	speed -4;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo csg484 -4;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg484 -4;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	combo fgg676 -4;
	combo fgg900 -2;
	combo fgg900 -3;
	combo fgg900 -3N;
	combo fgg900 -4;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000111101000010010011;
}

device xq6slx150t {
	chip CHIP7;
	bond cs484 = BOND35;
	bond csg484 = BOND35;
	bond fg484 = BOND36;
	bond fg676 = BOND37;
	bond fgg676 = BOND37;
	speed -2;
	speed -2Q;
	speed -3;
	combo cs484 -2;
	combo cs484 -2Q;
	combo cs484 -3;
	combo csg484 -2;
	combo csg484 -3;
	combo fg484 -2;
	combo fg484 -2Q;
	combo fg484 -3;
	combo fg676 -2;
	combo fg676 -2Q;
	combo fg676 -3;
	combo fgg676 -2;
	combo fgg676 -3;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000111101000010010011;
}

device xc6slx150 {
	chip CHIP7;
	bond csg484 = BOND39;
	bond fgg484 = BOND40;
	bond fgg676 = BOND41;
	bond fgg900 = BOND42;
	speed -2;
	speed -3;
	speed -3N;
	combo csg484 -2;
	combo csg484 -3;
	combo csg484 -3N;
	combo fgg484 -2;
	combo fgg484 -3;
	combo fgg484 -3N;
	combo fgg676 -2;
	combo fgg676 -3;
	combo fgg676 -3N;
	combo fgg900 -2;
	combo fgg900 -3;
	combo fgg900 -3N;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000011101000010010011;
}

device xq6slx150 {
	chip CHIP7;
	bond cs484 = BOND39;
	bond csg484 = BOND39;
	bond fg484 = BOND40;
	speed -2;
	speed -2Q;
	combo cs484 -2;
	combo cs484 -2Q;
	combo csg484 -2;
	combo fg484 -2;
	combo fg484 -2Q;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000011101000010010011;
}

device xc6slx150l {
	chip CHIP7;
	bond csg484 = BOND39;
	bond fgg484 = BOND40;
	bond fgg676 = BOND41;
	bond fgg900 = BOND42;
	speed -1L;
	combo csg484 -1L;
	combo fgg484 -1L;
	combo fgg676 -1L;
	combo fgg900 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000011101000010010011;
}

device xq6slx150l {
	chip CHIP7;
	bond cs484 = BOND39;
	bond csg484 = BOND39;
	bond fg484 = BOND40;
	speed -1L;
	combo cs484 -1L;
	combo csg484 -1L;
	combo fg484 -1L;
	disabled gtp;
	device_data PCILOGICSE_PCI_CE_DELAY = TAP9;
	device_data IDCODE = 0b00000100000000011101000010010011;
}

intdb {
	enum SLICE_MUX_ADI1 {
		ALT,
		AX,
	}

	enum SLICE_MUX_BDI1 {
		ALT,
		BX,
	}

	enum SLICE_MUX_CDI1 {
		ALT,
		CX,
	}

	enum SLICE_MUX_WE {
		WE,
		CE,
	}

	enum SLICE_RAMMODE {
		NONE,
		RAM64,
		RAM32,
		SRL32,
		SRL16,
	}

	enum SLICE_CYINIT {
		PRECYINIT,
		CIN,
	}

	enum SLICE_PRECYINIT {
		CONST_0,
		CONST_1,
		AX,
	}

	enum SLICE_MUX_ACY0 {
		AX,
		O5,
	}

	enum SLICE_MUX_BCY0 {
		BX,
		O5,
	}

	enum SLICE_MUX_CCY0 {
		CX,
		O5,
	}

	enum SLICE_MUX_DCY0 {
		DX,
		O5,
	}

	enum SLICE_MUX_FFA {
		AX,
		O6,
		O5,
		XOR,
		CY,
		F7,
	}

	enum SLICE_MUX_FFB {
		BX,
		O6,
		O5,
		XOR,
		CY,
		F8,
	}

	enum SLICE_MUX_FFC {
		CX,
		O6,
		O5,
		XOR,
		CY,
		F7,
	}

	enum SLICE_MUX_FFD {
		DX,
		O6,
		O5,
		XOR,
		CY,
		MC31,
	}

	enum SLICE_MUX_AOUT {
		NONE,
		A5Q,
		O6,
		O5,
		XOR,
		CY,
		F7,
	}

	enum SLICE_MUX_BOUT {
		NONE,
		B5Q,
		O6,
		O5,
		XOR,
		CY,
		F8,
	}

	enum SLICE_MUX_COUT {
		NONE,
		C5Q,
		O6,
		O5,
		XOR,
		CY,
		F7,
	}

	enum SLICE_MUX_DOUT {
		NONE,
		D5Q,
		O6,
		O5,
		XOR,
		CY,
		MC31,
	}

	enum BRAM_RAM_MODE {
		SP,
		TDP,
		SDP,
	}

	enum BRAM_DATA_WIDTH {
		_0,
		_1,
		_2,
		_4,
		_9,
		_18,
		_36,
	}

	enum BRAM_WRITE_MODE {
		WRITE_FIRST,
		READ_FIRST,
		NO_CHANGE,
	}

	enum BRAM_RSTTYPE {
		SYNC,
		ASYNC,
	}

	enum BRAM_RST_PRIORITY {
		SR,
		CE,
	}

	enum DSP_B_INPUT {
		DIRECT,
		CASCADE,
	}

	enum DSP_CARRYINSEL {
		CARRYIN,
		OPMODE5,
	}

	enum ILOGIC_MUX_D {
		IOB_I,
		OTHER_IOB_I,
	}

	enum ILOGIC_MUX_Q {
		NETWORKING,
		NETWORKING_PIPELINED,
		RETIMED,
		SHIFT_REGISTER,
	}

	enum ILOGIC_MUX_SR {
		INT,
		OLOGIC_SR,
	}

	enum ILOGIC_DATA_WIDTH {
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		_7,
		_8,
	}

	enum ILOGIC_MUX_TSBYPASS {
		GND,
		T,
	}

	enum OLOGIC_MUX_IN {
		INT,
		MCB,
	}

	enum OLOGIC_MUX_OCE {
		INT,
		PCI_CE,
	}

	enum OLOGIC_MUX_SR {
		GND,
		INT,
	}

	enum OLOGIC_MUX_REV {
		GND,
		INT,
	}

	enum OLOGIC_MUX_TRAIN {
		GND,
		INT,
		MCB,
	}

	enum OLOGIC_MUX_O {
		D1,
		FFO,
	}

	enum OLOGIC_MUX_T {
		T1,
		FFT,
	}

	enum OLOGIC_OUTPUT_MODE {
		SINGLE_ENDED,
		DIFFERENTIAL,
	}

	enum IOLOGIC_COUNTER_WRAPAROUND {
		WRAPAROUND,
		STAY_AT_LIMIT,
	}

	enum IODELAY_DELAY_SRC {
		IO,
		ODATAIN,
		IDATAIN,
	}

	enum IODELAY_IDELAY_MODE {
		NORMAL,
		PCI,
	}

	enum IODELAY_CHANGE {
		CHANGE_ON_CLOCK,
		CHANGE_ON_DATA,
	}

	enum IODELAY_MODE {
		IODRP2,
		IODELAY2,
		IODRP2_MCB,
	}

	enum IOI_DDR_ALIGNMENT {
		NONE,
		CLK0,
		CLK1,
	}

	enum IOB_DIFF_MODE {
		NONE,
		LVDS,
		TMDS,
	}

	enum IOB_PULL {
		NONE,
		PULLUP,
		PULLDOWN,
		KEEPER,
	}

	enum IOB_SUSPEND {
		_3STATE,
		DRIVE_LAST_VALUE,
		_3STATE_PULLDOWN,
		_3STATE_PULLUP,
		_3STATE_KEEPER,
		_3STATE_OCT_ON,
	}

	enum IOB_IBUF_MODE {
		NONE,
		LOOPBACK_T,
		LOOPBACK_O,
		CMOS_VCCINT,
		CMOS_VCCO,
		VREF,
		DIFF,
		CMOS_VCCAUX,
	}

	enum DCM_MODE {
		DCM,
		DCM_CLKGEN,
	}

	enum DCM_CLKDV_MODE {
		HALF,
		INT,
	}

	enum DCM_FREQUENCY_MODE {
		LOW,
		HIGH,
	}

	enum DCM_CLKOUT_PHASE_SHIFT {
		MISSING,
		NONE,
		FIXED,
		VARIABLE,
	}

	enum DCM_CLKFXDV_DIVIDE {
		NONE,
		_32,
		_16,
		_8,
		_4,
		_2,
	}

	enum DCM_SPREAD_SPECTRUM {
		MISSING,
		NONE,
		DCM,
		CENTER_HIGH_SPREAD,
		CENTER_LOW_SPREAD,
		VIDEO_LINK_M0,
		VIDEO_LINK_M1,
		VIDEO_LINK_M2,
	}

	enum BUFGMUX_CLK_SEL_TYPE {
		SYNC,
		ASYNC,
	}

	enum BUFIO2_DIVIDE {
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		_7,
		_8,
	}

	enum BUFPLL_DATA_RATE {
		SDR,
		DDR,
	}

	enum BUFPLL_MUX_PLLIN {
		CMT,
		GCLK,
	}

	enum BUFPLL_LOCK_SRC {
		NONE,
		LOCK_TO_0,
		LOCK_TO_1,
	}

	enum PCILOGICSE_PCI_CE_DELAY {
		TAP2,
		TAP3,
		TAP4,
		TAP5,
		TAP6,
		TAP7,
		TAP8,
		TAP9,
		TAP10,
		TAP11,
		TAP12,
		TAP13,
		TAP14,
		TAP15,
		TAP16,
		TAP17,
		TAP18,
		TAP19,
		TAP20,
		TAP21,
		TAP22,
		TAP23,
		TAP24,
		TAP25,
		TAP26,
		TAP27,
		TAP28,
		TAP29,
		TAP30,
		TAP31,
	}

	enum MCB_MEM_PLL_POL_SEL {
		INVERTED,
		NOTINVERTED,
	}

	enum MCB_MEM_TYPE {
		DDR3,
		DDR2,
		DDR,
		MDDR,
	}

	enum MCB_MEM_WIDTH {
		NONE,
		_4,
		_8,
		_16,
	}

	enum MCB_MEM_ADDR_ORDER {
		BANK_ROW_COLUMN,
		ROW_BANK_COLUMN,
	}

	enum MCB_MEM_BURST_LEN {
		NONE,
		_4,
		_8,
	}

	enum MCB_MEM_CA_SIZE {
		_9,
		_10,
		_11,
		_12,
	}

	enum MCB_MEM_BA_SIZE {
		_2,
		_3,
	}

	enum MCB_MEM_RA_SIZE {
		_12,
		_13,
		_14,
		_15,
	}

	enum MCB_PORT_CONFIG {
		B32_B32_X32_X32_X32_X32,
		B32_B32_B32_B32,
		B64_B32_B32,
		B64_B64,
		B128,
	}

	enum MCB_ARB_NUM_TIME_SLOTS {
		_10,
		_12,
	}

	enum MCB_CAL_CALIBRATION_MODE {
		CALIBRATION,
		NOCALIBRATION,
	}

	enum MCB_CAL_CLK_DIV {
		_1,
		_2,
		_4,
		_8,
	}

	enum MCB_CAL_DELAY {
		QUARTER,
		HALF,
		THREEQUARTER,
		FULL,
	}

	enum MCB_MEM_CAS_LATENCY {
		NONE,
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
	}

	enum MCB_MEM_DDR3_CAS_LATENCY {
		NONE,
		_5,
		_6,
		_7,
		_8,
		_9,
		_10,
	}

	enum MCB_MEM_DDR2_WRT_RECOVERY {
		NONE,
		_2,
		_3,
		_4,
		_5,
		_6,
	}

	enum MCB_MEM_DDR3_WRT_RECOVERY {
		NONE,
		_5,
		_6,
		_7,
		_8,
		_10,
		_12,
	}

	enum MCB_MEM_DDR1_2_ODS {
		FULL,
		REDUCED,
	}

	enum MCB_MEM_DDR2_ADD_LATENCY {
		_0,
		_1,
		_2,
		_3,
		_4,
		_5,
	}

	enum MCB_MEM_DDR2_DIFF_DQS_EN {
		NO,
		YES,
	}

	enum MCB_MEM_DDR2_RTT {
		NONE,
		_75OHMS,
		_150OHMS,
		_50OHMS,
	}

	enum MCB_MEM_DDR3_ADD_LATENCY {
		NONE,
		CL1,
		CL2,
	}

	enum MCB_MEM_DDR3_ODS {
		DIV6,
		DIV7,
	}

	enum MCB_MEM_DDR3_RTT {
		NONE,
		DIV2,
		DIV4,
		DIV6,
		DIV8,
		DIV12,
	}

	enum MCB_MEM_MDDR_ODS {
		FULL,
		HALF,
		QUARTER,
		THREEQUARTERS,
	}

	enum MCB_MEM_MOBILE_PA_SR {
		FULL,
		HALF,
	}

	enum MCB_MEM_MOBILE_TC_SR {
		_0,
		_1,
		_2,
		_3,
	}

	enum MCB_MEM_DDR2_3_PA_SR {
		FULL,
		HALF1,
		QUARTER1,
		EIGHTH1,
		THREEQUARTER,
		HALF2,
		QUARTER2,
		EIGHTH2,
	}

	enum MCB_MEM_DDR3_CAS_WR_LATENCY {
		_5,
		_6,
		_7,
		_8,
	}

	enum MCB_MEM_DDR3_AUTO_SR {
		MANUAL,
		ENABLED,
	}

	enum MCB_MEM_DDR2_3_HIGH_TEMP_SR {
		NORMAL,
		EXTENDED,
	}

	enum MCB_MEM_DDR3_DYN_WRT_ODT {
		NONE,
		DIV2,
		DIV4,
	}

	enum MCB_MUI_PORT_CONFIG {
		READ,
		WRITE,
	}

	enum GTP_MUX_CLKOUT {
		REFCLKPLL0,
		REFCLKPLL1,
	}

	enum GTP_MUX_REFSELPLL {
		CLK0,
		GCLK0,
		PLLCLK0,
		CLKINEAST,
		CLK1,
		GCLK1,
		PLLCLK1,
		CLKINWEST,
	}

	enum GTP_ALIGN_COMMA_WORD {
		_1,
		_2,
	}

	enum GTP_CHAN_BOND_SEQ_LEN {
		_1,
		_2,
		_3,
		_4,
	}

	enum GTP_CLK_COR_ADJ_LEN {
		_1,
		_2,
		_3,
		_4,
	}

	enum GTP_CLK_COR_DET_LEN {
		_1,
		_2,
		_3,
		_4,
	}

	enum GTP_CLK25_DIVIDER {
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		_10,
		_12,
	}

	enum GTP_OOB_CLK_DIVIDER {
		_1,
		_2,
		_4,
		_6,
		_8,
		_10,
		_12,
		_14,
	}

	enum GTP_PLL_DIVSEL_FB {
		_1,
		_2,
		_3,
		_4,
		_5,
		_8,
		_10,
	}

	enum GTP_PLL_DIVSEL_REF {
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		_8,
		_10,
		_12,
		_16,
		_20,
	}

	enum GTP_PLL_DIVSEL_OUT {
		_1,
		_2,
		_4,
	}

	enum GTP_PLL_SOURCE {
		PLL0,
		PLL1,
	}

	enum GTP_RX_LOS_INVALID_INCR {
		_1,
		_2,
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
	}

	enum GTP_RX_LOS_THRESHOLD {
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
		_256,
		_512,
	}

	enum GTP_RX_SLIDE_MODE {
		PCS,
		PMA,
	}

	enum GTP_RX_STATUS_FMT {
		PCIE,
		SATA,
	}

	enum GTP_RX_XCLK_SEL {
		RXREC,
		RXUSR,
	}

	enum GTP_TX_XCLK_SEL {
		TXUSR,
		TXOUT,
	}

	enum GTP_CLK_OUT_GTP_SEL_0 {
		TXOUTCLK0,
		REFCLKPLL0,
	}

	enum GTP_CLK_OUT_GTP_SEL_1 {
		TXOUTCLK1,
		REFCLKPLL1,
	}

	enum OCT_CAL_VREF_VALUE {
		NONE,
		_0P25,
		_0P5,
		_0P75,
	}

	enum OCT_CAL_ACCESS_MODE {
		STATIC,
		USER,
	}

	enum DNA_PORT_OPTIONS {
		READ,
		PROGRAM,
		ANALOG_READ,
	}

	enum STARTUP_CYCLE {
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		DONE,
		KEEP,
		NOWAIT,
	}

	enum STARTUP_CLOCK {
		CCLK,
		USERCLK,
		JTAGCLK,
	}

	enum SECURITY {
		NONE,
		LEVEL1,
		LEVEL2,
		LEVEL3,
	}

	enum ENCRYPT_KEY_SELECT {
		BBRAM,
		EFUSE,
	}

	enum SW_CLK {
		INTERNALCLK,
		STARTUPCLK,
	}

	enum SPI_BUSWIDTH {
		_1,
		_2,
		_4,
	}

	bel_class SLICE {
		input A1;
		input A2;
		input A3;
		input A4;
		input A5;
		input A6;
		input B1;
		input B2;
		input B3;
		input B4;
		input B5;
		input B6;
		input C1;
		input C2;
		input C3;
		input C4;
		input C5;
		input C6;
		input D1;
		input D2;
		input D3;
		input D4;
		input D5;
		input D6;
		input AX;
		input BX;
		input CX;
		input DX;
		input AI;
		input BI;
		input CI;
		input DI;
		input CLK;
		input SR;
		input CE;
		input WE;
		output A;
		output B;
		output C;
		output D;
		output AQ;
		output BQ;
		output CQ;
		output DQ;
		output AMUX;
		output BMUX;
		output CMUX;
		output DMUX;
		attribute A6LUT: bitvec[64];
		attribute B6LUT: bitvec[64];
		attribute C6LUT: bitvec[64];
		attribute D6LUT: bitvec[64];
		attribute MUX_ADI1: SLICE_MUX_ADI1;
		attribute MUX_BDI1: SLICE_MUX_BDI1;
		attribute MUX_CDI1: SLICE_MUX_CDI1;
		attribute MUX_WE: SLICE_MUX_WE;
		attribute ARAMMODE: SLICE_RAMMODE;
		attribute BRAMMODE: SLICE_RAMMODE;
		attribute CRAMMODE: SLICE_RAMMODE;
		attribute DRAMMODE: SLICE_RAMMODE;
		attribute WA7USED: bool;
		attribute WA8USED: bool;
		attribute PRECYINIT: SLICE_PRECYINIT;
		attribute CYINIT: SLICE_CYINIT;
		attribute MUX_ACY0: SLICE_MUX_ACY0;
		attribute MUX_BCY0: SLICE_MUX_BCY0;
		attribute MUX_CCY0: SLICE_MUX_CCY0;
		attribute MUX_DCY0: SLICE_MUX_DCY0;
		attribute MUX_FFA: SLICE_MUX_FFA;
		attribute MUX_FFB: SLICE_MUX_FFB;
		attribute MUX_FFC: SLICE_MUX_FFC;
		attribute MUX_FFD: SLICE_MUX_FFD;
		attribute FF_LATCH: bool;
		attribute FF_SR_ENABLE: bool;
		attribute FF_SR_SYNC: bool;
		attribute FF_CE_ENABLE: bool;
		attribute FFA_SRINIT: bitvec[1];
		attribute FFB_SRINIT: bitvec[1];
		attribute FFC_SRINIT: bitvec[1];
		attribute FFD_SRINIT: bitvec[1];
		attribute FFA5_SRINIT: bitvec[1];
		attribute FFB5_SRINIT: bitvec[1];
		attribute FFC5_SRINIT: bitvec[1];
		attribute FFD5_SRINIT: bitvec[1];
		attribute MUX_AOUT: SLICE_MUX_AOUT;
		attribute MUX_BOUT: SLICE_MUX_BOUT;
		attribute MUX_COUT: SLICE_MUX_COUT;
		attribute MUX_DOUT: SLICE_MUX_DOUT;
	}

	bel_class BRAM {
		input CLKA;
		input CLKB;
		input ENA;
		input ENB;
		input RSTA;
		input RSTB;
		input REGCEA;
		input REGCEB;
		input ADDRA[13];
		input ADDRB[13];
		input WEA[2];
		input WEB[2];
		input DIA[16];
		input DIB[16];
		input DIPA[2];
		input DIPB[2];
		output DOA[16];
		output DOB[16];
		output DOPA[2];
		output DOPB[2];
		attribute CLKA_INV: bool;
		attribute CLKB_INV: bool;
		attribute ENA_INV: bool;
		attribute ENB_INV: bool;
		attribute RSTA_INV: bool;
		attribute RSTB_INV: bool;
		attribute REGCEA_INV: bool;
		attribute REGCEB_INV: bool;
		attribute COMBINE: bool;
		attribute RAM_MODE: BRAM_RAM_MODE;
		attribute DATA_WIDTH_A: BRAM_DATA_WIDTH;
		attribute DATA_WIDTH_B: BRAM_DATA_WIDTH;
		attribute WRITE_MODE_A: BRAM_WRITE_MODE;
		attribute WRITE_MODE_B: BRAM_WRITE_MODE;
		attribute DOA_REG: bool;
		attribute DOB_REG: bool;
		attribute EN_RSTRAM_A: bool;
		attribute EN_RSTRAM_B: bool;
		attribute RSTTYPE_A: BRAM_RSTTYPE;
		attribute RSTTYPE_B: BRAM_RSTTYPE;
		attribute RST_PRIORITY_A: BRAM_RST_PRIORITY;
		attribute RST_PRIORITY_B: BRAM_RST_PRIORITY;
		attribute INIT_A: bitvec[18];
		attribute INIT_B: bitvec[18];
		attribute SRVAL_A: bitvec[18];
		attribute SRVAL_B: bitvec[18];
		attribute BW_EN_A: bool;
		attribute BW_EN_B: bool;
		attribute DDEL_A: bitvec[3];
		attribute DDEL_B: bitvec[3];
		attribute WDEL_A: bitvec[3];
		attribute WDEL_B: bitvec[3];
		attribute EN_WEAK_WRITE_A: bool;
		attribute EN_WEAK_WRITE_B: bool;
		attribute WEAK_WRITE_VAL_A: bitvec[1];
		attribute WEAK_WRITE_VAL_B: bitvec[1];
		attribute DATA: bitvec[8192];
		attribute DATAP: bitvec[1024];
	}

	bel_class DSP {
		input A[18];
		input B[18];
		input C[48];
		input D[18];
		input OPMODE[8];
		input CLK;
		input CEA;
		input CEB;
		input CEC;
		input CED;
		input CEOPMODE;
		input CECARRYIN;
		input CEM;
		input CEP;
		input RSTA;
		input RSTB;
		input RSTC;
		input RSTD;
		input RSTOPMODE;
		input RSTCARRYIN;
		input RSTM;
		input RSTP;
		output M[36];
		output P[48];
		output CARRYOUTF;
		attribute B_INPUT: DSP_B_INPUT;
		attribute CARRYINSEL: DSP_CARRYINSEL;
		attribute A0REG: bool;
		attribute A1REG: bool;
		attribute B0REG: bool;
		attribute B1REG: bool;
		attribute CREG: bool;
		attribute DREG: bool;
		attribute MREG: bool;
		attribute PREG: bool;
		attribute OPMODEREG: bool;
		attribute CARRYINREG: bool;
		attribute CARRYOUTREG: bool;
		attribute RSTTYPE: BRAM_RSTTYPE;
	}

	bel_class ILOGIC {
		input CLK;
		input IOCE;
		input CLKDIV;
		input SR;
		input REV;
		input CE0;
		input BITSLIP;
		output FABRICOUT;
		output Q1;
		output Q2;
		output Q3;
		output Q4;
		output INCDEC;
		output VALID;
		output DFB;
		output CFB0;
		output CFB1;
		attribute ENABLE: bool;
		attribute DDR: bool;
		attribute IOCE_ENABLE: bool;
		attribute FFI_INIT: bitvec[1];
		attribute FFI_SRVAL: bitvec[1];
		attribute FFI_LATCH: bool;
		attribute FFI_SR_ENABLE: bool;
		attribute FFI_SR_SYNC: bool;
		attribute FFI_REV_ENABLE: bool;
		attribute FFI_CE_ENABLE: bool;
		attribute FFI_DELAY_ENABLE: bool;
		attribute I_DELAY_ENABLE: bool;
		attribute MUX_TSBYPASS: ILOGIC_MUX_TSBYPASS;
		attribute MUX_D: ILOGIC_MUX_D;
		attribute MUX_SR: ILOGIC_MUX_SR;
		attribute DATA_WIDTH_START: ILOGIC_DATA_WIDTH;
		attribute DATA_WIDTH_RELOAD: ILOGIC_DATA_WIDTH;
		attribute BITSLIP_ENABLE: bool;
		attribute CASCADE_ENABLE: bool;
		attribute MUX_Q1: ILOGIC_MUX_Q;
		attribute MUX_Q2: ILOGIC_MUX_Q;
		attribute MUX_Q3: ILOGIC_MUX_Q;
		attribute MUX_Q4: ILOGIC_MUX_Q;
		attribute ROW1_CLK_ENABLE: bool;
		attribute ROW2_CLK_ENABLE: bool;
		attribute ROW3_CLK_ENABLE: bool;
		attribute ROW4_CLK_ENABLE: bool;
	}

	bel_class OLOGIC {
		input CLK;
		input IOCE;
		input CLKDIV;
		input SR;
		input REV;
		input OCE;
		input TCE;
		input D1;
		input D2;
		input D3;
		input D4;
		input T1;
		input T2;
		input T3;
		input T4;
		input TRAIN;
		attribute ENABLE: bool;
		attribute IOCE_ENABLE: bool;
		attribute DDR_OPPOSITE_EDGE: bool;
		attribute FFO_INIT: bitvec[1];
		attribute FFO_SRVAL: bitvec[1];
		attribute FFO_LATCH: bool;
		attribute FFO_RANK1_BYPASS: bool;
		attribute FFO_RANK1_CLK_ENABLE: bool;
		attribute FFO_RANK2_CLK_ENABLE: bool;
		attribute FFO_SR_SYNC: bool;
		attribute FFO_SR_ENABLE: bool;
		attribute FFO_REV_ENABLE: bool;
		attribute FFO_CE_ENABLE: bool;
		attribute FFO_CE_OR_DDR: bool;
		attribute FFT_INIT: bitvec[1];
		attribute FFT_SRVAL: bitvec[1];
		attribute FFT_LATCH: bool;
		attribute FFT_RANK1_BYPASS: bool;
		attribute FFT_RANK1_CLK_ENABLE: bool;
		attribute FFT_RANK2_CLK_ENABLE: bool;
		attribute FFT_SR_SYNC: bool;
		attribute FFT_SR_ENABLE: bool;
		attribute FFT_REV_ENABLE: bool;
		attribute FFT_CE_ENABLE: bool;
		attribute FFT_CE_OR_DDR: bool;
		attribute MUX_IN_O: OLOGIC_MUX_IN;
		attribute MUX_IN_T: OLOGIC_MUX_IN;
		attribute MUX_OCE: OLOGIC_MUX_OCE;
		attribute MUX_SR: OLOGIC_MUX_SR;
		attribute MUX_REV: OLOGIC_MUX_REV;
		attribute MUX_TRAIN: OLOGIC_MUX_TRAIN;
		attribute MUX_O: OLOGIC_MUX_O;
		attribute MUX_T: OLOGIC_MUX_T;
		attribute CASCADE_ENABLE: bool;
		attribute OUTPUT_MODE: OLOGIC_OUTPUT_MODE;
		attribute TRAIN_PATTERN: bitvec[4];
		attribute MISR_ENABLE_CLK: bool;
		attribute MISR_ENABLE_DATA: bool;
		attribute MISR_RESET: bool;
	}

	bel_class IODELAY {
		input IOCLK;
		input RST;
		input CAL;
		input CE;
		input CIN;
		input CLK;
		input INC;
		output BUSY;
		output LOAD;
		output RCLK;
		output DQSOUTP;
		output DQSOUTN;
		attribute MODE: IODELAY_MODE;
		attribute COUNTER_WRAPAROUND: IOLOGIC_COUNTER_WRAPAROUND;
		attribute DELAYCHAIN_OSC: bool;
		attribute DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB: bitvec[2];
		attribute DELAY_SRC: IODELAY_DELAY_SRC;
		attribute DIFF_PHASE_DETECTOR: bool;
		attribute CIN_ENABLE: bitvec[3];
		attribute ODATAIN_ENABLE: bool;
		attribute IDELAY_FIXED: bool;
		attribute IDELAY_FROM_HALF_MAX: bool;
		attribute IDELAY_MODE: IODELAY_IDELAY_MODE;
		attribute IODELAY_CHANGE: IODELAY_CHANGE;
		attribute LUMPED_DELAY: bool;
		attribute LUMPED_DELAY_SELECT: bool;
		attribute PLUS1: bool;
		attribute TEST_GLITCH_FILTER: bool;
		attribute TEST_PCOUNTER: bool;
		attribute TEST_NCOUNTER: bool;
		attribute EVENT_SEL: bitvec[2];
		attribute CAL_DELAY_MAX: bitvec[8];
		attribute IDELAY_VALUE_P: bitvec[8];
		attribute IDELAY_VALUE_N: bitvec[8];
		attribute ODELAY_VALUE_P: bitvec[8];
		attribute ODELAY_VALUE_N: bitvec[8];
		attribute DRP_ADDR: bitvec[5];
		attribute DRP06: bitvec[8];
		attribute DRP07: bitvec[8];
	}

	bel_class IOI_DDR {
		input CLK0;
		input CLK1;
		output CLK;
		output IOCE;
		attribute ENABLE: bitvec[2];
		attribute ALIGNMENT: IOI_DDR_ALIGNMENT;
	}

	bel_class MISC_IOI {
		attribute MEM_PLL_DIV_EN: bool;
		attribute MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute DRP_ENABLE: bool;
		attribute DRP_FROM_MCB: bool;
		attribute ENFFSCAN_DRP: bitvec[2];
		attribute DRP_MCB_ADDRESS: bitvec[4];
		attribute DIFF_PHASE_DETECTOR: bool;
	}

	bel_class IOB {
		output I;
		pad PAD: inout
		attribute PDRIVE: bitvec[6];
		attribute PTERM: bitvec[6];
		attribute NDRIVE: bitvec[7];
		attribute NTERM: bitvec[7];
		attribute TML: bool;
		attribute PSLEW: bitvec[4];
		attribute NSLEW: bitvec[4];
		attribute DIFF_TERM: bool;
		attribute DIFF_OUTPUT_ENABLE: bool;
		attribute LVDS_GROUP: bitvec[1];
		attribute DIFF_MODE: IOB_DIFF_MODE;
		attribute PRE_EMPHASIS: bool;
		attribute OUTPUT_LOW_VOLTAGE: bool;
		attribute PCI_CLAMP: bool;
		attribute PULL: IOB_PULL;
		attribute SUSPEND: IOB_SUSPEND;
		attribute IBUF_MODE: IOB_IBUF_MODE;
		attribute VREF_HV: bool;
		attribute PCI_INPUT: bool;
		attribute I_INV: bool;
		attribute VREF: bool;
		attribute OUTPUT_ENABLE: bool;
	}

	bel_class DCM {
		input CLKIN;
		input CLKFB;
		input RST;
		input PSCLK;
		input PSEN;
		input PSINCDEC;
		input STSADRS[5];
		input FREEZEDLL;
		input FREEZEDFS;
		input CTLMODE;
		input CTLGO;
		input CTLOSC1;
		input CTLOSC2;
		input CTLSEL[3];
		input SKEWCLKIN1;
		input SKEWCLKIN2;
		input SKEWIN;
		input SKEWRST;
		output CLK0;
		output CLK90;
		output CLK180;
		output CLK270;
		output CLK2X;
		output CLK2X180;
		output CLKDV;
		output CLKFX;
		output CLKFX180;
		output CONCUR;
		output LOCKED;
		output PSDONE;
		output STATUS[8];
		output SKEWOUT;
		output SCANOUT;
		attribute REG_DLL_C: bitvec[32];
		attribute REG_DLL_S: bitvec[32];
		attribute REG_DFS_C: bitvec[3];
		attribute REG_DFS_S: bitvec[87];
		attribute REG_INTERFACE: bitvec[40];
		attribute REG_OPT_INV: bitvec[3];
		attribute MODE: DCM_MODE;
		attribute OUT_CLK0_ENABLE: bool;
		attribute OUT_CLK90_ENABLE: bool;
		attribute OUT_CLK180_ENABLE: bool;
		attribute OUT_CLK270_ENABLE: bool;
		attribute OUT_CLK2X_ENABLE: bool;
		attribute OUT_CLK2X180_ENABLE: bool;
		attribute OUT_CLKDV_ENABLE: bool;
		attribute OUT_CLKFX_ENABLE: bool;
		attribute OUT_CONCUR_ENABLE: bool;
		attribute CLKIN_CLKFB_ENABLE: bool;
		attribute CLKDV_COUNT_MAX: bitvec[4];
		attribute CLKDV_COUNT_FALL: bitvec[4];
		attribute CLKDV_COUNT_FALL_2: bitvec[4];
		attribute CLKDV_PHASE_RISE: bitvec[2];
		attribute CLKDV_PHASE_FALL: bitvec[2];
		attribute CLKDV_MODE: DCM_CLKDV_MODE;
		attribute DESKEW_ADJUST: bitvec[4];
		attribute CLKIN_IOB: bool;
		attribute CLKFB_IOB: bool;
		attribute CLKIN_DIVIDE_BY_2: bool;
		attribute CLK_FEEDBACK_2X: bool;
		attribute CLK_FEEDBACK_DISABLE: bool;
		attribute DLL_ENABLE: bool;
		attribute DLL_FREQUENCY_MODE: DCM_FREQUENCY_MODE;
		attribute DFS_ENABLE: bool;
		attribute DFS_FEEDBACK: bool;
		attribute DFS_FREQUENCY_MODE: DCM_FREQUENCY_MODE;
		attribute CLKOUT_PHASE_SHIFT: DCM_CLKOUT_PHASE_SHIFT;
		attribute PHASE_SHIFT: bitvec[8];
		attribute PHASE_SHIFT_NEGATIVE: bool;
		attribute STARTUP_WAIT: bool;
		attribute CLKFX_MULTIPLY: bitvec[8];
		attribute CLKFX_DIVIDE: bitvec[8];
		attribute CLKFXDV_DIVIDE: DCM_CLKFXDV_DIVIDE;
		attribute DUTY_CYCLE_CORRECTION: bool;
		attribute PROG_ENABLE: bool;
		attribute SPREAD_SPECTRUM: DCM_SPREAD_SPECTRUM;
	}

	bel_class PLL {
		input CLKIN1;
		input CLKIN2;
		input CLKINSEL;
		input CLKFBIN;
		input RST;
		input DCLK;
		input DEN;
		input DWE;
		input DADDR[5];
		input DI[16];
		input CLKBRST;
		input ENOUTSYNC;
		input MANPDLF;
		input MANPULF;
		input SKEWCLKIN1;
		input SKEWCLKIN2;
		input SKEWRST;
		input SKEWSTB;
		output TEST_CLKIN;
		output CLKFBOUT;
		output CLKFBDCM;
		output CLKOUT[6];
		output CLKOUTDCM[6];
		output LOCKED;
		output DO[16];
		output DRDY;
		output TEST[29];
		attribute DRP: bitvec[16][32];
		attribute ENABLE: bool;
		attribute CLKINSEL_STATIC_VAL: bitvec[1];
		attribute CLKINSEL_MODE_DYNAMIC: bool;
		attribute REL_INV: bool;
		attribute PLL_ADD_LEAKAGE: bitvec[2];
		attribute PLL_AVDD_COMP_SET: bitvec[2];
		attribute PLL_CLAMP_BYPASS: bool;
		attribute PLL_CLAMP_REF_SEL: bitvec[3];
		attribute PLL_CLKCNTRL: bitvec[1];
		attribute PLL_CLK0MX: bitvec[2];
		attribute PLL_CLK1MX: bitvec[2];
		attribute PLL_CLK2MX: bitvec[2];
		attribute PLL_CLK3MX: bitvec[2];
		attribute PLL_CLK4MX: bitvec[2];
		attribute PLL_CLK5MX: bitvec[2];
		attribute PLL_CLKBURST_CNT: bitvec[3];
		attribute PLL_CLKBURST_ENABLE: bool;
		attribute PLL_CLKFBMX: bitvec[2];
		attribute PLL_CLKFBOUT2_DT: bitvec[6];
		attribute PLL_CLKFBOUT2_EDGE: bool;
		attribute PLL_CLKFBOUT2_HT: bitvec[6];
		attribute PLL_CLKFBOUT2_LT: bitvec[6];
		attribute PLL_CLKFBOUT2_NOCOUNT: bool;
		attribute PLL_CLKFBOUT_DT: bitvec[6];
		attribute PLL_CLKFBOUT_EDGE: bool;
		attribute PLL_CLKFBOUT_EN: bool;
		attribute PLL_CLKFBOUT_HT: bitvec[6];
		attribute PLL_CLKFBOUT_LT: bitvec[6];
		attribute PLL_CLKFBOUT_NOCOUNT: bool;
		attribute PLL_CLKFBOUT_PM: bitvec[3];
		attribute PLL_CLKOUT0_DT: bitvec[6];
		attribute PLL_CLKOUT0_EDGE: bool;
		attribute PLL_CLKOUT0_EN: bool;
		attribute PLL_CLKOUT0_HT: bitvec[6];
		attribute PLL_CLKOUT0_LT: bitvec[6];
		attribute PLL_CLKOUT0_NOCOUNT: bool;
		attribute PLL_CLKOUT0_PM: bitvec[3];
		attribute PLL_CLKOUT1_DT: bitvec[6];
		attribute PLL_CLKOUT1_EDGE: bool;
		attribute PLL_CLKOUT1_EN: bool;
		attribute PLL_CLKOUT1_HT: bitvec[6];
		attribute PLL_CLKOUT1_LT: bitvec[6];
		attribute PLL_CLKOUT1_NOCOUNT: bool;
		attribute PLL_CLKOUT1_PM: bitvec[3];
		attribute PLL_CLKOUT2_DT: bitvec[6];
		attribute PLL_CLKOUT2_EDGE: bool;
		attribute PLL_CLKOUT2_EN: bool;
		attribute PLL_CLKOUT2_HT: bitvec[6];
		attribute PLL_CLKOUT2_LT: bitvec[6];
		attribute PLL_CLKOUT2_NOCOUNT: bool;
		attribute PLL_CLKOUT2_PM: bitvec[3];
		attribute PLL_CLKOUT3_DT: bitvec[6];
		attribute PLL_CLKOUT3_EDGE: bool;
		attribute PLL_CLKOUT3_EN: bool;
		attribute PLL_CLKOUT3_HT: bitvec[6];
		attribute PLL_CLKOUT3_LT: bitvec[6];
		attribute PLL_CLKOUT3_NOCOUNT: bool;
		attribute PLL_CLKOUT3_PM: bitvec[3];
		attribute PLL_CLKOUT4_DT: bitvec[6];
		attribute PLL_CLKOUT4_EDGE: bool;
		attribute PLL_CLKOUT4_EN: bool;
		attribute PLL_CLKOUT4_HT: bitvec[6];
		attribute PLL_CLKOUT4_LT: bitvec[6];
		attribute PLL_CLKOUT4_NOCOUNT: bool;
		attribute PLL_CLKOUT4_PM: bitvec[3];
		attribute PLL_CLKOUT5_DT: bitvec[6];
		attribute PLL_CLKOUT5_EDGE: bool;
		attribute PLL_CLKOUT5_EN: bool;
		attribute PLL_CLKOUT5_HT: bitvec[6];
		attribute PLL_CLKOUT5_LT: bitvec[6];
		attribute PLL_CLKOUT5_NOCOUNT: bool;
		attribute PLL_CLKOUT5_PM: bitvec[3];
		attribute PLL_CLK_LOST_DETECT: bool;
		attribute PLL_CP: bitvec[4];
		attribute PLL_CP_BIAS_TRIP_SHIFT: bool;
		attribute PLL_CP_REPL: bitvec[4];
		attribute PLL_CP_RES: bitvec[2];
		attribute PLL_DIRECT_PATH_CNTRL: bool;
		attribute PLL_DIVCLK_EDGE: bool;
		attribute PLL_DIVCLK_EN: bool;
		attribute PLL_DIVCLK_HT: bitvec[6];
		attribute PLL_DIVCLK_LT: bitvec[6];
		attribute PLL_DIVCLK_NOCOUNT: bool;
		attribute PLL_DVDD_COMP_SET: bitvec[2];
		attribute PLL_EN: bool;
		attribute PLL_EN_CNTRL: bitvec[85];
		attribute PLL_EN_DLY: bool;
		attribute PLL_EN_LEAKAGE: bitvec[2];
		attribute PLL_EN_TCLK0: bool;
		attribute PLL_EN_TCLK1: bool;
		attribute PLL_EN_TCLK2: bool;
		attribute PLL_EN_TCLK3: bool;
		attribute PLL_EN_VCO0: bool;
		attribute PLL_EN_VCO1: bool;
		attribute PLL_EN_VCO2: bool;
		attribute PLL_EN_VCO3: bool;
		attribute PLL_EN_VCO4: bool;
		attribute PLL_EN_VCO5: bool;
		attribute PLL_EN_VCO6: bool;
		attribute PLL_EN_VCO7: bool;
		attribute PLL_EN_VCO_DIV1: bool;
		attribute PLL_EN_VCO_DIV6: bool;
		attribute PLL_INTFB: bitvec[2];
		attribute PLL_IN_DLY_MX_SEL: bitvec[5];
		attribute PLL_IN_DLY_SET: bitvec[9];
		attribute PLL_LFHF: bitvec[2];
		attribute PLL_LOCK_CNT: bitvec[10];
		attribute PLL_LOCK_FB_DLY: bitvec[5];
		attribute PLL_LOCK_REF_DLY: bitvec[5];
		attribute PLL_LOCK_SAT_HIGH: bitvec[10];
		attribute PLL_MAN_LF_EN: bool;
		attribute PLL_NBTI_EN: bool;
		attribute PLL_PFD_CNTRL: bitvec[4];
		attribute PLL_PFD_DLY: bitvec[2];
		attribute PLL_PWRD_CFG: bool;
		attribute PLL_REG_INPUT: bool;
		attribute PLL_RES: bitvec[4];
		attribute PLL_SEL_SLIPD: bool;
		attribute PLL_TEST_IN_WINDOW: bool;
		attribute PLL_UNLOCK_CNT: bitvec[10];
		attribute PLL_VDD_SEL: bitvec[2];
		attribute PLL_VLFHIGH_DIS: bool;
	}

	bel_class CMT_VREG {
		attribute REG_REG: bitvec[9];
		attribute REG_BG: bitvec[11];
	}

	bel_class BUFGMUX {
		input I0;
		input I1;
		input S;
		output O;
		attribute INIT_OUT: bitvec[1];
		attribute CLK_SEL_TYPE: BUFGMUX_CLK_SEL_TYPE;
	}

	bel_class BUFIO2 {
		input I;
		input IB;
		output DIVCLK;
		output DIVCLK_CMT;
		output IOCLK;
		output SERDESSTROBE;
		attribute ENABLE: bool;
		attribute ENABLE_2CLK: bool;
		attribute CMT_ENABLE: bool;
		attribute IOCLK_ENABLE: bool;
		attribute DIVIDE: BUFIO2_DIVIDE;
		attribute DIVIDE_BYPASS: bool;
		attribute R_EDGE: bool;
		attribute POS_EDGE: bitvec[3];
		attribute NEG_EDGE: bitvec[2];
	}

	bel_class BUFIO2FB {
		input I;
		output O;
		attribute ENABLE: bool;
		attribute DIVIDE_BYPASS: bitvec[4];
	}

	bel_class BUFPLL {
		input GCLK[2];
		input PLLIN_CMT[2];
		input PLLIN_GCLK[2];
		input LOCKED[2];
		output PLLCLK[2];
		output PLLCE[2];
		output LOCK[2];
		attribute ENABLE: bool;
		attribute MUX_PLLIN: BUFPLL_MUX_PLLIN;
		attribute LOCK_SRC: BUFPLL_LOCK_SRC;
		attribute DATA_RATE0: BUFPLL_DATA_RATE;
		attribute DATA_RATE1: BUFPLL_DATA_RATE;
		attribute DIVIDE0: BUFIO2_DIVIDE;
		attribute DIVIDE1: BUFIO2_DIVIDE;
		attribute ENABLE_BOTH_SYNC0: bitvec[3];
		attribute ENABLE_BOTH_SYNC1: bitvec[3];
		attribute ENABLE_NONE_SYNC0: bitvec[2];
		attribute ENABLE_NONE_SYNC1: bitvec[2];
		attribute ENABLE_SYNC0: bool;
		attribute ENABLE_SYNC1: bool;
	}

	bel_class PCILOGICSE {
		input I1;
		input I2;
		input I3;
		attribute ENABLE: bool;
		attribute PCI_CE_DELAY: PCILOGICSE_PCI_CE_DELAY;
	}

	bel_class MCB {
		input PLLCLK[2];
		input PLLCE[2];
		input P0ARBEN;
		input P0CMDCLK;
		input P0CMDEN;
		input P0CMDBA[3];
		input P0CMDBL[6];
		input P0CMDCA[12];
		input P0CMDRA[15];
		input P0CMDINSTR[3];
		input P1ARBEN;
		input P1CMDCLK;
		input P1CMDEN;
		input P1CMDBA[3];
		input P1CMDBL[6];
		input P1CMDCA[12];
		input P1CMDRA[15];
		input P1CMDINSTR[3];
		input P2ARBEN;
		input P2CMDCLK;
		input P2CMDEN;
		input P2CMDBA[3];
		input P2CMDBL[6];
		input P2CMDCA[12];
		input P2CMDRA[15];
		input P2CMDINSTR[3];
		input P3ARBEN;
		input P3CMDCLK;
		input P3CMDEN;
		input P3CMDBA[3];
		input P3CMDBL[6];
		input P3CMDCA[12];
		input P3CMDRA[15];
		input P3CMDINSTR[3];
		input P4ARBEN;
		input P4CMDCLK;
		input P4CMDEN;
		input P4CMDBA[3];
		input P4CMDBL[6];
		input P4CMDCA[12];
		input P4CMDRA[15];
		input P4CMDINSTR[3];
		input P5ARBEN;
		input P5CMDCLK;
		input P5CMDEN;
		input P5CMDBA[3];
		input P5CMDBL[6];
		input P5CMDCA[12];
		input P5CMDRA[15];
		input P5CMDINSTR[3];
		input P0RDCLK;
		input P0RDEN;
		input P0RTSTENB;
		input P0RTSTPINENB;
		input P0RTSTMODEB[4];
		input P0RTSTWRDATA[32];
		input P0RTSTWRMASK[4];
		input P1RDCLK;
		input P1RDEN;
		input P1RTSTENB;
		input P1RTSTPINENB;
		input P1RTSTMODEB[4];
		input P1RTSTWRDATA[32];
		input P1RTSTWRMASK[4];
		input P0WRCLK;
		input P0WREN;
		input P0WRDATA[32];
		input P0RWRMASK[4];
		input P0WTSTENB;
		input P0WTSTPINENB;
		input P0WTSTMODEB[4];
		input P1WRCLK;
		input P1WREN;
		input P1WRDATA[32];
		input P1RWRMASK[4];
		input P1WTSTENB;
		input P1WTSTPINENB;
		input P1WTSTMODEB[4];
		input P2CLK;
		input P2EN;
		input P2WRDATA[32];
		input P2WRMASK[4];
		input P2TSTENB;
		input P2TSTPINENB;
		input P2TSTMODEB[4];
		input P3CLK;
		input P3EN;
		input P3WRDATA[32];
		input P3WRMASK[4];
		input P3TSTENB;
		input P3TSTPINENB;
		input P3TSTMODEB[4];
		input P4CLK;
		input P4EN;
		input P4WRDATA[32];
		input P4WRMASK[4];
		input P4TSTENB;
		input P4TSTPINENB;
		input P4TSTMODEB[4];
		input P5CLK;
		input P5EN;
		input P5WRDATA[32];
		input P5WRMASK[4];
		input P5TSTENB;
		input P5TSTPINENB;
		input P5TSTMODEB[4];
		input SYSRST;
		input PLLLOCK;
		input RECAL;
		input SELFREFRESHENTER;
		input TSTCMDTESTENB;
		input TSTINB[16];
		input TSTSCANCLK;
		input TSTSCANENB;
		input TSTSCANIN;
		input TSTSCANMODE;
		input TSTSCANRST;
		input TSTSCANSET;
		input TSTSEL[8];
		input UIADD;
		input UIADDR[5];
		input UIBROADCAST;
		input UICLK;
		input UICMD;
		input UICMDEN;
		input UICMDIN;
		input UICS;
		input UIDONECAL;
		input UIDQCOUNT[4];
		input UIDQLOWERDEC;
		input UIDQLOWERINC;
		input UIDQUPPERDEC;
		input UIDQUPPERINC;
		input UIDRPUPDATE;
		input UILDQSDEC;
		input UILDQSINC;
		input UIREAD;
		input UISDI;
		input UIUDQSDEC;
		input UIUDQSINC;
		output P0CMDEMPTY;
		output P0CMDFULL;
		output P1CMDEMPTY;
		output P1CMDFULL;
		output P2CMDEMPTY;
		output P2CMDFULL;
		output P3CMDEMPTY;
		output P3CMDFULL;
		output P4CMDEMPTY;
		output P4CMDFULL;
		output P5CMDEMPTY;
		output P5CMDFULL;
		output P0RDCOUNT[7];
		output P0RDDATA[32];
		output P0RDEMPTY;
		output P0RDFULL;
		output P0RDOVERFLOW;
		output P0RDERROR;
		output P0RTSTUNDERRUN;
		output P1RDCOUNT[7];
		output P1RDDATA[32];
		output P1RDEMPTY;
		output P1RDFULL;
		output P1RDOVERFLOW;
		output P1RDERROR;
		output P1RTSTUNDERRUN;
		output P0WRCOUNT[7];
		output P0WREMPTY;
		output P0WRFULL;
		output P0WRUNDERRUN;
		output P0WRERROR;
		output P0WTSTDATA[32];
		output P0WTSTOVERFLOW;
		output P1WRCOUNT[7];
		output P1WREMPTY;
		output P1WRFULL;
		output P1WRUNDERRUN;
		output P1WRERROR;
		output P1WTSTDATA[32];
		output P1WTSTOVERFLOW;
		output P2COUNT[7];
		output P2RDDATA[32];
		output P2EMPTY;
		output P2FULL;
		output P2ERROR;
		output P2RDOVERFLOW;
		output P2WRUNDERRUN;
		output P3COUNT[7];
		output P3RDDATA[32];
		output P3EMPTY;
		output P3FULL;
		output P3ERROR;
		output P3RDOVERFLOW;
		output P3WRUNDERRUN;
		output P4COUNT[7];
		output P4RDDATA[32];
		output P4EMPTY;
		output P4FULL;
		output P4ERROR;
		output P4RDOVERFLOW;
		output P4WRUNDERRUN;
		output P5COUNT[7];
		output P5RDDATA[32];
		output P5EMPTY;
		output P5FULL;
		output P5ERROR;
		output P5RDOVERFLOW;
		output P5WRUNDERRUN;
		output P0RTSTUDMP;
		output P0WTSTLDMP;
		output P1RTSTUDMN;
		output P1WTSTLDMN;
		output P2TSTUDMP;
		output P3TSTLDMP;
		output P4TSTUDMN;
		output P5TSTLDMN;
		output SELFREFRESHMODE;
		output STATUS[32];
		output TSTCMDOUT[39];
		output TSTSCANOUT;
		output UOCALSTART;
		output UOCMDREADYIN;
		output UODATA[8];
		output UODATAVALID;
		output UODONECAL;
		output UOREFRSHFLAG;
		output UOSDO;
		attribute MEM_PLL_DIV_EN: bool;
		attribute MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MEM_TYPE: MCB_MEM_TYPE;
		attribute MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MEM_ADDR_ORDER: MCB_MEM_ADDR_ORDER;
		attribute MEM_BURST_LEN: MCB_MEM_BURST_LEN;
		attribute MEM_CA_SIZE: MCB_MEM_CA_SIZE;
		attribute MEM_BA_SIZE: MCB_MEM_BA_SIZE;
		attribute MEM_RA_SIZE: MCB_MEM_RA_SIZE;
		attribute PORT_CONFIG: MCB_PORT_CONFIG;
		attribute ARB_NUM_TIME_SLOTS: MCB_ARB_NUM_TIME_SLOTS;
		attribute ARB_TIME_SLOT: bitvec[18][12];
		attribute CAL_CA: bitvec[12];
		attribute CAL_BA: bitvec[3];
		attribute CAL_RA: bitvec[15];
		attribute CAL_BYPASS: bool;
		attribute CAL_CALIBRATION_MODE: MCB_CAL_CALIBRATION_MODE;
		attribute CAL_CLK_DIV: MCB_CAL_CLK_DIV;
		attribute CAL_DELAY: MCB_CAL_DELAY;
		attribute MEM_RAS_VAL: bitvec[5];
		attribute MEM_RCD_VAL: bitvec[3];
		attribute MEM_REFI_VAL: bitvec[12];
		attribute MEM_RFC_VAL: bitvec[8];
		attribute MEM_RP_VAL: bitvec[4];
		attribute MEM_RTP_VAL: bitvec[3];
		attribute MEM_WR_VAL: bitvec[3];
		attribute MEM_WTR_VAL: bitvec[3];
		attribute MR: bitvec[14];
		attribute EMR1: bitvec[14];
		attribute EMR2: bitvec[14];
		attribute EMR3: bitvec[14];
		attribute MEM_DDR_DDR2_MDDR_BURST_LEN: MCB_MEM_BURST_LEN;
		attribute MEM_CAS_LATENCY: MCB_MEM_CAS_LATENCY;
		attribute MEM_DDR3_CAS_LATENCY: MCB_MEM_DDR3_CAS_LATENCY;
		attribute MEM_DDR2_WRT_RECOVERY: MCB_MEM_DDR2_WRT_RECOVERY;
		attribute MEM_DDR3_WRT_RECOVERY: MCB_MEM_DDR3_WRT_RECOVERY;
		attribute MEM_DDR1_2_ODS: MCB_MEM_DDR1_2_ODS;
		attribute MEM_DDR2_ADD_LATENCY: MCB_MEM_DDR2_ADD_LATENCY;
		attribute MEM_DDR2_DIFF_DQS_EN: MCB_MEM_DDR2_DIFF_DQS_EN;
		attribute MEM_DDR2_RTT: MCB_MEM_DDR2_RTT;
		attribute MEM_DDR3_ADD_LATENCY: MCB_MEM_DDR3_ADD_LATENCY;
		attribute MEM_DDR3_ODS: MCB_MEM_DDR3_ODS;
		attribute MEM_DDR3_RTT: MCB_MEM_DDR3_RTT;
		attribute MEM_MDDR_ODS: MCB_MEM_MDDR_ODS;
		attribute MEM_MOBILE_PA_SR: MCB_MEM_MOBILE_PA_SR;
		attribute MEM_MOBILE_TC_SR: MCB_MEM_MOBILE_TC_SR;
		attribute MEM_DDR2_3_PA_SR: MCB_MEM_DDR2_3_PA_SR;
		attribute MEM_DDR3_CAS_WR_LATENCY: MCB_MEM_DDR3_CAS_WR_LATENCY;
		attribute MEM_DDR3_AUTO_SR: MCB_MEM_DDR3_AUTO_SR;
		attribute MEM_DDR2_3_HIGH_TEMP_SR: MCB_MEM_DDR2_3_HIGH_TEMP_SR;
		attribute MEM_DDR3_DYN_WRT_ODT: MCB_MEM_DDR3_DYN_WRT_ODT;
		attribute MUI0R_MEM_PLL_DIV_EN: bool;
		attribute MUI0R_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI0R_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI0R_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI0W_MEM_PLL_DIV_EN: bool;
		attribute MUI0W_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI0W_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI0W_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI1R_MEM_PLL_DIV_EN: bool;
		attribute MUI1R_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI1R_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI1R_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI1W_MEM_PLL_DIV_EN: bool;
		attribute MUI1W_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI1W_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI1W_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI2_MEM_PLL_DIV_EN: bool;
		attribute MUI2_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI2_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI2_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI3_MEM_PLL_DIV_EN: bool;
		attribute MUI3_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI3_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI3_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI4_MEM_PLL_DIV_EN: bool;
		attribute MUI4_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI4_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI4_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
		attribute MUI5_MEM_PLL_DIV_EN: bool;
		attribute MUI5_MEM_PLL_POL_SEL: MCB_MEM_PLL_POL_SEL;
		attribute MUI5_MEM_WIDTH: MCB_MEM_WIDTH;
		attribute MUI5_PORT_CONFIG: MCB_MUI_PORT_CONFIG;
	}

	bel_class PCIE {
		input MGTCLK;
		input USERCLK;
		input SYSRESETN;
		input CLOCKLOCKED;
		input TRNFCSEL[3];
		input TRNTSOFN;
		input TRNTEOFN;
		input TRNTD[32];
		input TRNTSRCRDYN;
		input TRNTSRCDSCN;
		input TRNTSTRN;
		input TRNTCFGGNTN;
		input TRNTERRFWDN;
		input TRNRDSTRDYN;
		input TRNRNPOKN;
		input CFGDWADDR[10];
		input CFGRDENN;
		input CFGINTERRUPTN;
		input CFGINTERRUPTASSERTN;
		input CFGINTERRUPTDI[8];
		input CFGVENID[16];
		input CFGDEVID[16];
		input CFGREVID[8];
		input CFGSUBSYSID[16];
		input CFGSUBSYSVENID[16];
		input CFGTURNOFFOKN;
		input CFGPMWAKEN;
		input CFGTRNPENDINGN;
		input CFGDSN[64];
		input CFGERRECRCN;
		input CFGERRURN;
		input CFGERRCPLTIMEOUTN;
		input CFGERRCPLABORTN;
		input CFGERRPOSTEDN;
		input CFGERRCORN;
		input CFGERRTLPCPLHEADER[48];
		input CFGERRLOCKEDN;
		input MIMRXRDATA[35];
		input MIMTXRDATA[36];
		input PIPEGTRESETDONEA;
		input PIPEGTRESETDONEB;
		input PIPEPHYSTATUSA;
		input PIPEPHYSTATUSB;
		input PIPERXCHARISKA[2];
		input PIPERXCHARISKB[2];
		input PIPERXDATAA[16];
		input PIPERXDATAB[16];
		input PIPERXENTERELECIDLEA;
		input PIPERXENTERELECIDLEB;
		input PIPERXSTATUSA[3];
		input PIPERXSTATUSB[3];
		input SCANEN;
		input SCANIN[5];
		input SCANRESETMASK;
		output USERRSTN;
		output RECEIVEDHOTRESET;
		output TRNLNKUPN;
		output TRNFCPH[8];
		output TRNFCPD[12];
		output TRNFCNPH[8];
		output TRNFCNPD[12];
		output TRNFCCPLH[8];
		output TRNFCCPLD[12];
		output TRNTDSTRDYN;
		output TRNTBUFAV[6];
		output TRNTERRDROPN;
		output TRNTCFGREQN;
		output TRNRSOFN;
		output TRNREOFN;
		output TRNRD[32];
		output TRNRERRFWDN;
		output TRNRSRCDSCN;
		output TRNRSRCRDYN;
		output TRNRBARHITN[7];
		output CFGDO[32];
		output CFGRDWRDONEN;
		output CFGINTERRUPTRDYN;
		output CFGINTERRUPTDO[8];
		output CFGINTERRUPTMMENABLE[3];
		output CFGINTERRUPTMSIENABLE;
		output CFGBUSNUMBER[8];
		output CFGDEVICENUMBER[5];
		output CFGFUNCTIONNUMBER[3];
		output CFGCOMMANDIOENABLE;
		output CFGCOMMANDMEMENABLE;
		output CFGCOMMANDBUSMASTERENABLE;
		output CFGCOMMANDSERREN;
		output CFGCOMMANDINTERRUPTDISABLE;
		output CFGDEVSTATUSCORRERRDETECTED;
		output CFGDEVSTATUSNONFATALERRDETECTED;
		output CFGDEVSTATUSFATALERRDETECTED;
		output CFGDEVSTATUSURDETECTED;
		output CFGDEVCONTROLCORRERRREPORTINGEN;
		output CFGDEVCONTROLNONFATALREPORTINGEN;
		output CFGDEVCONTROLFATALERRREPORTINGEN;
		output CFGDEVCONTROLURERRREPORTINGEN;
		output CFGDEVCONTROLENABLERO;
		output CFGDEVCONTROLMAXPAYLOAD[3];
		output CFGDEVCONTROLEXTTAGEN;
		output CFGDEVCONTROLPHANTOMEN;
		output CFGDEVCONTROLAUXPOWEREN;
		output CFGDEVCONTROLNOSNOOPEN;
		output CFGDEVCONTROLMAXREADREQ[3];
		output CFGLINKCONTROLASPMCONTROL[2];
		output CFGLINKCONTOLRCB;
		output CFGLINKCONTROLCOMMONCLOCK;
		output CFGLINKCONTROLEXTENDEDSYNC;
		output CFGTOTURNOFFN;
		output CFGPCIELINKSTATEN[3];
		output CFGLTSSMSTATE[5];
		output CFGERRCPLRDYN;
		output DBGBADDLLPSTATUS;
		output DBGBADTLPLCRC;
		output DBGBADTLPSEQNUM;
		output DBGBADTLPSTATUS;
		output DBGDLPROTOCOLSTATUS;
		output DBGFCPROTOCOLERRSTATUS;
		output DBGMLFRMDLENGTH;
		output DBGMLFRMDMPS;
		output DBGMLFRMDTCVC;
		output DBGMLFRMDTLPSTATUS;
		output DBGMLFRMDUNRECTYPE;
		output DBGPOISTLPSTATUS;
		output DBGRCVROVERFLOWSTATUS;
		output DBGREGDETECTEDCORRECTABLE;
		output DBGREGDETECTEDFATAL;
		output DBGREGDETECTEDNONFATAL;
		output DBGREGDETECTEDUNSUPPORTED;
		output DBGRPLYROLLOVERSTATUS;
		output DBGRPLYTIMEOUTSTATUS;
		output DBGURNOBARHIT;
		output DBGURPOISCFGWR;
		output DBGURSTATUS;
		output DBGURUNSUPMSG;
		output MIMRXREN;
		output MIMRXRADDR[12];
		output MIMRXWEN;
		output MIMRXWADDR[12];
		output MIMRXWDATA[35];
		output MIMTXREN;
		output MIMTXRADDR[12];
		output MIMTXWEN;
		output MIMTXWADDR[12];
		output MIMTXWDATA[36];
		output PIPEGTPOWERDOWNA[2];
		output PIPEGTPOWERDOWNB[2];
		output PIPEGTTXELECIDLEA;
		output PIPEGTTXELECIDLEB;
		output PIPERXPOLARITYA;
		output PIPERXPOLARITYB;
		output PIPERXRESETA;
		output PIPERXRESETB;
		output PIPETXCHARDISPMODEA[2];
		output PIPETXCHARDISPMODEB[2];
		output PIPETXCHARDISPVALA[2];
		output PIPETXCHARDISPVALB[2];
		output PIPETXCHARISKA[2];
		output PIPETXCHARISKB[2];
		output PIPETXDATAA[16];
		output PIPETXDATAB[16];
		output PIPETXRCVRDETA;
		output PIPETXRCVRDETB;
		output SCANOUT[5];
		attribute BAR0: bitvec[32];
		attribute BAR1: bitvec[32];
		attribute BAR2: bitvec[32];
		attribute BAR3: bitvec[32];
		attribute BAR4: bitvec[32];
		attribute BAR5: bitvec[32];
		attribute CARDBUS_CIS_POINTER: bitvec[32];
		attribute CLASS_CODE: bitvec[24];
		attribute DEV_CAP_ENDPOINT_L0S_LATENCY: bitvec[3];
		attribute DEV_CAP_ENDPOINT_L1_LATENCY: bitvec[3];
		attribute DEV_CAP_EXT_TAG_SUPPORTED: bool;
		attribute DEV_CAP_MAX_PAYLOAD_SUPPORTED: bitvec[3];
		attribute DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT: bitvec[2];
		attribute DEV_CAP_ROLE_BASED_ERROR: bool;
		attribute DISABLE_BAR_FILTERING: bool;
		attribute DISABLE_ID_CHECK: bool;
		attribute DISABLE_SCRAMBLING: bool;
		attribute ENABLE_RX_TD_ECRC_TRIM: bool;
		attribute EXPANSION_ROM: bitvec[22];
		attribute FAST_TRAIN: bool;
		attribute GTP_SEL: bitvec[1];
		attribute LINK_CAP_ASPM_SUPPORT: bitvec[2];
		attribute LINK_CAP_L0S_EXIT_LATENCY: bitvec[3];
		attribute LINK_CAP_L1_EXIT_LATENCY: bitvec[3];
		attribute LINK_STATUS_SLOT_CLOCK_CONFIG: bool;
		attribute LL_ACK_TIMEOUT: bitvec[15];
		attribute LL_ACK_TIMEOUT_EN: bool;
		attribute LL_REPLAY_TIMEOUT: bitvec[15];
		attribute LL_REPLAY_TIMEOUT_EN: bool;
		attribute MSI_CAP_MULTIMSGCAP: bitvec[3];
		attribute MSI_CAP_MULTIMSG_EXTENSION: bitvec[1];
		attribute PCIE_CAP_CAPABILITY_VERSION: bitvec[4];
		attribute PCIE_CAP_DEVICE_PORT_TYPE: bitvec[4];
		attribute PCIE_CAP_INT_MSG_NUM: bitvec[5];
		attribute PCIE_CAP_SLOT_IMPLEMENTED: bool;
		attribute PCIE_GENERIC: bitvec[12];
		attribute PLM_AUTO_CONFIG: bool;
		attribute PM_CAP_AUXCURRENT: bitvec[3];
		attribute PM_CAP_D1SUPPORT: bool;
		attribute PM_CAP_D2SUPPORT: bool;
		attribute PM_CAP_DSI: bool;
		attribute PM_CAP_PMESUPPORT: bitvec[5];
		attribute PM_CAP_PME_CLOCK: bool;
		attribute PM_CAP_VERSION: bitvec[3];
		attribute PM_DATA0: bitvec[8];
		attribute PM_DATA1: bitvec[8];
		attribute PM_DATA2: bitvec[8];
		attribute PM_DATA3: bitvec[8];
		attribute PM_DATA4: bitvec[8];
		attribute PM_DATA5: bitvec[8];
		attribute PM_DATA6: bitvec[8];
		attribute PM_DATA7: bitvec[8];
		attribute PM_DATA_SCALE0: bitvec[2];
		attribute PM_DATA_SCALE1: bitvec[2];
		attribute PM_DATA_SCALE2: bitvec[2];
		attribute PM_DATA_SCALE3: bitvec[2];
		attribute PM_DATA_SCALE4: bitvec[2];
		attribute PM_DATA_SCALE5: bitvec[2];
		attribute PM_DATA_SCALE6: bitvec[2];
		attribute PM_DATA_SCALE7: bitvec[2];
		attribute SLOT_CAP_ATT_BUTTON_PRESENT: bool;
		attribute SLOT_CAP_ATT_INDICATOR_PRESENT: bool;
		attribute SLOT_CAP_POWER_INDICATOR_PRESENT: bool;
		attribute TL_RX_RAM_RADDR_LATENCY: bitvec[1];
		attribute TL_RX_RAM_RDATA_LATENCY: bitvec[2];
		attribute TL_RX_RAM_WRITE_LATENCY: bitvec[1];
		attribute TL_TFC_DISABLE: bool;
		attribute TL_TX_CHECKS_DISABLE: bool;
		attribute TL_TX_RAM_RADDR_LATENCY: bitvec[1];
		attribute TL_TX_RAM_RDATA_LATENCY: bitvec[2];
		attribute USR_CFG: bool;
		attribute USR_EXT_CFG: bool;
		attribute VC0_CPL_INFINITE: bool;
		attribute VC0_RX_RAM_LIMIT: bitvec[12];
		attribute VC0_TOTAL_CREDITS_CD: bitvec[11];
		attribute VC0_TOTAL_CREDITS_CH: bitvec[7];
		attribute VC0_TOTAL_CREDITS_NPH: bitvec[7];
		attribute VC0_TOTAL_CREDITS_PD: bitvec[11];
		attribute VC0_TOTAL_CREDITS_PH: bitvec[7];
		attribute VC0_TX_LASTPACKET: bitvec[5];
	}

	bel_class GTP {
		input DADDR[8];
		input DCLK;
		input DEN;
		input DWE;
		input DI[16];
		input SCANCLK;
		input SCANENB;
		input SCANMODEB;
		input SCANIN[5];
		input SCANINPMA;
		input GTPCLKFBSEL0EAST[2];
		input GTPCLKFBSEL0WEST[2];
		input GTPCLKFBSEL1EAST[2];
		input GTPCLKFBSEL1WEST[2];
		input GCLK00;
		input GCLK10;
		input PLLCLK00;
		input PLLCLK10;
		input CLKTESTSIG00;
		input CLKTESTSIG10;
		input REFCLKPWRDNB0;
		input REFSELDYPLL0[3];
		input GTPRESET0;
		input GTPTEST0[8];
		input INTDATAWIDTH0;
		input PLLLKDETEN0;
		input PLLPOWERDOWN0;
		input RXUSRCLK0;
		input RXUSRCLK20;
		input RXRESET0;
		input RXPOWERDOWN0[2];
		input RXDATAWIDTH0[2];
		input RXDEC8B10BUSE0;
		input RXCOMMADETUSE0;
		input RXENMCOMMAALIGN0;
		input RXENPCOMMAALIGN0;
		input RXSLIDE0;
		input RXBUFRESET0;
		input RXCHBONDMASTER0;
		input RXCHBONDSLAVE0;
		input RXENCHANSYNC0;
		input PRBSCNTRESET0;
		input RXENPRBSTST0[3];
		input RXENPMAPHASEALIGN0;
		input RXPMASETPHASE0;
		input RXCDRRESET0;
		input RXPOLARITY0;
		input RXEQMIX0[2];
		input TXUSRCLK0;
		input TXUSRCLK20;
		input TXRESET0;
		input TXPOWERDOWN0[2];
		input TXPDOWNASYNCH0;
		input TXCHARDISPMODE0[4];
		input TXCHARDISPVAL0[4];
		input TXCHARISK0[4];
		input TXBYPASS8B10B0[4];
		input TXDATA0[32];
		input TXDATAWIDTH0[2];
		input TXENC8B10BUSE0;
		input TXENPMAPHASEALIGN0;
		input TXPMASETPHASE0;
		input TXENPRBSTST0[3];
		input TXPRBSFORCEERR0;
		input TXPOLARITY0;
		input TXBUFDIFFCTRL0[3];
		input TXDIFFCTRL0[4];
		input TXELECIDLE0;
		input TXINHIBIT0;
		input TXPREEMPHASIS0[3];
		input TXCOMSTART0;
		input TXCOMTYPE0;
		input TXDETECTRX0;
		input LOOPBACK0[3];
		input GATERXELECIDLE0;
		input IGNORESIGDET0;
		input USRCODEERR0;
		input TSTCLK0;
		input TSTIN0[12];
		input TSTPWRDN0[5];
		input TSTPWRDNOVRD0;
		input GCLK01;
		input GCLK11;
		input PLLCLK01;
		input PLLCLK11;
		input CLKTESTSIG01;
		input CLKTESTSIG11;
		input REFCLKPWRDNB1;
		input REFSELDYPLL1[3];
		input GTPRESET1;
		input GTPTEST1[8];
		input INTDATAWIDTH1;
		input PLLLKDETEN1;
		input PLLPOWERDOWN1;
		input RXUSRCLK1;
		input RXUSRCLK21;
		input RXRESET1;
		input RXPOWERDOWN1[2];
		input RXDATAWIDTH1[2];
		input RXDEC8B10BUSE1;
		input RXCOMMADETUSE1;
		input RXENMCOMMAALIGN1;
		input RXENPCOMMAALIGN1;
		input RXSLIDE1;
		input RXBUFRESET1;
		input RXCHBONDMASTER1;
		input RXCHBONDSLAVE1;
		input RXENCHANSYNC1;
		input PRBSCNTRESET1;
		input RXENPRBSTST1[3];
		input RXENPMAPHASEALIGN1;
		input RXPMASETPHASE1;
		input RXCDRRESET1;
		input RXPOLARITY1;
		input RXEQMIX1[2];
		input TXUSRCLK1;
		input TXUSRCLK21;
		input TXRESET1;
		input TXPOWERDOWN1[2];
		input TXPDOWNASYNCH1;
		input TXCHARDISPMODE1[4];
		input TXCHARDISPVAL1[4];
		input TXCHARISK1[4];
		input TXBYPASS8B10B1[4];
		input TXDATA1[32];
		input TXDATAWIDTH1[2];
		input TXENC8B10BUSE1;
		input TXENPMAPHASEALIGN1;
		input TXPMASETPHASE1;
		input TXENPRBSTST1[3];
		input TXPRBSFORCEERR1;
		input TXPOLARITY1;
		input TXBUFDIFFCTRL1[3];
		input TXDIFFCTRL1[4];
		input TXELECIDLE1;
		input TXINHIBIT1;
		input TXPREEMPHASIS1[3];
		input TXCOMSTART1;
		input TXCOMTYPE1;
		input TXDETECTRX1;
		input LOOPBACK1[3];
		input GATERXELECIDLE1;
		input IGNORESIGDET1;
		input USRCODEERR1;
		input TSTCLK1;
		input TSTIN1[12];
		input TSTPWRDN1[5];
		input TSTPWRDNOVRD1;
		output DRDY;
		output DRPDO[16];
		output SCANOUT[5];
		output SCANOUTPMA;
		output GTPCLKFBEAST[2];
		output GTPCLKFBWEST[2];
		output REFCLKOUT0;
		output GTPCLKOUT0[2];
		output RESETDONE0;
		output PLLLKDET0;
		output RXRECCLK0;
		output RXCHARISCOMMA0[4];
		output RXCHARISK0[4];
		output RXDATA0[32];
		output RXDISPERR0[4];
		output RXNOTINTABLE0[4];
		output RXRUNDISP0[4];
		output RXBYTEISALIGNED0;
		output RXBYTEREALIGN0;
		output RXCOMMADET0;
		output RXLOSSOFSYNC0[2];
		output RXBUFSTATUS0[3];
		output RXCLKCORCNT0[3];
		output RXCHANBONDSEQ0;
		output RXCHANISALIGNED0;
		output RXCHANREALIGN0;
		output RXPRBSERR0;
		output RXELECIDLE0;
		output RXSTATUS0[3];
		output RXVALID0;
		output TXOUTCLK0;
		output TXKERR0[4];
		output TXRUNDISP0[4];
		output TXBUFSTATUS0[2];
		output PHYSTATUS0;
		output TSTOUT0[5];
		output REFCLKOUT1;
		output GTPCLKOUT1[2];
		output RESETDONE1;
		output PLLLKDET1;
		output RXRECCLK1;
		output RXCHARISCOMMA1[4];
		output RXCHARISK1[4];
		output RXDATA1[32];
		output RXDISPERR1[4];
		output RXNOTINTABLE1[4];
		output RXRUNDISP1[4];
		output RXBYTEISALIGNED1;
		output RXBYTEREALIGN1;
		output RXCOMMADET1;
		output RXLOSSOFSYNC1[2];
		output RXBUFSTATUS1[3];
		output RXCLKCORCNT1[3];
		output RXCHANBONDSEQ1;
		output RXCHANISALIGNED1;
		output RXCHANREALIGN1;
		output RXPRBSERR1;
		output RXELECIDLE1;
		output RXSTATUS1[3];
		output RXVALID1;
		output TXOUTCLK1;
		output TXKERR1[4];
		output TXRUNDISP1[4];
		output TXBUFSTATUS1[2];
		output PHYSTATUS1;
		output TSTOUT1[5];
		pad AVCC: power
		pad AVTTRX: power
		pad AVTTTX: power
		pad AVTTRCAL: power
		pad RREF: analog
		pad CLKP0: input
		pad CLKN0: input
		pad CLKP1: input
		pad CLKN1: input
		pad TXP0: output
		pad TXN0: output
		pad RXP0: input
		pad RXN0: input
		pad AVCCPLL0: power
		pad TXP1: output
		pad TXN1: output
		pad RXP1: input
		pad RXN1: input
		pad AVCCPLL1: power
		attribute DRP: bitvec[16][128];
		attribute PMA_COM_CFG_EAST: bitvec[36];
		attribute PMA_COM_CFG_WEST: bitvec[36];
		attribute MUX_CLKOUT_EAST: GTP_MUX_CLKOUT;
		attribute MUX_CLKOUT_WEST: GTP_MUX_CLKOUT;
		attribute REFSELPLL0_STATIC_VAL: GTP_MUX_REFSELPLL;
		attribute REFSELPLL1_STATIC_VAL: GTP_MUX_REFSELPLL;
		attribute REFSELPLL0_STATIC_ENABLE: bool;
		attribute REFSELPLL1_STATIC_ENABLE: bool;
		attribute AC_CAP_DIS_0: bool;
		attribute CHAN_BOND_KEEP_ALIGN_0: bool;
		attribute CHAN_BOND_SEQ_2_USE_0: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG_0: bool;
		attribute CLK_COR_KEEP_IDLE_0: bool;
		attribute CLK_COR_PRECEDENCE_0: bool;
		attribute CLK_CORRECT_USE_0: bool;
		attribute CLK_COR_SEQ_2_USE_0: bool;
		attribute CLKINDC_B_0: bool;
		attribute CLKRCV_TRST_0: bool;
		attribute DEC_MCOMMA_DETECT_0: bool;
		attribute DEC_PCOMMA_DETECT_0: bool;
		attribute DEC_VALID_COMMA_ONLY_0: bool;
		attribute GTP_CFG_PWRUP_0: bool;
		attribute LOOPBACK_DRP_EN_0: bool;
		attribute MASTER_DRP_EN_0: bool;
		attribute MCOMMA_DETECT_0: bool;
		attribute PCI_EXPRESS_MODE_0: bool;
		attribute PCOMMA_DETECT_0: bool;
		attribute PDELIDLE_DRP_EN_0: bool;
		attribute PHASEALIGN_DRP_EN_0: bool;
		attribute PLL_DRP_EN_0: bool;
		attribute PLL_SATA_0: bool;
		attribute PLL_STARTUP_EN_0: bool;
		attribute POLARITY_DRP_EN_0: bool;
		attribute PRBS_DRP_EN_0: bool;
		attribute RCV_TERM_GND_0: bool;
		attribute RCV_TERM_VTTRX_0: bool;
		attribute RESET_DRP_EN_0: bool;
		attribute RX_BUFFER_USE_0: bool;
		attribute RX_CDR_FORCE_ROTATE_0: bool;
		attribute RX_DECODE_SEQ_MATCH_0: bool;
		attribute RX_EN_IDLE_HOLD_CDR_0: bool;
		attribute RX_EN_IDLE_RESET_BUF_0: bool;
		attribute RX_EN_IDLE_RESET_FR_0: bool;
		attribute RX_EN_IDLE_RESET_PH_0: bool;
		attribute RX_EN_MODE_RESET_BUF_0: bool;
		attribute RXEQ_DRP_EN_0: bool;
		attribute RX_LOSS_OF_SYNC_FSM_0: bool;
		attribute TERMINATION_OVRD_0: bool;
		attribute TX_BUFFER_USE_0: bool;
		attribute TXDRIVE_DRP_EN_0: bool;
		attribute A_GTPRESET_0: bitvec[1];
		attribute A_LOOPBACK_0: bitvec[3];
		attribute A_PLLLKDETEN_0: bitvec[1];
		attribute A_PLLPOWERDOWN_0: bitvec[1];
		attribute A_PRBSCNTRESET_0: bitvec[1];
		attribute A_RXBUFRESET_0: bitvec[1];
		attribute A_RXCDRFREQRESET_0: bitvec[1];
		attribute A_RXCDRHOLD_0: bitvec[1];
		attribute A_RXCDRPHASERESET_0: bitvec[1];
		attribute A_RXCDRRESET_0: bitvec[1];
		attribute A_RXENPMAPHASEALIGN_0: bitvec[1];
		attribute A_RXENPRBSTST_0: bitvec[3];
		attribute A_RXEQMIX_0: bitvec[2];
		attribute A_RXPMASETPHASE_0: bitvec[1];
		attribute A_RXPOLARITY_0: bitvec[1];
		attribute A_RXPOWERDOWN_0: bitvec[2];
		attribute A_RXRESET_0: bitvec[1];
		attribute A_TXBUFDIFFCTRL_0: bitvec[3];
		attribute A_TXDIFFCTRL_0: bitvec[4];
		attribute A_TXELECIDLE_0: bitvec[1];
		attribute A_TXENPMAPHASEALIGN_0: bitvec[1];
		attribute A_TXENPRBSTST_0: bitvec[3];
		attribute A_TXPMASETPHASE_0: bitvec[1];
		attribute A_TXPOLARITY_0: bitvec[1];
		attribute A_TXPOWERDOWN_0: bitvec[2];
		attribute A_TXPRBSFORCEERR_0: bitvec[1];
		attribute A_TXPREEMPHASIS_0: bitvec[3];
		attribute A_TXRESET_0: bitvec[1];
		attribute CDR_PH_ADJ_TIME_0: bitvec[5];
		attribute CHAN_BOND_SEQ_1_1_0: bitvec[10];
		attribute CHAN_BOND_SEQ_1_2_0: bitvec[10];
		attribute CHAN_BOND_SEQ_1_3_0: bitvec[10];
		attribute CHAN_BOND_SEQ_1_4_0: bitvec[10];
		attribute CHAN_BOND_SEQ_1_ENABLE_0: bitvec[4];
		attribute CHAN_BOND_SEQ_2_1_0: bitvec[10];
		attribute CHAN_BOND_SEQ_2_2_0: bitvec[10];
		attribute CHAN_BOND_SEQ_2_3_0: bitvec[10];
		attribute CHAN_BOND_SEQ_2_4_0: bitvec[10];
		attribute CHAN_BOND_SEQ_2_ENABLE_0: bitvec[4];
		attribute CLK_COR_SEQ_1_1_0: bitvec[10];
		attribute CLK_COR_SEQ_1_2_0: bitvec[10];
		attribute CLK_COR_SEQ_1_3_0: bitvec[10];
		attribute CLK_COR_SEQ_1_4_0: bitvec[10];
		attribute CLK_COR_SEQ_1_ENABLE_0: bitvec[4];
		attribute CLK_COR_SEQ_2_1_0: bitvec[10];
		attribute CLK_COR_SEQ_2_2_0: bitvec[10];
		attribute CLK_COR_SEQ_2_3_0: bitvec[10];
		attribute CLK_COR_SEQ_2_4_0: bitvec[10];
		attribute CLK_COR_SEQ_2_ENABLE_0: bitvec[4];
		attribute CM_TRIM_0: bitvec[2];
		attribute COMMA_10B_ENABLE_0: bitvec[10];
		attribute COM_BURST_VAL_0: bitvec[4];
		attribute MCOMMA_10B_VALUE_0: bitvec[10];
		attribute OOBDETECT_THRESHOLD_0: bitvec[3];
		attribute PCOMMA_10B_VALUE_0: bitvec[10];
		attribute PLLLKDET_CFG_0: bitvec[3];
		attribute RXEQ_CFG_0: bitvec[8];
		attribute RXPRBSERR_LOOPBACK_0: bitvec[1];
		attribute RX_IDLE_HI_CNT_0: bitvec[4];
		attribute RX_IDLE_LO_CNT_0: bitvec[4];
		attribute SATA_BURST_VAL_0: bitvec[3];
		attribute SATA_IDLE_VAL_0: bitvec[3];
		attribute TERMINATION_CTRL_0: bitvec[5];
		attribute TEST_CLK_OUT_GTP_0: bitvec[2];
		attribute TXRX_INVERT_0: bitvec[3];
		attribute TX_IDLE_DELAY_0: bitvec[3];
		attribute TX_TDCC_CFG_0: bitvec[2];
		attribute USR_CODE_ERR_CLR_0: bitvec[1];
		attribute CB2_INH_CC_PERIOD_0: bitvec[4];
		attribute CLK_COR_REPEAT_WAIT_0: bitvec[5];
		attribute PLL_COM_CFG_0: bitvec[24];
		attribute PLL_CP_CFG_0: bitvec[8];
		attribute PMA_CDR_SCAN_0: bitvec[27];
		attribute PMA_RXSYNC_CFG_0: bitvec[7];
		attribute PMA_RX_CFG_0: bitvec[25];
		attribute PMA_TX_CFG_0: bitvec[20];
		attribute TRANS_TIME_FROM_P2_0: bitvec[12];
		attribute TRANS_TIME_NON_P2_0: bitvec[8];
		attribute TRANS_TIME_TO_P2_0: bitvec[10];
		attribute TST_ATTR_0: bitvec[32];
		attribute TX_DETECT_RX_CFG_0: bitvec[14];
		attribute CHAN_BOND_1_MAX_SKEW_0: bitvec[4];
		attribute CHAN_BOND_2_MAX_SKEW_0: bitvec[4];
		attribute CLK_COR_MAX_LAT_0: bitvec[6];
		attribute CLK_COR_MIN_LAT_0: bitvec[6];
		attribute SATA_MAX_BURST_0: bitvec[6];
		attribute SATA_MAX_INIT_0: bitvec[6];
		attribute SATA_MAX_WAKE_0: bitvec[6];
		attribute SATA_MIN_BURST_0: bitvec[6];
		attribute SATA_MIN_INIT_0: bitvec[6];
		attribute SATA_MIN_WAKE_0: bitvec[6];
		attribute ALIGN_COMMA_WORD_0: GTP_ALIGN_COMMA_WORD;
		attribute CHAN_BOND_SEQ_LEN_0: GTP_CHAN_BOND_SEQ_LEN;
		attribute CLK_COR_ADJ_LEN_0: GTP_CLK_COR_ADJ_LEN;
		attribute CLK_COR_DET_LEN_0: GTP_CLK_COR_DET_LEN;
		attribute CLK25_DIVIDER_0: GTP_CLK25_DIVIDER;
		attribute OOB_CLK_DIVIDER_0: GTP_OOB_CLK_DIVIDER;
		attribute PLL_DIVSEL_FB_0: GTP_PLL_DIVSEL_FB;
		attribute PLL_DIVSEL_REF_0: GTP_PLL_DIVSEL_REF;
		attribute PLL_RXDIVSEL_OUT_0: GTP_PLL_DIVSEL_OUT;
		attribute PLL_TXDIVSEL_OUT_0: GTP_PLL_DIVSEL_OUT;
		attribute PLL_SOURCE_0: GTP_PLL_SOURCE;
		attribute RX_LOS_INVALID_INCR_0: GTP_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD_0: GTP_RX_LOS_THRESHOLD;
		attribute RX_SLIDE_MODE_0: GTP_RX_SLIDE_MODE;
		attribute RX_STATUS_FMT_0: GTP_RX_STATUS_FMT;
		attribute RX_XCLK_SEL_0: GTP_RX_XCLK_SEL;
		attribute TX_XCLK_SEL_0: GTP_TX_XCLK_SEL;
		attribute CLK_OUT_GTP_SEL_0: GTP_CLK_OUT_GTP_SEL_0;
		attribute AC_CAP_DIS_1: bool;
		attribute CHAN_BOND_KEEP_ALIGN_1: bool;
		attribute CHAN_BOND_SEQ_2_USE_1: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG_1: bool;
		attribute CLK_COR_KEEP_IDLE_1: bool;
		attribute CLK_COR_PRECEDENCE_1: bool;
		attribute CLK_CORRECT_USE_1: bool;
		attribute CLK_COR_SEQ_2_USE_1: bool;
		attribute CLKINDC_B_1: bool;
		attribute CLKRCV_TRST_1: bool;
		attribute DEC_MCOMMA_DETECT_1: bool;
		attribute DEC_PCOMMA_DETECT_1: bool;
		attribute DEC_VALID_COMMA_ONLY_1: bool;
		attribute GTP_CFG_PWRUP_1: bool;
		attribute LOOPBACK_DRP_EN_1: bool;
		attribute MASTER_DRP_EN_1: bool;
		attribute MCOMMA_DETECT_1: bool;
		attribute PCI_EXPRESS_MODE_1: bool;
		attribute PCOMMA_DETECT_1: bool;
		attribute PDELIDLE_DRP_EN_1: bool;
		attribute PHASEALIGN_DRP_EN_1: bool;
		attribute PLL_DRP_EN_1: bool;
		attribute PLL_SATA_1: bool;
		attribute PLL_STARTUP_EN_1: bool;
		attribute POLARITY_DRP_EN_1: bool;
		attribute PRBS_DRP_EN_1: bool;
		attribute RCV_TERM_GND_1: bool;
		attribute RCV_TERM_VTTRX_1: bool;
		attribute RESET_DRP_EN_1: bool;
		attribute RX_BUFFER_USE_1: bool;
		attribute RX_CDR_FORCE_ROTATE_1: bool;
		attribute RX_DECODE_SEQ_MATCH_1: bool;
		attribute RX_EN_IDLE_HOLD_CDR_1: bool;
		attribute RX_EN_IDLE_RESET_BUF_1: bool;
		attribute RX_EN_IDLE_RESET_FR_1: bool;
		attribute RX_EN_IDLE_RESET_PH_1: bool;
		attribute RX_EN_MODE_RESET_BUF_1: bool;
		attribute RXEQ_DRP_EN_1: bool;
		attribute RX_LOSS_OF_SYNC_FSM_1: bool;
		attribute TERMINATION_OVRD_1: bool;
		attribute TX_BUFFER_USE_1: bool;
		attribute TXDRIVE_DRP_EN_1: bool;
		attribute A_GTPRESET_1: bitvec[1];
		attribute A_LOOPBACK_1: bitvec[3];
		attribute A_PLLLKDETEN_1: bitvec[1];
		attribute A_PLLPOWERDOWN_1: bitvec[1];
		attribute A_PRBSCNTRESET_1: bitvec[1];
		attribute A_RXBUFRESET_1: bitvec[1];
		attribute A_RXCDRFREQRESET_1: bitvec[1];
		attribute A_RXCDRHOLD_1: bitvec[1];
		attribute A_RXCDRPHASERESET_1: bitvec[1];
		attribute A_RXCDRRESET_1: bitvec[1];
		attribute A_RXENPMAPHASEALIGN_1: bitvec[1];
		attribute A_RXENPRBSTST_1: bitvec[3];
		attribute A_RXEQMIX_1: bitvec[2];
		attribute A_RXPMASETPHASE_1: bitvec[1];
		attribute A_RXPOLARITY_1: bitvec[1];
		attribute A_RXPOWERDOWN_1: bitvec[2];
		attribute A_RXRESET_1: bitvec[1];
		attribute A_TXBUFDIFFCTRL_1: bitvec[3];
		attribute A_TXDIFFCTRL_1: bitvec[4];
		attribute A_TXELECIDLE_1: bitvec[1];
		attribute A_TXENPMAPHASEALIGN_1: bitvec[1];
		attribute A_TXENPRBSTST_1: bitvec[3];
		attribute A_TXPMASETPHASE_1: bitvec[1];
		attribute A_TXPOLARITY_1: bitvec[1];
		attribute A_TXPOWERDOWN_1: bitvec[2];
		attribute A_TXPRBSFORCEERR_1: bitvec[1];
		attribute A_TXPREEMPHASIS_1: bitvec[3];
		attribute A_TXRESET_1: bitvec[1];
		attribute CDR_PH_ADJ_TIME_1: bitvec[5];
		attribute CHAN_BOND_SEQ_1_1_1: bitvec[10];
		attribute CHAN_BOND_SEQ_1_2_1: bitvec[10];
		attribute CHAN_BOND_SEQ_1_3_1: bitvec[10];
		attribute CHAN_BOND_SEQ_1_4_1: bitvec[10];
		attribute CHAN_BOND_SEQ_1_ENABLE_1: bitvec[4];
		attribute CHAN_BOND_SEQ_2_1_1: bitvec[10];
		attribute CHAN_BOND_SEQ_2_2_1: bitvec[10];
		attribute CHAN_BOND_SEQ_2_3_1: bitvec[10];
		attribute CHAN_BOND_SEQ_2_4_1: bitvec[10];
		attribute CHAN_BOND_SEQ_2_ENABLE_1: bitvec[4];
		attribute CLK_COR_SEQ_1_1_1: bitvec[10];
		attribute CLK_COR_SEQ_1_2_1: bitvec[10];
		attribute CLK_COR_SEQ_1_3_1: bitvec[10];
		attribute CLK_COR_SEQ_1_4_1: bitvec[10];
		attribute CLK_COR_SEQ_1_ENABLE_1: bitvec[4];
		attribute CLK_COR_SEQ_2_1_1: bitvec[10];
		attribute CLK_COR_SEQ_2_2_1: bitvec[10];
		attribute CLK_COR_SEQ_2_3_1: bitvec[10];
		attribute CLK_COR_SEQ_2_4_1: bitvec[10];
		attribute CLK_COR_SEQ_2_ENABLE_1: bitvec[4];
		attribute CM_TRIM_1: bitvec[2];
		attribute COMMA_10B_ENABLE_1: bitvec[10];
		attribute COM_BURST_VAL_1: bitvec[4];
		attribute MCOMMA_10B_VALUE_1: bitvec[10];
		attribute OOBDETECT_THRESHOLD_1: bitvec[3];
		attribute PCOMMA_10B_VALUE_1: bitvec[10];
		attribute PLLLKDET_CFG_1: bitvec[3];
		attribute RXEQ_CFG_1: bitvec[8];
		attribute RXPRBSERR_LOOPBACK_1: bitvec[1];
		attribute RX_IDLE_HI_CNT_1: bitvec[4];
		attribute RX_IDLE_LO_CNT_1: bitvec[4];
		attribute SATA_BURST_VAL_1: bitvec[3];
		attribute SATA_IDLE_VAL_1: bitvec[3];
		attribute TERMINATION_CTRL_1: bitvec[5];
		attribute TEST_CLK_OUT_GTP_1: bitvec[2];
		attribute TXRX_INVERT_1: bitvec[3];
		attribute TX_IDLE_DELAY_1: bitvec[3];
		attribute TX_TDCC_CFG_1: bitvec[2];
		attribute USR_CODE_ERR_CLR_1: bitvec[1];
		attribute CB2_INH_CC_PERIOD_1: bitvec[4];
		attribute CLK_COR_REPEAT_WAIT_1: bitvec[5];
		attribute PLL_COM_CFG_1: bitvec[24];
		attribute PLL_CP_CFG_1: bitvec[8];
		attribute PMA_CDR_SCAN_1: bitvec[27];
		attribute PMA_RXSYNC_CFG_1: bitvec[7];
		attribute PMA_RX_CFG_1: bitvec[25];
		attribute PMA_TX_CFG_1: bitvec[20];
		attribute TRANS_TIME_FROM_P2_1: bitvec[12];
		attribute TRANS_TIME_NON_P2_1: bitvec[8];
		attribute TRANS_TIME_TO_P2_1: bitvec[10];
		attribute TST_ATTR_1: bitvec[32];
		attribute TX_DETECT_RX_CFG_1: bitvec[14];
		attribute CHAN_BOND_1_MAX_SKEW_1: bitvec[4];
		attribute CHAN_BOND_2_MAX_SKEW_1: bitvec[4];
		attribute CLK_COR_MAX_LAT_1: bitvec[6];
		attribute CLK_COR_MIN_LAT_1: bitvec[6];
		attribute SATA_MAX_BURST_1: bitvec[6];
		attribute SATA_MAX_INIT_1: bitvec[6];
		attribute SATA_MAX_WAKE_1: bitvec[6];
		attribute SATA_MIN_BURST_1: bitvec[6];
		attribute SATA_MIN_INIT_1: bitvec[6];
		attribute SATA_MIN_WAKE_1: bitvec[6];
		attribute ALIGN_COMMA_WORD_1: GTP_ALIGN_COMMA_WORD;
		attribute CHAN_BOND_SEQ_LEN_1: GTP_CHAN_BOND_SEQ_LEN;
		attribute CLK_COR_ADJ_LEN_1: GTP_CLK_COR_ADJ_LEN;
		attribute CLK_COR_DET_LEN_1: GTP_CLK_COR_DET_LEN;
		attribute CLK25_DIVIDER_1: GTP_CLK25_DIVIDER;
		attribute OOB_CLK_DIVIDER_1: GTP_OOB_CLK_DIVIDER;
		attribute PLL_DIVSEL_FB_1: GTP_PLL_DIVSEL_FB;
		attribute PLL_DIVSEL_REF_1: GTP_PLL_DIVSEL_REF;
		attribute PLL_RXDIVSEL_OUT_1: GTP_PLL_DIVSEL_OUT;
		attribute PLL_TXDIVSEL_OUT_1: GTP_PLL_DIVSEL_OUT;
		attribute PLL_SOURCE_1: GTP_PLL_SOURCE;
		attribute RX_LOS_INVALID_INCR_1: GTP_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD_1: GTP_RX_LOS_THRESHOLD;
		attribute RX_SLIDE_MODE_1: GTP_RX_SLIDE_MODE;
		attribute RX_STATUS_FMT_1: GTP_RX_STATUS_FMT;
		attribute RX_XCLK_SEL_1: GTP_RX_XCLK_SEL;
		attribute TX_XCLK_SEL_1: GTP_TX_XCLK_SEL;
		attribute CLK_OUT_GTP_SEL_1: GTP_CLK_OUT_GTP_SEL_1;
	}

	bel_class GLUTMASK_HCLK {
		attribute FRAME21: bool;
		attribute FRAME22: bool;
		attribute FRAME23: bool;
		attribute FRAME24: bool;
		attribute FRAME25: bool;
		attribute FRAME26: bool;
		attribute FRAME27: bool;
		attribute FRAME28: bool;
		attribute FRAME29: bool;
		attribute FRAME30: bool;
	}

	bel_class OCT_CAL {
		input S[2];
		attribute VREF_VALUE: OCT_CAL_VREF_VALUE;
		attribute ACCESS_MODE: OCT_CAL_ACCESS_MODE;
	}

	bel_class BANK {
		attribute LVDSBIAS: bitvec[12][2];
	}

	bel_class MISR {
		attribute ENABLE: bool;
		attribute RESET: bool;
	}

	bel_class PMV {
		input SELECTB[6];
		input ENABLEB;
		output OUT;
		output OUT_DIV2;
		output OUT_DIV4;
		attribute PSLEW: bitvec[4];
		attribute NSLEW: bitvec[4];
	}

	bel_class DNA_PORT {
		input CLK;
		input READ;
		input SHIFT;
		input TEST;
		input DIN;
		output DOUT;
		attribute ENABLE: bool;
		attribute OPTIONS: DNA_PORT_OPTIONS;
	}

	bel_class ICAP {
		input CLK;
		input CE;
		input WRITE;
		input I[16];
		output BUSY;
		output O[16];
		attribute ENABLE: bool;
	}

	bel_class SPI_ACCESS {
		input CLK;
		input CSB;
		input MOSI;
		output MISO;
		attribute ENABLE: bool;
	}

	bel_class SUSPEND_SYNC {
		input CLK;
		input SACK;
		output SREQ;
		attribute ENABLE: bool;
	}

	bel_class POST_CRC_INTERNAL {
		output CRCERROR;
	}

	bel_class STARTUP {
		input CLK;
		input GSR;
		input GTS;
		input KEYCLEARB;
		output EOS;
		output CFGCLK;
		output CFGMCLK;
		attribute USER_GTS_GSR_ENABLE: bool;
		attribute GTS_SYNC: bool;
		attribute GSR_SYNC: bool;
		attribute CFGCLK_ENABLE: bool;
		attribute CFGMCLK_ENABLE: bool;
		attribute KEYCLEARB_ENABLE: bool;
	}

	bel_class SLAVE_SPI {
		input CMPMISO;
		output CMPACTIVEB;
		output CMPCLK;
		output CMPCSB;
		output CMPMOSI;
	}

	bel_class BSCAN {
		input TDO;
		output TCK;
		output TMS;
		output TDI;
		output DRCK;
		output SEL;
		output RESET;
		output RUNTEST;
		output CAPTURE;
		output SHIFT;
		output UPDATE;
		attribute ENABLE: bool;
	}

	bel_class MISC_SW {
		pad PROG_B: input
		pad MISO2: input
		attribute PROG_PULL: IOB_PULL;
		attribute MISO2_PULL: IOB_PULL;
		attribute LEAKER_GAIN_OPTIONS: bitvec[4];
		attribute LEAKER_SLOPE_OPTIONS: bitvec[4];
		attribute VBG_SLOPE_OPTIONS: bitvec[4];
		attribute VGG_SLOPE_OPTIONS: bitvec[4];
		attribute VGG_TEST_OPTIONS: bitvec[3];
		attribute VGG_COMP_OPTION: bitvec[1];
	}

	bel_class MISC_SE {
		pad DONE: inout
		pad SUSPEND: input
		pad CMP_CS_B: input
		pad CCLK2: output
		pad MOSI2: output
		attribute DONE_PULL: IOB_PULL;
		attribute CMP_CS_PULL: IOB_PULL;
		attribute CCLK2_PULL: IOB_PULL;
		attribute MOSI2_PULL: IOB_PULL;
		attribute GLUTMASK_IOB: bool;
	}

	bel_class MISC_NW {
		pad M2: input
		pad SELECTHS: input
		attribute M2_PULL: IOB_PULL;
		attribute SELECTHS_PULL: IOB_PULL;
		attribute VREF_LV: bitvec[2];
	}

	bel_class MISC_NE {
		pad TCK: input
		pad TMS: input
		pad TDI: input
		pad TDO: output
		pad CSO2: output
		attribute CSO2_PULL: IOB_PULL;
		attribute TCK_PULL: IOB_PULL;
		attribute TMS_PULL: IOB_PULL;
		attribute TDI_PULL: IOB_PULL;
		attribute TDO_PULL: IOB_PULL;
		attribute JTAG_TEST: bool;
		attribute USERCODE: bitvec[32];
	}

	bel_class GLOBAL {
		attribute GWE_CYCLE: STARTUP_CYCLE;
		attribute GTS_CYCLE: STARTUP_CYCLE;
		attribute LOCK_CYCLE: STARTUP_CYCLE;
		attribute DONE_CYCLE: STARTUP_CYCLE;
		attribute BPI_DIV8: bool;
		attribute BPI_DIV16: bool;
		attribute RESET_ON_ERR: bool;
		attribute DISABLE_VRD_REG: bool;
		attribute DRIVE_DONE: bool;
		attribute DONE_PIPE: bool;
		attribute DRIVE_AWAKE: bool;
		attribute CRC_ENABLE: bool;
		attribute VRDSEL: bitvec[3];
		attribute SEND_VGG: bitvec[4];
		attribute VGG_ENABLE_OFFCHIP: bool;
		attribute VGG_SENDMAX: bool;
		attribute STARTUP_CLOCK: STARTUP_CLOCK;
		attribute GTS_USR_B: bool;
		attribute POST_CRC_INIT_FLAG: bool;
		attribute MULTIBOOT_ENABLE: bool;
		attribute SECURITY: SECURITY;
		attribute PERSIST: bool;
		attribute ENCRYPT: bool;
		attribute ENCRYPT_KEY_SELECT: ENCRYPT_KEY_SELECT;
		attribute CONFIG_RATE_DIV: bitvec[10];
		attribute CCLK_DLY: bitvec[2];
		attribute CCLK_SEP: bitvec[2];
		attribute EXT_CCLK_ENABLE: bool;
		attribute HC_CYCLE: bitvec[4];
		attribute TWO_ROUND: bool;
		attribute BRAM_SKIP: bool;
		attribute INIT_SKIP: bool;
		attribute SW_CLK: SW_CLK;
		attribute EN_SUSPEND: bool;
		attribute EN_SW_GSR: bool;
		attribute SUSPEND_FILTER: bool;
		attribute MULTIPIN_WAKEUP: bool;
		attribute WAKE_DELAY1: bitvec[3];
		attribute WAKE_DELAY2: bitvec[5];
		attribute SW_GWE_CYCLE: bitvec[10];
		attribute SW_GTS_CYCLE: bitvec[10];
		attribute WAKEUP_MASK: bitvec[8];
		attribute NEXT_CONFIG_BOOT_MODE: bitvec[3];
		attribute NEXT_CONFIG_NEW_MODE: bool;
		attribute SPI_BUSWIDTH: SPI_BUSWIDTH;
		attribute NEXT_CONFIG_ADDR: bitvec[32];
		attribute GOLDEN_CONFIG_ADDR: bitvec[32];
		attribute FAILSAFE_USER: bitvec[16];
		attribute TIMER_CFG: bitvec[16];
		attribute POST_CRC_EN: bool;
		attribute GLUTMASK: bool;
		attribute POST_CRC_KEEP: bool;
		attribute POST_CRC_ONESHOT: bool;
		attribute POST_CRC_SEL: bool;
		attribute POST_CRC_FREQ_DIV: bitvec[10];
		attribute VGG_TEST: bool;
		attribute ICAP_BYPASS: bool;
		attribute TESTMODE_EN: bool;
	}

	region_slot GLOBAL;
	region_slot PLLCLK;
	region_slot IOCLK;
	region_slot DIVCLK_CMT;
	region_slot HROW;
	region_slot LEAF;
	wire PULLUP: pullup;
	wire TIE_0: tie 0;
	wire TIE_1: tie 1;
	wire HCLK[0]: regional LEAF;
	wire HCLK[1]: regional LEAF;
	wire HCLK[2]: regional LEAF;
	wire HCLK[3]: regional LEAF;
	wire HCLK[4]: regional LEAF;
	wire HCLK[5]: regional LEAF;
	wire HCLK[6]: regional LEAF;
	wire HCLK[7]: regional LEAF;
	wire HCLK[8]: regional LEAF;
	wire HCLK[9]: regional LEAF;
	wire HCLK[10]: regional LEAF;
	wire HCLK[11]: regional LEAF;
	wire HCLK[12]: regional LEAF;
	wire HCLK[13]: regional LEAF;
	wire HCLK[14]: regional LEAF;
	wire HCLK[15]: regional LEAF;
	wire SNG_W0[0]: mux;
	wire SNG_W0[1]: mux;
	wire SNG_W0[2]: mux;
	wire SNG_W0[3]: mux;
	wire SNG_W0[4]: mux;
	wire SNG_W0[5]: mux;
	wire SNG_W0[6]: mux;
	wire SNG_W0[7]: mux;
	wire SNG_W1[0]: branch E;
	wire SNG_W1[1]: branch E;
	wire SNG_W1[2]: branch E;
	wire SNG_W1[3]: branch E;
	wire SNG_W1[4]: branch E;
	wire SNG_W1[5]: branch E;
	wire SNG_W1[6]: branch E;
	wire SNG_W1[7]: branch E;
	wire SNG_W1_N3: branch S;
	wire SNG_W1_S4: branch N;
	wire SNG_E0[0]: mux;
	wire SNG_E0[1]: mux;
	wire SNG_E0[2]: mux;
	wire SNG_E0[3]: mux;
	wire SNG_E0[4]: mux;
	wire SNG_E0[5]: mux;
	wire SNG_E0[6]: mux;
	wire SNG_E0[7]: mux;
	wire SNG_E1[0]: branch W;
	wire SNG_E1[1]: branch W;
	wire SNG_E1[2]: branch W;
	wire SNG_E1[3]: branch W;
	wire SNG_E1[4]: branch W;
	wire SNG_E1[5]: branch W;
	wire SNG_E1[6]: branch W;
	wire SNG_E1[7]: branch W;
	wire SNG_E1_S0: branch N;
	wire SNG_E1_N7: branch S;
	wire SNG_S0[0]: mux;
	wire SNG_S0[1]: mux;
	wire SNG_S0[2]: mux;
	wire SNG_S0[3]: mux;
	wire SNG_S0[4]: mux;
	wire SNG_S0[5]: mux;
	wire SNG_S0[6]: mux;
	wire SNG_S0[7]: mux;
	wire SNG_S1[0]: branch N;
	wire SNG_S1[1]: branch N;
	wire SNG_S1[2]: branch N;
	wire SNG_S1[3]: branch N;
	wire SNG_S1[4]: branch N;
	wire SNG_S1[5]: branch N;
	wire SNG_S1[6]: branch N;
	wire SNG_S1[7]: branch N;
	wire SNG_S1_N7: branch S;
	wire SNG_N0[0]: mux;
	wire SNG_N0[1]: mux;
	wire SNG_N0[2]: mux;
	wire SNG_N0[3]: mux;
	wire SNG_N0[4]: mux;
	wire SNG_N0[5]: mux;
	wire SNG_N0[6]: mux;
	wire SNG_N0[7]: mux;
	wire SNG_N1[0]: branch S;
	wire SNG_N1[1]: branch S;
	wire SNG_N1[2]: branch S;
	wire SNG_N1[3]: branch S;
	wire SNG_N1[4]: branch S;
	wire SNG_N1[5]: branch S;
	wire SNG_N1[6]: branch S;
	wire SNG_N1[7]: branch S;
	wire SNG_N1_S0: branch N;
	wire DBL_WW0[0]: mux;
	wire DBL_WW0[1]: mux;
	wire DBL_WW0[2]: mux;
	wire DBL_WW0[3]: mux;
	wire DBL_WW1[0]: branch E;
	wire DBL_WW1[1]: branch E;
	wire DBL_WW1[2]: branch E;
	wire DBL_WW1[3]: branch E;
	wire DBL_WW2[0]: branch E;
	wire DBL_WW2[1]: branch E;
	wire DBL_WW2[2]: branch E;
	wire DBL_WW2[3]: branch E;
	wire DBL_WW2_N3: branch S;
	wire DBL_EE0[0]: mux;
	wire DBL_EE0[1]: mux;
	wire DBL_EE0[2]: mux;
	wire DBL_EE0[3]: mux;
	wire DBL_EE1[0]: branch W;
	wire DBL_EE1[1]: branch W;
	wire DBL_EE1[2]: branch W;
	wire DBL_EE1[3]: branch W;
	wire DBL_EE2[0]: branch W;
	wire DBL_EE2[1]: branch W;
	wire DBL_EE2[2]: branch W;
	wire DBL_EE2[3]: branch W;
	wire DBL_SS0[0]: mux;
	wire DBL_SS0[1]: mux;
	wire DBL_SS0[2]: mux;
	wire DBL_SS0[3]: mux;
	wire DBL_SS1[0]: branch N;
	wire DBL_SS1[1]: branch N;
	wire DBL_SS1[2]: branch N;
	wire DBL_SS1[3]: branch N;
	wire DBL_SS2[0]: branch N;
	wire DBL_SS2[1]: branch N;
	wire DBL_SS2[2]: branch N;
	wire DBL_SS2[3]: branch N;
	wire DBL_SS2_N3: branch S;
	wire DBL_SW0[0]: mux;
	wire DBL_SW0[1]: mux;
	wire DBL_SW0[2]: mux;
	wire DBL_SW0[3]: mux;
	wire DBL_SW1[0]: branch N;
	wire DBL_SW1[1]: branch N;
	wire DBL_SW1[2]: branch N;
	wire DBL_SW1[3]: branch N;
	wire DBL_SW2[0]: branch E;
	wire DBL_SW2[1]: branch E;
	wire DBL_SW2[2]: branch E;
	wire DBL_SW2[3]: branch E;
	wire DBL_SW2_N3: branch S;
	wire DBL_SE0[0]: mux;
	wire DBL_SE0[1]: mux;
	wire DBL_SE0[2]: mux;
	wire DBL_SE0[3]: mux;
	wire DBL_SE1[0]: branch N;
	wire DBL_SE1[1]: branch N;
	wire DBL_SE1[2]: branch N;
	wire DBL_SE1[3]: branch N;
	wire DBL_SE2[0]: branch W;
	wire DBL_SE2[1]: branch W;
	wire DBL_SE2[2]: branch W;
	wire DBL_SE2[3]: branch W;
	wire DBL_NN0[0]: mux;
	wire DBL_NN0[1]: mux;
	wire DBL_NN0[2]: mux;
	wire DBL_NN0[3]: mux;
	wire DBL_NN1[0]: branch S;
	wire DBL_NN1[1]: branch S;
	wire DBL_NN1[2]: branch S;
	wire DBL_NN1[3]: branch S;
	wire DBL_NN2[0]: branch S;
	wire DBL_NN2[1]: branch S;
	wire DBL_NN2[2]: branch S;
	wire DBL_NN2[3]: branch S;
	wire DBL_NN2_S0: branch N;
	wire DBL_NW0[0]: mux;
	wire DBL_NW0[1]: mux;
	wire DBL_NW0[2]: mux;
	wire DBL_NW0[3]: mux;
	wire DBL_NW1[0]: branch S;
	wire DBL_NW1[1]: branch S;
	wire DBL_NW1[2]: branch S;
	wire DBL_NW1[3]: branch S;
	wire DBL_NW2[0]: branch E;
	wire DBL_NW2[1]: branch E;
	wire DBL_NW2[2]: branch E;
	wire DBL_NW2[3]: branch E;
	wire DBL_NW2_S0: branch N;
	wire DBL_NE0[0]: mux;
	wire DBL_NE0[1]: mux;
	wire DBL_NE0[2]: mux;
	wire DBL_NE0[3]: mux;
	wire DBL_NE1[0]: branch S;
	wire DBL_NE1[1]: branch S;
	wire DBL_NE1[2]: branch S;
	wire DBL_NE1[3]: branch S;
	wire DBL_NE2[0]: branch W;
	wire DBL_NE2[1]: branch W;
	wire DBL_NE2[2]: branch W;
	wire DBL_NE2[3]: branch W;
	wire DBL_NE2_S0: branch N;
	wire QUAD_WW0[0]: mux;
	wire QUAD_WW0[1]: mux;
	wire QUAD_WW0[2]: mux;
	wire QUAD_WW0[3]: mux;
	wire QUAD_WW1[0]: branch E;
	wire QUAD_WW1[1]: branch E;
	wire QUAD_WW1[2]: branch E;
	wire QUAD_WW1[3]: branch E;
	wire QUAD_WW2[0]: branch E;
	wire QUAD_WW2[1]: branch E;
	wire QUAD_WW2[2]: branch E;
	wire QUAD_WW2[3]: branch E;
	wire QUAD_WW3[0]: branch E;
	wire QUAD_WW3[1]: branch E;
	wire QUAD_WW3[2]: branch E;
	wire QUAD_WW3[3]: branch E;
	wire QUAD_WW4[0]: branch E;
	wire QUAD_WW4[1]: branch E;
	wire QUAD_WW4[2]: branch E;
	wire QUAD_WW4[3]: branch E;
	wire QUAD_WW4_S0: branch N;
	wire QUAD_EE0[0]: mux;
	wire QUAD_EE0[1]: mux;
	wire QUAD_EE0[2]: mux;
	wire QUAD_EE0[3]: mux;
	wire QUAD_EE1[0]: branch W;
	wire QUAD_EE1[1]: branch W;
	wire QUAD_EE1[2]: branch W;
	wire QUAD_EE1[3]: branch W;
	wire QUAD_EE2[0]: branch W;
	wire QUAD_EE2[1]: branch W;
	wire QUAD_EE2[2]: branch W;
	wire QUAD_EE2[3]: branch W;
	wire QUAD_EE3[0]: branch W;
	wire QUAD_EE3[1]: branch W;
	wire QUAD_EE3[2]: branch W;
	wire QUAD_EE3[3]: branch W;
	wire QUAD_EE4[0]: branch W;
	wire QUAD_EE4[1]: branch W;
	wire QUAD_EE4[2]: branch W;
	wire QUAD_EE4[3]: branch W;
	wire QUAD_SS0[0]: mux;
	wire QUAD_SS0[1]: mux;
	wire QUAD_SS0[2]: mux;
	wire QUAD_SS0[3]: mux;
	wire QUAD_SS1[0]: branch N;
	wire QUAD_SS1[1]: branch N;
	wire QUAD_SS1[2]: branch N;
	wire QUAD_SS1[3]: branch N;
	wire QUAD_SS2[0]: branch N;
	wire QUAD_SS2[1]: branch N;
	wire QUAD_SS2[2]: branch N;
	wire QUAD_SS2[3]: branch N;
	wire QUAD_SS3[0]: branch N;
	wire QUAD_SS3[1]: branch N;
	wire QUAD_SS3[2]: branch N;
	wire QUAD_SS3[3]: branch N;
	wire QUAD_SS4[0]: branch N;
	wire QUAD_SS4[1]: branch N;
	wire QUAD_SS4[2]: branch N;
	wire QUAD_SS4[3]: branch N;
	wire QUAD_SS4_N3: branch S;
	wire QUAD_SW0[0]: mux;
	wire QUAD_SW0[1]: mux;
	wire QUAD_SW0[2]: mux;
	wire QUAD_SW0[3]: mux;
	wire QUAD_SW1[0]: branch N;
	wire QUAD_SW1[1]: branch N;
	wire QUAD_SW1[2]: branch N;
	wire QUAD_SW1[3]: branch N;
	wire QUAD_SW2[0]: branch N;
	wire QUAD_SW2[1]: branch N;
	wire QUAD_SW2[2]: branch N;
	wire QUAD_SW2[3]: branch N;
	wire QUAD_SW3[0]: branch E;
	wire QUAD_SW3[1]: branch E;
	wire QUAD_SW3[2]: branch E;
	wire QUAD_SW3[3]: branch E;
	wire QUAD_SW4[0]: branch E;
	wire QUAD_SW4[1]: branch E;
	wire QUAD_SW4[2]: branch E;
	wire QUAD_SW4[3]: branch E;
	wire QUAD_SW4_N3: branch S;
	wire QUAD_SE0[0]: mux;
	wire QUAD_SE0[1]: mux;
	wire QUAD_SE0[2]: mux;
	wire QUAD_SE0[3]: mux;
	wire QUAD_SE1[0]: branch N;
	wire QUAD_SE1[1]: branch N;
	wire QUAD_SE1[2]: branch N;
	wire QUAD_SE1[3]: branch N;
	wire QUAD_SE2[0]: branch N;
	wire QUAD_SE2[1]: branch N;
	wire QUAD_SE2[2]: branch N;
	wire QUAD_SE2[3]: branch N;
	wire QUAD_SE3[0]: branch W;
	wire QUAD_SE3[1]: branch W;
	wire QUAD_SE3[2]: branch W;
	wire QUAD_SE3[3]: branch W;
	wire QUAD_SE4[0]: branch W;
	wire QUAD_SE4[1]: branch W;
	wire QUAD_SE4[2]: branch W;
	wire QUAD_SE4[3]: branch W;
	wire QUAD_NN0[0]: mux;
	wire QUAD_NN0[1]: mux;
	wire QUAD_NN0[2]: mux;
	wire QUAD_NN0[3]: mux;
	wire QUAD_NN1[0]: branch S;
	wire QUAD_NN1[1]: branch S;
	wire QUAD_NN1[2]: branch S;
	wire QUAD_NN1[3]: branch S;
	wire QUAD_NN2[0]: branch S;
	wire QUAD_NN2[1]: branch S;
	wire QUAD_NN2[2]: branch S;
	wire QUAD_NN2[3]: branch S;
	wire QUAD_NN3[0]: branch S;
	wire QUAD_NN3[1]: branch S;
	wire QUAD_NN3[2]: branch S;
	wire QUAD_NN3[3]: branch S;
	wire QUAD_NN4[0]: branch S;
	wire QUAD_NN4[1]: branch S;
	wire QUAD_NN4[2]: branch S;
	wire QUAD_NN4[3]: branch S;
	wire QUAD_NW0[0]: mux;
	wire QUAD_NW0[1]: mux;
	wire QUAD_NW0[2]: mux;
	wire QUAD_NW0[3]: mux;
	wire QUAD_NW1[0]: branch S;
	wire QUAD_NW1[1]: branch S;
	wire QUAD_NW1[2]: branch S;
	wire QUAD_NW1[3]: branch S;
	wire QUAD_NW2[0]: branch S;
	wire QUAD_NW2[1]: branch S;
	wire QUAD_NW2[2]: branch S;
	wire QUAD_NW2[3]: branch S;
	wire QUAD_NW3[0]: branch E;
	wire QUAD_NW3[1]: branch E;
	wire QUAD_NW3[2]: branch E;
	wire QUAD_NW3[3]: branch E;
	wire QUAD_NW4[0]: branch E;
	wire QUAD_NW4[1]: branch E;
	wire QUAD_NW4[2]: branch E;
	wire QUAD_NW4[3]: branch E;
	wire QUAD_NW4_S0: branch N;
	wire QUAD_NE0[0]: mux;
	wire QUAD_NE0[1]: mux;
	wire QUAD_NE0[2]: mux;
	wire QUAD_NE0[3]: mux;
	wire QUAD_NE1[0]: branch S;
	wire QUAD_NE1[1]: branch S;
	wire QUAD_NE1[2]: branch S;
	wire QUAD_NE1[3]: branch S;
	wire QUAD_NE2[0]: branch S;
	wire QUAD_NE2[1]: branch S;
	wire QUAD_NE2[2]: branch S;
	wire QUAD_NE2[3]: branch S;
	wire QUAD_NE3[0]: branch W;
	wire QUAD_NE3[1]: branch W;
	wire QUAD_NE3[2]: branch W;
	wire QUAD_NE3[3]: branch W;
	wire QUAD_NE4[0]: branch W;
	wire QUAD_NE4[1]: branch W;
	wire QUAD_NE4[2]: branch W;
	wire QUAD_NE4[3]: branch W;
	wire IMUX_GFAN[0]: mux;
	wire IMUX_GFAN[1]: mux;
	wire IMUX_CLK[0]: mux;
	wire IMUX_CLK[1]: mux;
	wire IMUX_SR[0]: mux;
	wire IMUX_SR[1]: mux;
	wire IMUX_LOGICIN[0]: mux;
	wire IMUX_LOGICIN[1]: mux;
	wire IMUX_LOGICIN[2]: mux;
	wire IMUX_LOGICIN[3]: mux;
	wire IMUX_LOGICIN[4]: mux;
	wire IMUX_LOGICIN[5]: mux;
	wire IMUX_LOGICIN[6]: mux;
	wire IMUX_LOGICIN[7]: mux;
	wire IMUX_LOGICIN[8]: mux;
	wire IMUX_LOGICIN[9]: mux;
	wire IMUX_LOGICIN[10]: mux;
	wire IMUX_LOGICIN[11]: mux;
	wire IMUX_LOGICIN[12]: mux;
	wire IMUX_LOGICIN[13]: mux;
	wire IMUX_LOGICIN[14]: mux;
	wire IMUX_LOGICIN[15]: mux;
	wire IMUX_LOGICIN[16]: mux;
	wire IMUX_LOGICIN[17]: mux;
	wire IMUX_LOGICIN[18]: mux;
	wire IMUX_LOGICIN[19]: mux;
	wire IMUX_LOGICIN[20]: mux;
	wire IMUX_LOGICIN[21]: mux;
	wire IMUX_LOGICIN[22]: mux;
	wire IMUX_LOGICIN[23]: mux;
	wire IMUX_LOGICIN[24]: mux;
	wire IMUX_LOGICIN[25]: mux;
	wire IMUX_LOGICIN[26]: mux;
	wire IMUX_LOGICIN[27]: mux;
	wire IMUX_LOGICIN[28]: mux;
	wire IMUX_LOGICIN[29]: mux;
	wire IMUX_LOGICIN[30]: mux;
	wire IMUX_LOGICIN[31]: mux;
	wire IMUX_LOGICIN[32]: mux;
	wire IMUX_LOGICIN[33]: mux;
	wire IMUX_LOGICIN[34]: mux;
	wire IMUX_LOGICIN[35]: mux;
	wire IMUX_LOGICIN[36]: mux;
	wire IMUX_LOGICIN[37]: mux;
	wire IMUX_LOGICIN[38]: mux;
	wire IMUX_LOGICIN[39]: mux;
	wire IMUX_LOGICIN[40]: mux;
	wire IMUX_LOGICIN[41]: mux;
	wire IMUX_LOGICIN[42]: mux;
	wire IMUX_LOGICIN[43]: mux;
	wire IMUX_LOGICIN[44]: mux;
	wire IMUX_LOGICIN[45]: mux;
	wire IMUX_LOGICIN[46]: mux;
	wire IMUX_LOGICIN[47]: mux;
	wire IMUX_LOGICIN[48]: mux;
	wire IMUX_LOGICIN[49]: mux;
	wire IMUX_LOGICIN[50]: mux;
	wire IMUX_LOGICIN[51]: mux;
	wire IMUX_LOGICIN[52]: mux;
	wire IMUX_LOGICIN[53]: mux;
	wire IMUX_LOGICIN[54]: mux;
	wire IMUX_LOGICIN[55]: mux;
	wire IMUX_LOGICIN[56]: mux;
	wire IMUX_LOGICIN[57]: mux;
	wire IMUX_LOGICIN[58]: mux;
	wire IMUX_LOGICIN[59]: mux;
	wire IMUX_LOGICIN[60]: mux;
	wire IMUX_LOGICIN[61]: mux;
	wire IMUX_LOGICIN[62]: mux;
	wire IMUX_LOGICIN[63]: mux;
	wire IMUX_LOGICIN20_BOUNCE: mux;
	wire IMUX_LOGICIN36_BOUNCE: mux;
	wire IMUX_LOGICIN44_BOUNCE: mux;
	wire IMUX_LOGICIN62_BOUNCE: mux;
	wire IMUX_LOGICIN21_BOUNCE: mux;
	wire IMUX_LOGICIN28_BOUNCE: mux;
	wire IMUX_LOGICIN52_BOUNCE: mux;
	wire IMUX_LOGICIN60_BOUNCE: mux;
	wire IMUX_LOGICIN20_S: branch N;
	wire IMUX_LOGICIN36_S: branch N;
	wire IMUX_LOGICIN44_S: branch N;
	wire IMUX_LOGICIN62_S: branch N;
	wire IMUX_LOGICIN21_N: branch S;
	wire IMUX_LOGICIN28_N: branch S;
	wire IMUX_LOGICIN52_N: branch S;
	wire IMUX_LOGICIN60_N: branch S;
	wire OUT[0]: bel;
	wire OUT[1]: bel;
	wire OUT[2]: bel;
	wire OUT[3]: bel;
	wire OUT[4]: bel;
	wire OUT[5]: bel;
	wire OUT[6]: bel;
	wire OUT[7]: bel;
	wire OUT[8]: bel;
	wire OUT[9]: bel;
	wire OUT[10]: bel;
	wire OUT[11]: bel;
	wire OUT[12]: bel;
	wire OUT[13]: bel;
	wire OUT[14]: bel;
	wire OUT[15]: bel;
	wire OUT[16]: bel;
	wire OUT[17]: bel;
	wire OUT[18]: bel;
	wire OUT[19]: bel;
	wire OUT[20]: bel;
	wire OUT[21]: bel;
	wire OUT[22]: bel;
	wire OUT[23]: bel;
	wire OUT_BEL[0]: bel;
	wire OUT_BEL[1]: bel;
	wire OUT_BEL[2]: bel;
	wire OUT_BEL[3]: bel;
	wire OUT_BEL[4]: bel;
	wire OUT_BEL[5]: bel;
	wire OUT_BEL[6]: bel;
	wire OUT_BEL[7]: bel;
	wire OUT_BEL[8]: bel;
	wire OUT_BEL[9]: bel;
	wire OUT_BEL[10]: bel;
	wire OUT_BEL[11]: bel;
	wire OUT_BEL[12]: bel;
	wire OUT_BEL[13]: bel;
	wire OUT_BEL[14]: bel;
	wire OUT_BEL[15]: bel;
	wire OUT_BEL[16]: bel;
	wire OUT_BEL[17]: bel;
	wire OUT_BEL[18]: bel;
	wire OUT_BEL[19]: bel;
	wire OUT_BEL[20]: bel;
	wire OUT_BEL[21]: bel;
	wire OUT_BEL[22]: bel;
	wire OUT_BEL[23]: bel;
	wire OUT_TEST[0]: test;
	wire OUT_TEST[1]: test;
	wire OUT_TEST[2]: test;
	wire OUT_TEST[3]: test;
	wire OUT_TEST[4]: test;
	wire OUT_TEST[5]: test;
	wire OUT_TEST[6]: test;
	wire OUT_TEST[7]: test;
	wire OUT_TEST[8]: test;
	wire OUT_TEST[9]: test;
	wire OUT_TEST[10]: test;
	wire OUT_TEST[11]: test;
	wire OUT_TEST[12]: test;
	wire OUT_TEST[13]: test;
	wire OUT_TEST[14]: test;
	wire OUT_TEST[15]: test;
	wire OUT_TEST[16]: test;
	wire OUT_TEST[17]: test;
	wire OUT_TEST[18]: test;
	wire OUT_TEST[19]: test;
	wire OUT_TEST[20]: test;
	wire OUT_TEST[21]: test;
	wire OUT_TEST[22]: test;
	wire OUT_TEST[23]: test;
	wire IMUX_CLK_GCLK[0]: mux;
	wire IMUX_CLK_GCLK[1]: mux;
	wire IOCLK[0]: regional IOCLK;
	wire IOCLK[1]: regional IOCLK;
	wire IOCLK[2]: regional IOCLK;
	wire IOCLK[3]: regional IOCLK;
	wire IOCE[0]: regional IOCLK;
	wire IOCE[1]: regional IOCLK;
	wire IOCE[2]: regional IOCLK;
	wire IOCE[3]: regional IOCLK;
	wire PLLCLK[0]: regional PLLCLK;
	wire PLLCLK[1]: regional PLLCLK;
	wire PLLCE[0]: regional PLLCLK;
	wire PLLCE[1]: regional PLLCLK;
	wire GTPCLK[0]: regional IOCLK;
	wire GTPCLK[1]: regional IOCLK;
	wire GTPCLK[2]: regional IOCLK;
	wire GTPCLK[3]: regional IOCLK;
	wire GTPFB[0]: regional IOCLK;
	wire GTPFB[1]: regional IOCLK;
	wire GTPFB[2]: regional IOCLK;
	wire GTPFB[3]: regional IOCLK;
	wire IMUX_BUFIO2_I[0]: mux;
	wire IMUX_BUFIO2_I[1]: mux;
	wire IMUX_BUFIO2_I[2]: mux;
	wire IMUX_BUFIO2_I[3]: mux;
	wire IMUX_BUFIO2_IB[0]: mux;
	wire IMUX_BUFIO2_IB[1]: mux;
	wire IMUX_BUFIO2_IB[2]: mux;
	wire IMUX_BUFIO2_IB[3]: mux;
	wire IMUX_BUFIO2FB[0]: mux;
	wire IMUX_BUFIO2FB[1]: mux;
	wire IMUX_BUFIO2FB[2]: mux;
	wire IMUX_BUFIO2FB[3]: mux;
	wire OUT_DIVCLK[0]: bel;
	wire OUT_DIVCLK[1]: bel;
	wire OUT_DIVCLK[2]: bel;
	wire OUT_DIVCLK[3]: bel;
	wire DIVCLK_CLKC[0]: mux;
	wire DIVCLK_CLKC[1]: mux;
	wire DIVCLK_CLKC[2]: mux;
	wire DIVCLK_CLKC[3]: mux;
	wire DIVCLK_CLKC[4]: mux;
	wire DIVCLK_CLKC[5]: mux;
	wire DIVCLK_CLKC[6]: mux;
	wire DIVCLK_CLKC[7]: mux;
	wire DIVCLK_CMT_W[0]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_W[1]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_W[2]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_W[3]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_E[0]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_E[1]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_E[2]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_E[3]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[0]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[1]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[2]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[3]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[4]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[5]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[6]: regional DIVCLK_CMT;
	wire DIVCLK_CMT_V[7]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_W[0]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_W[1]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_W[2]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_W[3]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_E[0]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_E[1]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_E[2]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_E[3]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[0]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[1]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[2]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[3]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[4]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[5]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[6]: regional DIVCLK_CMT;
	wire IOFBCLK_CMT_V[7]: regional DIVCLK_CMT;
	wire OUT_CLKPAD_I[0]: bel;
	wire OUT_CLKPAD_I[1]: bel;
	wire OUT_CLKPAD_DFB[0]: bel;
	wire OUT_CLKPAD_DFB[1]: bel;
	wire OUT_CLKPAD_CFB0[0]: bel;
	wire OUT_CLKPAD_CFB0[1]: bel;
	wire OUT_CLKPAD_CFB1[0]: bel;
	wire OUT_CLKPAD_CFB1[1]: bel;
	wire OUT_CLKPAD_DQSP: bel;
	wire OUT_CLKPAD_DQSN: bel;
	wire IMUX_BUFG[0]: mux;
	wire IMUX_BUFG[1]: mux;
	wire IMUX_BUFG[2]: mux;
	wire IMUX_BUFG[3]: mux;
	wire IMUX_BUFG[4]: mux;
	wire IMUX_BUFG[5]: mux;
	wire IMUX_BUFG[6]: mux;
	wire IMUX_BUFG[7]: mux;
	wire IMUX_BUFG[8]: mux;
	wire IMUX_BUFG[9]: mux;
	wire IMUX_BUFG[10]: mux;
	wire IMUX_BUFG[11]: mux;
	wire IMUX_BUFG[12]: mux;
	wire IMUX_BUFG[13]: mux;
	wire IMUX_BUFG[14]: mux;
	wire IMUX_BUFG[15]: mux;
	wire GCLK[0]: regional GLOBAL;
	wire GCLK[1]: regional GLOBAL;
	wire GCLK[2]: regional GLOBAL;
	wire GCLK[3]: regional GLOBAL;
	wire GCLK[4]: regional GLOBAL;
	wire GCLK[5]: regional GLOBAL;
	wire GCLK[6]: regional GLOBAL;
	wire GCLK[7]: regional GLOBAL;
	wire GCLK[8]: regional GLOBAL;
	wire GCLK[9]: regional GLOBAL;
	wire GCLK[10]: regional GLOBAL;
	wire GCLK[11]: regional GLOBAL;
	wire GCLK[12]: regional GLOBAL;
	wire GCLK[13]: regional GLOBAL;
	wire GCLK[14]: regional GLOBAL;
	wire GCLK[15]: regional GLOBAL;
	wire HCLK_ROW[0]: regional HROW;
	wire HCLK_ROW[1]: regional HROW;
	wire HCLK_ROW[2]: regional HROW;
	wire HCLK_ROW[3]: regional HROW;
	wire HCLK_ROW[4]: regional HROW;
	wire HCLK_ROW[5]: regional HROW;
	wire HCLK_ROW[6]: regional HROW;
	wire HCLK_ROW[7]: regional HROW;
	wire HCLK_ROW[8]: regional HROW;
	wire HCLK_ROW[9]: regional HROW;
	wire HCLK_ROW[10]: regional HROW;
	wire HCLK_ROW[11]: regional HROW;
	wire HCLK_ROW[12]: regional HROW;
	wire HCLK_ROW[13]: regional HROW;
	wire HCLK_ROW[14]: regional HROW;
	wire HCLK_ROW[15]: regional HROW;
	wire CMT_OUT[0]: mux;
	wire CMT_OUT[1]: mux;
	wire CMT_OUT[2]: mux;
	wire CMT_OUT[3]: mux;
	wire CMT_OUT[4]: mux;
	wire CMT_OUT[5]: mux;
	wire CMT_OUT[6]: mux;
	wire CMT_OUT[7]: mux;
	wire CMT_OUT[8]: mux;
	wire CMT_OUT[9]: mux;
	wire CMT_OUT[10]: mux;
	wire CMT_OUT[11]: mux;
	wire CMT_OUT[12]: mux;
	wire CMT_OUT[13]: mux;
	wire CMT_OUT[14]: mux;
	wire CMT_OUT[15]: mux;
	wire CMT_CLKC_O[0]: mux;
	wire CMT_CLKC_O[1]: mux;
	wire CMT_CLKC_O[2]: mux;
	wire CMT_CLKC_O[3]: mux;
	wire CMT_CLKC_O[4]: mux;
	wire CMT_CLKC_O[5]: mux;
	wire CMT_CLKC_O[6]: mux;
	wire CMT_CLKC_O[7]: mux;
	wire CMT_CLKC_O[8]: mux;
	wire CMT_CLKC_O[9]: mux;
	wire CMT_CLKC_O[10]: mux;
	wire CMT_CLKC_O[11]: mux;
	wire CMT_CLKC_O[12]: mux;
	wire CMT_CLKC_O[13]: mux;
	wire CMT_CLKC_O[14]: mux;
	wire CMT_CLKC_O[15]: mux;
	wire CMT_CLKC_I[0]: branch CMT_PREV;
	wire CMT_CLKC_I[1]: branch CMT_PREV;
	wire CMT_CLKC_I[2]: branch CMT_PREV;
	wire CMT_CLKC_I[3]: branch CMT_PREV;
	wire CMT_CLKC_I[4]: branch CMT_PREV;
	wire CMT_CLKC_I[5]: branch CMT_PREV;
	wire CMT_CLKC_I[6]: branch CMT_PREV;
	wire CMT_CLKC_I[7]: branch CMT_PREV;
	wire CMT_CLKC_I[8]: branch CMT_PREV;
	wire CMT_CLKC_I[9]: branch CMT_PREV;
	wire CMT_CLKC_I[10]: branch CMT_PREV;
	wire CMT_CLKC_I[11]: branch CMT_PREV;
	wire CMT_CLKC_I[12]: branch CMT_PREV;
	wire CMT_CLKC_I[13]: branch CMT_PREV;
	wire CMT_CLKC_I[14]: branch CMT_PREV;
	wire CMT_CLKC_I[15]: branch CMT_PREV;
	wire CMT_BUFPLL_H_CLKOUT[0]: mux;
	wire CMT_BUFPLL_H_CLKOUT[1]: mux;
	wire CMT_BUFPLL_H_LOCKED[0]: mux;
	wire CMT_BUFPLL_H_LOCKED[1]: mux;
	wire CMT_BUFPLL_V_CLKOUT_S[0]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[1]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[2]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[3]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[4]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_S[5]: multi_root;
	wire CMT_BUFPLL_V_CLKOUT_N[0]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[1]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[2]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[3]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[4]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_CLKOUT_N[5]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_LOCKED_S[0]: multi_root;
	wire CMT_BUFPLL_V_LOCKED_S[1]: multi_root;
	wire CMT_BUFPLL_V_LOCKED_S[2]: multi_root;
	wire CMT_BUFPLL_V_LOCKED_N[0]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_LOCKED_N[1]: multi_branch CMT_N;
	wire CMT_BUFPLL_V_LOCKED_N[2]: multi_branch CMT_N;
	wire IMUX_BUFPLL_PLLIN[0]: mux;
	wire IMUX_BUFPLL_PLLIN[1]: mux;
	wire IMUX_BUFPLL_LOCKED[0]: mux;
	wire IMUX_BUFPLL_LOCKED[1]: mux;
	wire IMUX_DCM_CLKIN[0]: mux;
	wire IMUX_DCM_CLKIN[1]: mux;
	wire IMUX_DCM_CLKFB[0]: mux;
	wire IMUX_DCM_CLKFB[1]: mux;
	wire OMUX_DCM_SKEWCLKIN1[0]: mux;
	wire OMUX_DCM_SKEWCLKIN1[1]: mux;
	wire OMUX_DCM_SKEWCLKIN2[0]: mux;
	wire OMUX_DCM_SKEWCLKIN2[1]: mux;
	wire OUT_DCM_CLK0[0]: bel;
	wire OUT_DCM_CLK0[1]: bel;
	wire OUT_DCM_CLK90[0]: bel;
	wire OUT_DCM_CLK90[1]: bel;
	wire OUT_DCM_CLK180[0]: bel;
	wire OUT_DCM_CLK180[1]: bel;
	wire OUT_DCM_CLK270[0]: bel;
	wire OUT_DCM_CLK270[1]: bel;
	wire OUT_DCM_CLK2X[0]: bel;
	wire OUT_DCM_CLK2X[1]: bel;
	wire OUT_DCM_CLK2X180[0]: bel;
	wire OUT_DCM_CLK2X180[1]: bel;
	wire OUT_DCM_CLKDV[0]: bel;
	wire OUT_DCM_CLKDV[1]: bel;
	wire OUT_DCM_CLKFX[0]: bel;
	wire OUT_DCM_CLKFX[1]: bel;
	wire OUT_DCM_CLKFX180[0]: bel;
	wire OUT_DCM_CLKFX180[1]: bel;
	wire OUT_DCM_CONCUR[0]: bel;
	wire OUT_DCM_CONCUR[1]: bel;
	wire IMUX_PLL_CLKIN1: mux;
	wire IMUX_PLL_CLKIN2: mux;
	wire IMUX_PLL_CLKFB: mux;
	wire TEST_PLL_CLKIN: bel;
	wire OMUX_PLL_SKEWCLKIN1: mux;
	wire OMUX_PLL_SKEWCLKIN2: mux;
	wire OUT_PLL_CLKOUT[0]: bel;
	wire OUT_PLL_CLKOUT[1]: bel;
	wire OUT_PLL_CLKOUT[2]: bel;
	wire OUT_PLL_CLKOUT[3]: bel;
	wire OUT_PLL_CLKOUT[4]: bel;
	wire OUT_PLL_CLKOUT[5]: bel;
	wire OUT_PLL_CLKOUTDCM[0]: bel;
	wire OUT_PLL_CLKOUTDCM[1]: bel;
	wire OUT_PLL_CLKOUTDCM[2]: bel;
	wire OUT_PLL_CLKOUTDCM[3]: bel;
	wire OUT_PLL_CLKOUTDCM[4]: bel;
	wire OUT_PLL_CLKOUTDCM[5]: bel;
	wire OUT_PLL_CLKFBOUT: bel;
	wire OUT_PLL_CLKFBDCM: bel;
	wire OUT_PLL_LOCKED: bel;
	wire OMUX_PLL_SKEWCLKIN1_BUF: mux;
	wire OMUX_PLL_SKEWCLKIN2_BUF: mux;
	wire CMT_TEST_CLK: mux;
	wire IOI_IOCLK[0]: mux;
	wire IOI_IOCLK[1]: mux;
	wire IOI_IOCLK[2]: mux;
	wire IOI_IOCLK[3]: mux;
	wire IOI_IOCLK[4]: mux;
	wire IOI_IOCLK[5]: mux;
	wire IOI_IOCLK_OPTINV[0]: mux;
	wire IOI_IOCLK_OPTINV[1]: mux;
	wire IOI_IOCLK_OPTINV[2]: mux;
	wire IOI_IOCLK_OPTINV[3]: mux;
	wire IOI_IOCLK_OPTINV[4]: mux;
	wire IOI_IOCLK_OPTINV[5]: mux;
	wire IOI_IOCE[0]: mux;
	wire IOI_IOCE[1]: mux;
	wire IOI_IOCE[2]: mux;
	wire IOI_IOCE[3]: mux;
	wire OUT_DDR_IOCLK[0]: bel;
	wire OUT_DDR_IOCLK[1]: bel;
	wire OUT_DDR_IOCE[0]: bel;
	wire OUT_DDR_IOCE[1]: bel;
	wire IOI_ICLK[0]: mux;
	wire IOI_ICLK[1]: mux;
	wire IOI_OCLK[0]: mux;
	wire IOI_OCLK[1]: mux;
	wire IMUX_ILOGIC_CLK[0]: mux;
	wire IMUX_ILOGIC_CLK[1]: mux;
	wire IMUX_OLOGIC_CLK[0]: mux;
	wire IMUX_OLOGIC_CLK[1]: mux;
	wire IMUX_IODELAY_IOCLK[0]: mux;
	wire IMUX_IODELAY_IOCLK[1]: mux;
	wire IMUX_ILOGIC_IOCE[0]: mux;
	wire IMUX_ILOGIC_IOCE[1]: mux;
	wire IMUX_OLOGIC_IOCE[0]: mux;
	wire IMUX_OLOGIC_IOCE[1]: mux;

	tile_slot INT {
		bel_slot INT: routing;

		tile_class INT {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 64);

			switchbox INT {
				mux SNG_W0[0] @[MAIN[8][24], MAIN[9][24], MAIN[9][26], MAIN[9][25], MAIN[9][30], MAIN[9][29], MAIN[9][28], MAIN[9][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[1] @[MAIN[8][40], MAIN[9][40], MAIN[9][42], MAIN[9][41], MAIN[9][46], MAIN[9][45], MAIN[9][44], MAIN[9][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[2] @[MAIN[8][56], MAIN[9][56], MAIN[9][58], MAIN[9][57], MAIN[9][62], MAIN[9][61], MAIN[9][60], MAIN[9][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[3] @[MAIN[8][8], MAIN[9][8], MAIN[9][10], MAIN[9][9], MAIN[9][14], MAIN[9][13], MAIN[9][12], MAIN[9][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[4] @[MAIN[8][55], MAIN[9][55], MAIN[9][54], MAIN[9][53], MAIN[9][50], MAIN[9][49], MAIN[9][51], MAIN[9][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[5] @[MAIN[8][7], MAIN[9][7], MAIN[9][6], MAIN[9][5], MAIN[9][2], MAIN[9][1], MAIN[9][4], MAIN[9][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[6] @[MAIN[8][23], MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[9][18], MAIN[9][17], MAIN[9][19], MAIN[9][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[7] @[MAIN[8][39], MAIN[9][39], MAIN[9][38], MAIN[9][37], MAIN[9][34], MAIN[9][33], MAIN[9][35], MAIN[9][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[0] @[MAIN[10][23], MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][18], MAIN[11][17], MAIN[11][19], MAIN[11][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[1] @[MAIN[10][39], MAIN[11][39], MAIN[11][38], MAIN[11][37], MAIN[11][34], MAIN[11][33], MAIN[11][35], MAIN[11][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[2] @[MAIN[10][55], MAIN[11][55], MAIN[11][54], MAIN[11][53], MAIN[11][50], MAIN[11][49], MAIN[11][51], MAIN[11][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[3] @[MAIN[10][7], MAIN[11][7], MAIN[11][6], MAIN[11][5], MAIN[11][2], MAIN[11][1], MAIN[11][3], MAIN[11][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[4] @[MAIN[10][56], MAIN[11][56], MAIN[11][58], MAIN[11][57], MAIN[11][62], MAIN[11][61], MAIN[11][60], MAIN[11][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[5] @[MAIN[10][8], MAIN[11][8], MAIN[11][10], MAIN[11][9], MAIN[11][14], MAIN[11][13], MAIN[11][12], MAIN[11][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[6] @[MAIN[10][24], MAIN[11][24], MAIN[11][26], MAIN[11][25], MAIN[11][30], MAIN[11][29], MAIN[11][28], MAIN[11][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[7] @[MAIN[10][40], MAIN[11][40], MAIN[11][42], MAIN[11][41], MAIN[11][46], MAIN[11][45], MAIN[11][44], MAIN[11][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[0] @[MAIN[11][15], MAIN[10][15], MAIN[10][10], MAIN[10][9], MAIN[10][14], MAIN[10][13], MAIN[10][12], MAIN[10][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[1] @[MAIN[11][31], MAIN[10][31], MAIN[10][26], MAIN[10][25], MAIN[10][30], MAIN[10][29], MAIN[10][28], MAIN[10][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[2] @[MAIN[11][47], MAIN[10][47], MAIN[10][42], MAIN[10][41], MAIN[10][46], MAIN[10][45], MAIN[10][44], MAIN[10][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[3] @[MAIN[11][63], MAIN[10][63], MAIN[10][58], MAIN[10][57], MAIN[10][62], MAIN[10][61], MAIN[10][60], MAIN[10][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[4] @[MAIN[9][63], MAIN[8][63], MAIN[8][58], MAIN[8][57], MAIN[8][62], MAIN[8][61], MAIN[8][60], MAIN[8][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[5] @[MAIN[9][15], MAIN[8][15], MAIN[8][10], MAIN[8][9], MAIN[8][14], MAIN[8][13], MAIN[8][12], MAIN[8][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[6] @[MAIN[9][31], MAIN[8][31], MAIN[8][26], MAIN[8][25], MAIN[8][30], MAIN[8][29], MAIN[8][28], MAIN[8][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[7] @[MAIN[9][47], MAIN[8][47], MAIN[8][42], MAIN[8][41], MAIN[8][46], MAIN[8][45], MAIN[8][44], MAIN[8][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[0] @[MAIN[9][16], MAIN[8][16], MAIN[8][22], MAIN[8][21], MAIN[8][18], MAIN[8][17], MAIN[8][19], MAIN[8][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[1] @[MAIN[9][32], MAIN[8][32], MAIN[8][38], MAIN[8][37], MAIN[8][34], MAIN[8][33], MAIN[8][35], MAIN[8][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[2] @[MAIN[9][48], MAIN[8][48], MAIN[8][54], MAIN[8][53], MAIN[8][50], MAIN[8][49], MAIN[8][51], MAIN[8][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[3] @[MAIN[9][0], MAIN[8][0], MAIN[8][6], MAIN[8][5], MAIN[8][2], MAIN[8][1], MAIN[8][4], MAIN[8][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[4] @[MAIN[11][0], MAIN[10][0], MAIN[10][6], MAIN[10][5], MAIN[10][2], MAIN[10][1], MAIN[10][3], MAIN[10][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[5] @[MAIN[11][16], MAIN[10][16], MAIN[10][22], MAIN[10][21], MAIN[10][18], MAIN[10][17], MAIN[10][19], MAIN[10][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[6] @[MAIN[11][32], MAIN[10][32], MAIN[10][38], MAIN[10][37], MAIN[10][34], MAIN[10][33], MAIN[10][35], MAIN[10][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[7] @[MAIN[11][48], MAIN[10][48], MAIN[10][54], MAIN[10][53], MAIN[10][50], MAIN[10][49], MAIN[10][51], MAIN[10][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[0] @[MAIN[5][15], MAIN[4][15], MAIN[4][10], MAIN[4][9], MAIN[4][14], MAIN[4][13], MAIN[4][12], MAIN[4][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[1] @[MAIN[5][31], MAIN[4][31], MAIN[4][26], MAIN[4][25], MAIN[4][30], MAIN[4][29], MAIN[4][28], MAIN[4][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[2] @[MAIN[5][47], MAIN[4][47], MAIN[4][42], MAIN[4][41], MAIN[4][46], MAIN[4][45], MAIN[4][44], MAIN[4][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_WW0[3] @[MAIN[5][63], MAIN[4][63], MAIN[4][58], MAIN[4][57], MAIN[4][62], MAIN[4][61], MAIN[4][60], MAIN[4][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[0] @[MAIN[7][0], MAIN[6][0], MAIN[6][6], MAIN[6][5], MAIN[6][2], MAIN[6][1], MAIN[6][3], MAIN[6][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[1] @[MAIN[7][16], MAIN[6][16], MAIN[6][22], MAIN[6][21], MAIN[6][18], MAIN[6][17], MAIN[6][19], MAIN[6][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[2] @[MAIN[7][32], MAIN[6][32], MAIN[6][38], MAIN[6][37], MAIN[6][34], MAIN[6][33], MAIN[6][35], MAIN[6][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_EE0[3] @[MAIN[7][48], MAIN[6][48], MAIN[6][54], MAIN[6][53], MAIN[6][50], MAIN[6][49], MAIN[6][51], MAIN[6][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[0] @[MAIN[7][15], MAIN[6][15], MAIN[6][10], MAIN[6][9], MAIN[6][14], MAIN[6][13], MAIN[6][12], MAIN[6][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[1] @[MAIN[7][31], MAIN[6][31], MAIN[6][26], MAIN[6][25], MAIN[6][30], MAIN[6][29], MAIN[6][28], MAIN[6][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[2] @[MAIN[7][47], MAIN[6][47], MAIN[6][42], MAIN[6][41], MAIN[6][46], MAIN[6][45], MAIN[6][44], MAIN[6][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SS0[3] @[MAIN[7][63], MAIN[6][63], MAIN[6][58], MAIN[6][57], MAIN[6][62], MAIN[6][61], MAIN[6][60], MAIN[6][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SW0[0] @[MAIN[4][8], MAIN[5][8], MAIN[5][10], MAIN[5][9], MAIN[5][14], MAIN[5][13], MAIN[5][12], MAIN[5][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SW0[1] @[MAIN[4][24], MAIN[5][24], MAIN[5][26], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[5][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SW0[2] @[MAIN[4][40], MAIN[5][40], MAIN[5][42], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[5][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SW0[3] @[MAIN[4][56], MAIN[5][56], MAIN[5][58], MAIN[5][57], MAIN[5][62], MAIN[5][61], MAIN[5][60], MAIN[5][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SE0[0] @[MAIN[6][8], MAIN[7][8], MAIN[7][10], MAIN[7][9], MAIN[7][14], MAIN[7][13], MAIN[7][12], MAIN[7][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SE0[1] @[MAIN[6][24], MAIN[7][24], MAIN[7][26], MAIN[7][25], MAIN[7][30], MAIN[7][29], MAIN[7][28], MAIN[7][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SE0[2] @[MAIN[6][40], MAIN[7][40], MAIN[7][42], MAIN[7][41], MAIN[7][46], MAIN[7][45], MAIN[7][44], MAIN[7][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SE0[3] @[MAIN[6][56], MAIN[7][56], MAIN[7][58], MAIN[7][57], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[7][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[0] @[MAIN[5][0], MAIN[4][0], MAIN[4][6], MAIN[4][5], MAIN[4][2], MAIN[4][1], MAIN[4][4], MAIN[4][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[1] @[MAIN[5][16], MAIN[4][16], MAIN[4][22], MAIN[4][21], MAIN[4][18], MAIN[4][17], MAIN[4][19], MAIN[4][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[2] @[MAIN[5][32], MAIN[4][32], MAIN[4][38], MAIN[4][37], MAIN[4][34], MAIN[4][33], MAIN[4][35], MAIN[4][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NN0[3] @[MAIN[5][48], MAIN[4][48], MAIN[4][54], MAIN[4][53], MAIN[4][50], MAIN[4][49], MAIN[4][51], MAIN[4][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NW0[0] @[MAIN[4][7], MAIN[5][7], MAIN[5][6], MAIN[5][5], MAIN[5][2], MAIN[5][1], MAIN[5][4], MAIN[5][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NW0[1] @[MAIN[4][23], MAIN[5][23], MAIN[5][22], MAIN[5][21], MAIN[5][18], MAIN[5][17], MAIN[5][19], MAIN[5][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NW0[2] @[MAIN[4][39], MAIN[5][39], MAIN[5][38], MAIN[5][37], MAIN[5][34], MAIN[5][33], MAIN[5][35], MAIN[5][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NW0[3] @[MAIN[4][55], MAIN[5][55], MAIN[5][54], MAIN[5][53], MAIN[5][50], MAIN[5][49], MAIN[5][51], MAIN[5][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NE0[0] @[MAIN[6][7], MAIN[7][7], MAIN[7][6], MAIN[7][5], MAIN[7][2], MAIN[7][1], MAIN[7][3], MAIN[7][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NE0[1] @[MAIN[6][23], MAIN[7][23], MAIN[7][22], MAIN[7][21], MAIN[7][18], MAIN[7][17], MAIN[7][19], MAIN[7][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NE0[2] @[MAIN[6][39], MAIN[7][39], MAIN[7][38], MAIN[7][37], MAIN[7][34], MAIN[7][33], MAIN[7][35], MAIN[7][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NE0[3] @[MAIN[6][55], MAIN[7][55], MAIN[7][54], MAIN[7][53], MAIN[7][50], MAIN[7][49], MAIN[7][51], MAIN[7][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_WW0[0] @[MAIN[0][7], MAIN[1][7], MAIN[1][3], MAIN[1][1], MAIN[1][2], MAIN[1][6], MAIN[1][5], MAIN[1][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_SS2_N3 = 0b01000010,
					DBL_SW2_N3 = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_SS4_N3 = 0b00000010,
					QUAD_SW4_N3 = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000010,
					OUT[19] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_WW0[1] @[MAIN[0][23], MAIN[1][23], MAIN[1][19], MAIN[1][17], MAIN[1][18], MAIN[1][22], MAIN[1][21], MAIN[1][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_SS4[0] = 0b00000010,
					QUAD_SW4[0] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000010,
					OUT[22] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_WW0[2] @[MAIN[0][39], MAIN[1][39], MAIN[1][35], MAIN[1][33], MAIN[1][34], MAIN[1][38], MAIN[1][37], MAIN[1][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_SS4[1] = 0b00000010,
					QUAD_SW4[1] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000100,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_WW0[3] @[MAIN[0][55], MAIN[1][55], MAIN[1][51], MAIN[1][49], MAIN[1][50], MAIN[1][54], MAIN[1][53], MAIN[1][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_SS4[2] = 0b00000010,
					QUAD_SW4[2] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000100,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_EE0[0] @[MAIN[3][15], MAIN[2][15], MAIN[2][12], MAIN[2][13], MAIN[2][10], MAIN[2][14], MAIN[2][11], MAIN[2][9]] {
					DBL_EE2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_SE2[0] = 0b01001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00000001,
					QUAD_SS4[0] = 0b00010000,
					QUAD_SW4[0] = 0b00000100,
					QUAD_SE4[0] = 0b00001000,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10010000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10001000,
					OUT[19] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_EE0[1] @[MAIN[3][31], MAIN[2][31], MAIN[2][28], MAIN[2][29], MAIN[2][26], MAIN[2][30], MAIN[2][27], MAIN[2][25]] {
					DBL_EE2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_SE2[1] = 0b01001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00000001,
					QUAD_SS4[1] = 0b00010000,
					QUAD_SW4[1] = 0b00000100,
					QUAD_SE4[1] = 0b00001000,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000010,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10010000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000010,
					OUT[17] = 0b10001000,
					OUT[22] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_EE0[2] @[MAIN[3][47], MAIN[2][47], MAIN[2][44], MAIN[2][45], MAIN[2][42], MAIN[2][46], MAIN[2][43], MAIN[2][41]] {
					DBL_EE2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_SE2[2] = 0b01001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00000001,
					QUAD_SS4[2] = 0b00010000,
					QUAD_SW4[2] = 0b00000100,
					QUAD_SE4[2] = 0b00001000,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000010,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10010000,
					OUT[13] = 0b10000001,
					OUT[18] = 0b10000010,
					OUT[20] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_EE0[3] @[MAIN[3][63], MAIN[2][63], MAIN[2][60], MAIN[2][61], MAIN[2][58], MAIN[2][62], MAIN[2][59], MAIN[2][57]] {
					DBL_EE2[3] = 0b01000001,
					DBL_SS2[3] = 0b01000010,
					DBL_SW2[3] = 0b01000100,
					DBL_SE2[3] = 0b01001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00000001,
					QUAD_SS4[3] = 0b00010000,
					QUAD_SW4[3] = 0b00000100,
					QUAD_SE4[3] = 0b00001000,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000010,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10010000,
					OUT[16] = 0b10000001,
					OUT[21] = 0b10000010,
					OUT[23] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_SS0[0] @[MAIN[1][15], MAIN[0][15], MAIN[0][12], MAIN[0][10], MAIN[0][14], MAIN[0][11], MAIN[0][9], MAIN[0][13]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SS2[0] = 0b01000100,
					DBL_SW2[0] = 0b01001000,
					DBL_SE2[0] = 0b01010000,
					DBL_NW2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00100000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00001000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NW4[1] = 0b00000100,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000001,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000100,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SS0[1] @[MAIN[1][31], MAIN[0][31], MAIN[0][28], MAIN[0][26], MAIN[0][30], MAIN[0][27], MAIN[0][25], MAIN[0][29]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SS2[1] = 0b01000100,
					DBL_SW2[1] = 0b01001000,
					DBL_SE2[1] = 0b01010000,
					DBL_NW2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00100000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00001000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NW4[2] = 0b00000100,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000001,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000100,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SS0[2] @[MAIN[1][47], MAIN[0][47], MAIN[0][44], MAIN[0][42], MAIN[0][46], MAIN[0][43], MAIN[0][41], MAIN[0][45]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SS2[2] = 0b01000100,
					DBL_SW2[2] = 0b01001000,
					DBL_SE2[2] = 0b01010000,
					DBL_NW2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00100000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00001000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NW4[3] = 0b00000100,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000001,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000100,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SS0[3] @[MAIN[1][63], MAIN[0][63], MAIN[0][60], MAIN[0][58], MAIN[0][62], MAIN[0][59], MAIN[0][57], MAIN[0][61]] {
					DBL_WW2[3] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SS2[3] = 0b01000100,
					DBL_SW2[3] = 0b01001000,
					DBL_SE2[3] = 0b01010000,
					DBL_NW2_S0 = 0b01100000,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00001000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NW4_S0 = 0b00000100,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000001,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000100,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SW0[0] @[MAIN[0][8], MAIN[1][8], MAIN[1][12], MAIN[1][10], MAIN[1][14], MAIN[1][11], MAIN[1][9], MAIN[1][13]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SS2[0] = 0b01000100,
					DBL_SW2[0] = 0b01001000,
					DBL_SE2[0] = 0b01010000,
					DBL_NW2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00100000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00001000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NW4[1] = 0b00000100,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000001,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000100,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SW0[1] @[MAIN[0][24], MAIN[1][24], MAIN[1][28], MAIN[1][26], MAIN[1][30], MAIN[1][27], MAIN[1][25], MAIN[1][29]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SS2[1] = 0b01000100,
					DBL_SW2[1] = 0b01001000,
					DBL_SE2[1] = 0b01010000,
					DBL_NW2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00100000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00001000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NW4[2] = 0b00000100,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000001,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000100,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SW0[2] @[MAIN[0][40], MAIN[1][40], MAIN[1][44], MAIN[1][42], MAIN[1][46], MAIN[1][43], MAIN[1][41], MAIN[1][45]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SS2[2] = 0b01000100,
					DBL_SW2[2] = 0b01001000,
					DBL_SE2[2] = 0b01010000,
					DBL_NW2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00100000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00001000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NW4[3] = 0b00000100,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000001,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000100,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SW0[3] @[MAIN[0][56], MAIN[1][56], MAIN[1][60], MAIN[1][58], MAIN[1][62], MAIN[1][59], MAIN[1][57], MAIN[1][61]] {
					DBL_WW2[3] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SS2[3] = 0b01000100,
					DBL_SW2[3] = 0b01001000,
					DBL_SE2[3] = 0b01010000,
					DBL_NW2_S0 = 0b01100000,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00001000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NW4_S0 = 0b00000100,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000001,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000100,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SE0[0] @[MAIN[2][8], MAIN[3][8], MAIN[3][12], MAIN[3][13], MAIN[3][10], MAIN[3][14], MAIN[3][11], MAIN[3][9]] {
					DBL_EE2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_SE2[0] = 0b01001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00000001,
					QUAD_SS4[0] = 0b00010000,
					QUAD_SW4[0] = 0b00000100,
					QUAD_SE4[0] = 0b00001000,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10010000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10001000,
					OUT[19] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_SE0[1] @[MAIN[2][24], MAIN[3][24], MAIN[3][28], MAIN[3][29], MAIN[3][26], MAIN[3][30], MAIN[3][27], MAIN[3][25]] {
					DBL_EE2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_SE2[1] = 0b01001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00000001,
					QUAD_SS4[1] = 0b00010000,
					QUAD_SW4[1] = 0b00000100,
					QUAD_SE4[1] = 0b00001000,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000010,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10010000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000010,
					OUT[17] = 0b10001000,
					OUT[22] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_SE0[2] @[MAIN[2][40], MAIN[3][40], MAIN[3][44], MAIN[3][45], MAIN[3][42], MAIN[3][46], MAIN[3][43], MAIN[3][41]] {
					DBL_EE2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_SE2[2] = 0b01001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00000001,
					QUAD_SS4[2] = 0b00010000,
					QUAD_SW4[2] = 0b00000100,
					QUAD_SE4[2] = 0b00001000,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000010,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10010000,
					OUT[13] = 0b10000001,
					OUT[18] = 0b10000010,
					OUT[20] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_SE0[3] @[MAIN[2][56], MAIN[3][56], MAIN[3][60], MAIN[3][61], MAIN[3][58], MAIN[3][62], MAIN[3][59], MAIN[3][57]] {
					DBL_EE2[3] = 0b01000001,
					DBL_SS2[3] = 0b01000010,
					DBL_SW2[3] = 0b01000100,
					DBL_SE2[3] = 0b01001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00000001,
					QUAD_SS4[3] = 0b00010000,
					QUAD_SW4[3] = 0b00000100,
					QUAD_SE4[3] = 0b00001000,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000010,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10010000,
					OUT[16] = 0b10000001,
					OUT[21] = 0b10000010,
					OUT[23] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_NN0[0] @[MAIN[2][7], MAIN[3][7], MAIN[3][3], MAIN[3][1], MAIN[3][2], MAIN[3][5], MAIN[3][6], MAIN[3][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SE2[0] = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000100,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NN0[1] @[MAIN[2][23], MAIN[3][23], MAIN[3][19], MAIN[3][17], MAIN[3][18], MAIN[3][21], MAIN[3][22], MAIN[3][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SE2[1] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000100,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NN0[2] @[MAIN[2][39], MAIN[3][39], MAIN[3][35], MAIN[3][33], MAIN[3][34], MAIN[3][37], MAIN[3][38], MAIN[3][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SE2[2] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NN0[3] @[MAIN[2][55], MAIN[3][55], MAIN[3][51], MAIN[3][49], MAIN[3][50], MAIN[3][53], MAIN[3][54], MAIN[3][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SE2[3] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[0] @[MAIN[1][0], MAIN[0][0], MAIN[0][3], MAIN[0][1], MAIN[0][2], MAIN[0][6], MAIN[0][5], MAIN[0][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_SS2_N3 = 0b01000010,
					DBL_SW2_N3 = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_SS4_N3 = 0b00000010,
					QUAD_SW4_N3 = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000010,
					OUT[19] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[1] @[MAIN[1][16], MAIN[0][16], MAIN[0][19], MAIN[0][17], MAIN[0][18], MAIN[0][22], MAIN[0][21], MAIN[0][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_SS4[0] = 0b00000010,
					QUAD_SW4[0] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000010,
					OUT[22] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[2] @[MAIN[1][32], MAIN[0][32], MAIN[0][35], MAIN[0][33], MAIN[0][34], MAIN[0][38], MAIN[0][37], MAIN[0][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_SS4[1] = 0b00000010,
					QUAD_SW4[1] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000100,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NW0[3] @[MAIN[1][48], MAIN[0][48], MAIN[0][51], MAIN[0][49], MAIN[0][50], MAIN[0][54], MAIN[0][53], MAIN[0][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_SS4[2] = 0b00000010,
					QUAD_SW4[2] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000100,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[0] @[MAIN[3][0], MAIN[2][0], MAIN[2][3], MAIN[2][1], MAIN[2][2], MAIN[2][5], MAIN[2][6], MAIN[2][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SE2[0] = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000100,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[1] @[MAIN[3][16], MAIN[2][16], MAIN[2][19], MAIN[2][17], MAIN[2][18], MAIN[2][21], MAIN[2][22], MAIN[2][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SE2[1] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000100,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[2] @[MAIN[3][32], MAIN[2][32], MAIN[2][35], MAIN[2][33], MAIN[2][34], MAIN[2][37], MAIN[2][38], MAIN[2][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SE2[2] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NE0[3] @[MAIN[3][48], MAIN[2][48], MAIN[2][51], MAIN[2][49], MAIN[2][50], MAIN[2][53], MAIN[2][54], MAIN[2][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SE2[3] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000100,
					off = 0b00000000,
				}
				mux IMUX_GFAN[0] @[MAIN[20][0], MAIN[20][1], MAIN[20][7], MAIN[20][4], MAIN[20][3], MAIN[20][2], MAIN[20][5], MAIN[20][6]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b10000100,
					HCLK[7] = 0b10001000,
					SNG_W1[5] = 0b01100000,
					SNG_E1[5] = 0b01001000,
					SNG_S1[5] = 0b01000100,
					SNG_N1[5] = 0b01010000,
					IMUX_LOGICIN[6] = 0b10000010,
					IMUX_LOGICIN[35] = 0b10000001,
					IMUX_LOGICIN[51] = 0b10100000,
					IMUX_LOGICIN[53] = 0b10010000,
				}
				mux IMUX_GFAN[1] @[MAIN[20][15], MAIN[20][14], MAIN[20][8], MAIN[20][9], MAIN[20][12], MAIN[20][13], MAIN[20][10], MAIN[20][11]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b10000100,
					HCLK[7] = 0b10001000,
					SNG_W1[5] = 0b01100000,
					SNG_E1[5] = 0b01001000,
					SNG_S1[5] = 0b01000100,
					SNG_N1[5] = 0b01010000,
					IMUX_LOGICIN[6] = 0b10000010,
					IMUX_LOGICIN[35] = 0b10000001,
					IMUX_LOGICIN[51] = 0b10100000,
					IMUX_LOGICIN[53] = 0b10010000,
				}
				mux IMUX_CLK[0] @[MAIN[20][38], MAIN[20][39], MAIN[20][32], MAIN[20][35], MAIN[20][36], MAIN[20][37], MAIN[20][34], MAIN[20][33]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b00000001,
					TIE_1 = 0b00000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b01000100,
					HCLK[7] = 0b01001000,
					HCLK[8] = 0b01010000,
					HCLK[9] = 0b01100000,
					HCLK[10] = 0b01000001,
					HCLK[11] = 0b01000010,
					HCLK[12] = 0b10000100,
					HCLK[13] = 0b10001000,
					HCLK[14] = 0b10010000,
					HCLK[15] = 0b10100000,
					SNG_W1[6] = 0b00001000,
					SNG_E1[5] = 0b00100000,
					SNG_S1[5] = 0b00010000,
					SNG_N1[6] = 0b00000100,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[53] = 0b10000001,
				}
				mux IMUX_CLK[1] @[MAIN[20][25], MAIN[20][24], MAIN[20][31], MAIN[20][30], MAIN[20][27], MAIN[20][26], MAIN[20][29], MAIN[20][28]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b00000001,
					TIE_1 = 0b00000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b01000100,
					HCLK[7] = 0b01001000,
					HCLK[8] = 0b01010000,
					HCLK[9] = 0b01100000,
					HCLK[10] = 0b01000001,
					HCLK[11] = 0b01000010,
					HCLK[12] = 0b10000100,
					HCLK[13] = 0b10001000,
					HCLK[14] = 0b10010000,
					HCLK[15] = 0b10100000,
					SNG_W1[6] = 0b00001000,
					SNG_E1[5] = 0b00100000,
					SNG_S1[5] = 0b00010000,
					SNG_N1[6] = 0b00000100,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[53] = 0b10000001,
				}
				mux IMUX_SR[0] @[MAIN[20][63], MAIN[20][62], MAIN[20][56], MAIN[20][59], MAIN[20][60], MAIN[20][61], MAIN[20][58], MAIN[20][57]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[8] = 0b11000100,
					HCLK[9] = 0b11001000,
					HCLK[10] = 0b11010000,
					HCLK[11] = 0b11100000,
					HCLK[12] = 0b11000001,
					HCLK[13] = 0b11000010,
					HCLK[14] = 0b10000100,
					HCLK[15] = 0b10001000,
					SNG_W1[6] = 0b01100000,
					SNG_E1[6] = 0b01001000,
					SNG_S1[6] = 0b01000100,
					SNG_N1[6] = 0b01010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[61] = 0b10010000,
					IMUX_LOGICIN[63] = 0b10100000,
				}
				mux IMUX_SR[1] @[MAIN[20][48], MAIN[20][49], MAIN[20][55], MAIN[20][54], MAIN[20][51], MAIN[20][50], MAIN[20][53], MAIN[20][52]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[8] = 0b11000100,
					HCLK[9] = 0b11001000,
					HCLK[10] = 0b11010000,
					HCLK[11] = 0b11100000,
					HCLK[12] = 0b11000001,
					HCLK[13] = 0b11000010,
					HCLK[14] = 0b10000100,
					HCLK[15] = 0b10001000,
					SNG_W1[6] = 0b01100000,
					SNG_E1[6] = 0b01001000,
					SNG_S1[6] = 0b01000100,
					SNG_N1[6] = 0b01010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[61] = 0b10010000,
					IMUX_LOGICIN[63] = 0b10100000,
				}
				mux IMUX_LOGICIN[0] @[MAIN[13][31], MAIN[12][31], MAIN[12][25], MAIN[12][26], MAIN[12][29], MAIN[12][30], MAIN[12][27], MAIN[12][28]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000100,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000001,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000010,
				}
				mux IMUX_LOGICIN[1] @[MAIN[13][40], MAIN[12][40], MAIN[13][41], MAIN[13][42], MAIN[13][45], MAIN[13][46], MAIN[13][43], MAIN[13][44]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000010,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000001,
				}
				mux IMUX_LOGICIN[2] @[MAIN[17][48], MAIN[16][48], MAIN[17][49], MAIN[17][50], MAIN[17][53], MAIN[17][51], MAIN[17][52], MAIN[17][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[3] @[MAIN[17][32], MAIN[16][32], MAIN[17][33], MAIN[17][34], MAIN[17][37], MAIN[17][35], MAIN[17][36], MAIN[17][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[4] @[MAIN[17][16], MAIN[16][16], MAIN[17][17], MAIN[17][18], MAIN[17][21], MAIN[17][19], MAIN[17][20], MAIN[17][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[5] @[MAIN[17][0], MAIN[16][0], MAIN[17][1], MAIN[17][2], MAIN[17][5], MAIN[17][3], MAIN[17][4], MAIN[17][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[6] @[MAIN[17][8], MAIN[16][8], MAIN[17][9], MAIN[17][10], MAIN[17][13], MAIN[17][14], MAIN[17][11], MAIN[17][12]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[4] = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000001,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000001,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[7] @[MAIN[18][0], MAIN[19][0], MAIN[18][1], MAIN[18][2], MAIN[18][5], MAIN[18][6], MAIN[18][4], MAIN[18][3]] {
					PULLUP = 0b00000000,
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000001,
					DBL_WW2_N3 = 0b00000001,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000100,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000001,
				}
				mux IMUX_LOGICIN[8] @[MAIN[18][55], MAIN[19][55], MAIN[19][49], MAIN[19][50], MAIN[19][53], MAIN[19][54], MAIN[19][51], MAIN[19][52]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[7] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000010,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000001,
				}
				mux IMUX_LOGICIN[9] @[MAIN[14][56], MAIN[15][56], MAIN[14][57], MAIN[14][58], MAIN[14][61], MAIN[14][59], MAIN[14][60], MAIN[14][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[10] @[MAIN[14][40], MAIN[15][40], MAIN[14][41], MAIN[14][42], MAIN[14][45], MAIN[14][43], MAIN[14][44], MAIN[14][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[11] @[MAIN[14][24], MAIN[15][24], MAIN[14][25], MAIN[14][26], MAIN[14][29], MAIN[14][27], MAIN[14][28], MAIN[14][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[12] @[MAIN[14][8], MAIN[15][8], MAIN[14][9], MAIN[14][10], MAIN[14][13], MAIN[14][11], MAIN[14][12], MAIN[14][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[13] @[MAIN[14][16], MAIN[15][16], MAIN[14][17], MAIN[14][18], MAIN[14][21], MAIN[14][22], MAIN[14][19], MAIN[14][20]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000100,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000001,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000010,
				}
				mux IMUX_LOGICIN[14] @[MAIN[14][55], MAIN[15][55], MAIN[15][49], MAIN[15][50], MAIN[15][54], MAIN[15][53], MAIN[15][51], MAIN[15][52]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_E1[7] = 0b01000100,
					SNG_E1_S0 = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000010,
					SNG_N1_S0 = 0b10000001,
					DBL_WW2[3] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00001000,
					DBL_SW2[3] = 0b00000100,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000001,
					DBL_NE2_S0 = 0b00010000,
					IMUX_GFAN[1] = 0b11001000,
					IMUX_LOGICIN[13] = 0b10001000,
					IMUX_LOGICIN52_BOUNCE = 0b10000100,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000001,
					OUT[16] = 0b11000010,
					OUT[21] = 0b11000100,
				}
				mux IMUX_LOGICIN[15] @[MAIN[14][0], MAIN[15][0], MAIN[14][1], MAIN[14][2], MAIN[14][5], MAIN[14][6], MAIN[14][3], MAIN[14][4]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000100,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000010,
					OUT[14] = 0b11000001,
				}
				mux IMUX_LOGICIN[16] @[MAIN[18][8], MAIN[19][8], MAIN[18][9], MAIN[18][10], MAIN[18][13], MAIN[18][12], MAIN[18][11], MAIN[18][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[17] @[MAIN[18][24], MAIN[19][24], MAIN[18][25], MAIN[18][26], MAIN[18][29], MAIN[18][27], MAIN[18][28], MAIN[18][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[18] @[MAIN[18][40], MAIN[19][40], MAIN[18][41], MAIN[18][42], MAIN[18][45], MAIN[18][43], MAIN[18][44], MAIN[18][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[19] @[MAIN[18][56], MAIN[19][56], MAIN[18][57], MAIN[18][58], MAIN[18][61], MAIN[18][59], MAIN[18][60], MAIN[18][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[20] @[MAIN[13][24], MAIN[12][24], MAIN[13][25], MAIN[13][26], MAIN[13][29], MAIN[13][30], MAIN[13][27], MAIN[13][28]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000100,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000001,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000010,
				}
				mux IMUX_LOGICIN[21] @[MAIN[17][47], MAIN[16][47], MAIN[16][41], MAIN[16][42], MAIN[16][45], MAIN[16][46], MAIN[16][43], MAIN[16][44]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000001,
					OUT[13] = 0b11000010,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[22] @[MAIN[17][40], MAIN[16][40], MAIN[17][41], MAIN[17][42], MAIN[17][45], MAIN[17][46], MAIN[17][43], MAIN[17][44]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000001,
					OUT[13] = 0b11000010,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[23] @[MAIN[17][24], MAIN[16][24], MAIN[17][25], MAIN[17][26], MAIN[17][29], MAIN[17][30], MAIN[17][27], MAIN[17][28]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000010,
					OUT[17] = 0b11000001,
				}
				mux IMUX_LOGICIN[24] @[MAIN[13][0], MAIN[12][0], MAIN[13][1], MAIN[13][2], MAIN[13][5], MAIN[13][3], MAIN[13][4], MAIN[13][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[25] @[MAIN[13][16], MAIN[12][16], MAIN[13][17], MAIN[13][18], MAIN[13][21], MAIN[13][19], MAIN[13][20], MAIN[13][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[26] @[MAIN[13][32], MAIN[12][32], MAIN[13][33], MAIN[13][34], MAIN[13][37], MAIN[13][35], MAIN[13][36], MAIN[13][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[27] @[MAIN[13][48], MAIN[12][48], MAIN[13][49], MAIN[13][50], MAIN[13][53], MAIN[13][51], MAIN[13][52], MAIN[13][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[28] @[MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[14][50], MAIN[14][54], MAIN[14][53], MAIN[14][51], MAIN[14][52]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_E1[7] = 0b01000100,
					SNG_E1_S0 = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000010,
					SNG_N1_S0 = 0b10000001,
					DBL_WW2[3] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00001000,
					DBL_SW2[3] = 0b00000100,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000001,
					DBL_NE2_S0 = 0b00010000,
					IMUX_GFAN[1] = 0b11001000,
					IMUX_LOGICIN[13] = 0b10001000,
					IMUX_LOGICIN52_BOUNCE = 0b10000100,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000001,
					OUT[16] = 0b11000010,
					OUT[21] = 0b11000100,
				}
				mux IMUX_LOGICIN[29] @[MAIN[18][39], MAIN[19][39], MAIN[19][33], MAIN[19][34], MAIN[19][37], MAIN[19][38], MAIN[19][35], MAIN[19][36]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000001,
					OUT[13] = 0b11000010,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[30] @[MAIN[18][23], MAIN[19][23], MAIN[19][17], MAIN[19][18], MAIN[19][21], MAIN[19][22], MAIN[19][19], MAIN[19][20]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000010,
					OUT[17] = 0b11000001,
				}
				mux IMUX_LOGICIN[31] @[MAIN[14][63], MAIN[15][63], MAIN[15][57], MAIN[15][58], MAIN[15][61], MAIN[15][59], MAIN[15][60], MAIN[15][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[32] @[MAIN[14][47], MAIN[15][47], MAIN[15][41], MAIN[15][42], MAIN[15][45], MAIN[15][43], MAIN[15][44], MAIN[15][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[33] @[MAIN[14][31], MAIN[15][31], MAIN[15][25], MAIN[15][26], MAIN[15][29], MAIN[15][27], MAIN[15][28], MAIN[15][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[34] @[MAIN[14][15], MAIN[15][15], MAIN[15][9], MAIN[15][10], MAIN[15][13], MAIN[15][11], MAIN[15][12], MAIN[15][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[35] @[MAIN[14][7], MAIN[15][7], MAIN[15][1], MAIN[15][2], MAIN[15][5], MAIN[15][6], MAIN[15][3], MAIN[15][4]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000100,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000010,
					OUT[14] = 0b11000001,
				}
				mux IMUX_LOGICIN[36] @[MAIN[18][7], MAIN[19][7], MAIN[19][1], MAIN[19][2], MAIN[19][5], MAIN[19][6], MAIN[19][4], MAIN[19][3]] {
					PULLUP = 0b00000000,
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000001,
					DBL_WW2_N3 = 0b00000001,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000100,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000001,
				}
				mux IMUX_LOGICIN[37] @[MAIN[13][63], MAIN[12][63], MAIN[12][57], MAIN[12][58], MAIN[12][61], MAIN[12][62], MAIN[12][59], MAIN[12][60]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000010,
					SNG_N1_S0 = 0b10000001,
					DBL_WW2[3] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000100,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000001,
					OUT[16] = 0b11000010,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[38] @[MAIN[13][15], MAIN[12][15], MAIN[12][9], MAIN[12][10], MAIN[12][13], MAIN[12][14], MAIN[12][11], MAIN[12][12]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[4] = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000100,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000010,
					OUT[14] = 0b11000001,
				}
				mux IMUX_LOGICIN[39] @[MAIN[17][55], MAIN[16][55], MAIN[16][49], MAIN[16][50], MAIN[16][53], MAIN[16][51], MAIN[16][52], MAIN[16][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[40] @[MAIN[17][39], MAIN[16][39], MAIN[16][33], MAIN[16][34], MAIN[16][37], MAIN[16][35], MAIN[16][36], MAIN[16][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[41] @[MAIN[17][23], MAIN[16][23], MAIN[16][17], MAIN[16][18], MAIN[16][21], MAIN[16][19], MAIN[16][20], MAIN[16][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[42] @[MAIN[17][7], MAIN[16][7], MAIN[16][1], MAIN[16][2], MAIN[16][5], MAIN[16][3], MAIN[16][4], MAIN[16][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[43] @[MAIN[17][31], MAIN[16][31], MAIN[16][25], MAIN[16][26], MAIN[16][29], MAIN[16][30], MAIN[16][27], MAIN[16][28]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000010,
					OUT[17] = 0b11000001,
				}
				mux IMUX_LOGICIN[44] @[MAIN[18][16], MAIN[19][16], MAIN[18][17], MAIN[18][18], MAIN[18][21], MAIN[18][22], MAIN[18][19], MAIN[18][20]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_E1[1] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[1] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000010,
					OUT[17] = 0b11000001,
				}
				mux IMUX_LOGICIN[45] @[MAIN[17][15], MAIN[16][15], MAIN[16][9], MAIN[16][10], MAIN[16][13], MAIN[16][14], MAIN[16][11], MAIN[16][12]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[4] = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000001,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000100,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000001,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[46] @[MAIN[17][63], MAIN[16][63], MAIN[16][57], MAIN[16][58], MAIN[16][61], MAIN[16][62], MAIN[16][59], MAIN[16][60]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[7] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000100,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000010,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000001,
				}
				mux IMUX_LOGICIN[47] @[MAIN[13][7], MAIN[12][7], MAIN[12][1], MAIN[12][2], MAIN[12][5], MAIN[12][3], MAIN[12][4], MAIN[12][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[48] @[MAIN[13][23], MAIN[12][23], MAIN[12][17], MAIN[12][18], MAIN[12][21], MAIN[12][19], MAIN[12][20], MAIN[12][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[49] @[MAIN[13][39], MAIN[12][39], MAIN[12][33], MAIN[12][34], MAIN[12][37], MAIN[12][35], MAIN[12][36], MAIN[12][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[50] @[MAIN[13][55], MAIN[12][55], MAIN[12][49], MAIN[12][50], MAIN[12][53], MAIN[12][51], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[51] @[MAIN[18][32], MAIN[19][32], MAIN[18][33], MAIN[18][34], MAIN[18][37], MAIN[18][38], MAIN[18][35], MAIN[18][36]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000001,
					OUT[13] = 0b11000010,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[52] @[MAIN[14][39], MAIN[15][39], MAIN[15][33], MAIN[15][34], MAIN[15][37], MAIN[15][38], MAIN[15][35], MAIN[15][36]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000010,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000001,
				}
				mux IMUX_LOGICIN[53] @[MAIN[13][47], MAIN[12][47], MAIN[12][41], MAIN[12][42], MAIN[12][45], MAIN[12][46], MAIN[12][43], MAIN[12][44]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000010,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000001,
				}
				mux IMUX_LOGICIN[54] @[MAIN[14][23], MAIN[15][23], MAIN[15][17], MAIN[15][18], MAIN[15][21], MAIN[15][22], MAIN[15][19], MAIN[15][20]] {
					PULLUP = 0b00000000,
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_E1[2] = 0b01000100,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000001,
					SNG_N1[5] = 0b10000010,
					DBL_WW2[1] = 0b00000010,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000100,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000001,
					DBL_NE2[2] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000100,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000001,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000010,
				}
				mux IMUX_LOGICIN[55] @[MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[14][34], MAIN[14][37], MAIN[14][38], MAIN[14][35], MAIN[14][36]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[6] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000010,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000001,
				}
				mux IMUX_LOGICIN[56] @[MAIN[18][15], MAIN[19][15], MAIN[19][9], MAIN[19][10], MAIN[19][13], MAIN[19][12], MAIN[19][11], MAIN[19][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[57] @[MAIN[18][31], MAIN[19][31], MAIN[19][25], MAIN[19][26], MAIN[19][29], MAIN[19][27], MAIN[19][28], MAIN[19][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[58] @[MAIN[18][47], MAIN[19][47], MAIN[19][41], MAIN[19][42], MAIN[19][45], MAIN[19][43], MAIN[19][44], MAIN[19][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[59] @[MAIN[18][63], MAIN[19][63], MAIN[19][57], MAIN[19][58], MAIN[19][61], MAIN[19][59], MAIN[19][60], MAIN[19][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[60] @[MAIN[17][56], MAIN[16][56], MAIN[17][57], MAIN[17][58], MAIN[17][61], MAIN[17][62], MAIN[17][59], MAIN[17][60]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[7] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000100,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000010,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000001,
				}
				mux IMUX_LOGICIN[61] @[MAIN[13][56], MAIN[12][56], MAIN[13][57], MAIN[13][58], MAIN[13][61], MAIN[13][62], MAIN[13][59], MAIN[13][60]] {
					PULLUP = 0b00000000,
					SNG_W1[3] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000010,
					SNG_N1_S0 = 0b10000001,
					DBL_WW2[3] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000100,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[13] = 0b10000100,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000001,
					OUT[16] = 0b11000010,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[62] @[MAIN[13][8], MAIN[12][8], MAIN[13][9], MAIN[13][10], MAIN[13][13], MAIN[13][14], MAIN[13][11], MAIN[13][12]] {
					PULLUP = 0b00000000,
					SNG_W1[0] = 0b01000001,
					SNG_W1[4] = 0b01000010,
					SNG_E1[0] = 0b01000100,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000001,
					SNG_N1[4] = 0b10000010,
					DBL_WW2[0] = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000100,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000001,
					DBL_NE2[0] = 0b00010000,
					IMUX_GFAN[0] = 0b11000100,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000100,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000010,
					OUT[14] = 0b11000001,
				}
				mux IMUX_LOGICIN[63] @[MAIN[18][48], MAIN[19][48], MAIN[18][49], MAIN[18][50], MAIN[18][53], MAIN[18][54], MAIN[18][51], MAIN[18][52]] {
					PULLUP = 0b00000000,
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_E1[3] = 0b01000100,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000001,
					SNG_N1[7] = 0b10000010,
					DBL_WW2[2] = 0b00000010,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000100,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000001,
					DBL_NE2[3] = 0b00010000,
					IMUX_GFAN[1] = 0b11000100,
					IMUX_LOGICIN[43] = 0b10000100,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000010,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000001,
				}
				permabuf IMUX_LOGICIN20_BOUNCE = IMUX_LOGICIN[20];
				permabuf IMUX_LOGICIN36_BOUNCE = IMUX_LOGICIN[36];
				permabuf IMUX_LOGICIN44_BOUNCE = IMUX_LOGICIN[44];
				permabuf IMUX_LOGICIN62_BOUNCE = IMUX_LOGICIN[62];
				permabuf IMUX_LOGICIN21_BOUNCE = IMUX_LOGICIN[21];
				permabuf IMUX_LOGICIN28_BOUNCE = IMUX_LOGICIN[28];
				permabuf IMUX_LOGICIN52_BOUNCE = IMUX_LOGICIN[52];
				permabuf IMUX_LOGICIN60_BOUNCE = IMUX_LOGICIN[60];
			}
		}

		tile_class INT_IOI {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 64);

			switchbox INT {
				mux SNG_W0[0] @[MAIN[8][24], MAIN[9][24], MAIN[9][26], MAIN[9][25], MAIN[9][30], MAIN[9][29], MAIN[9][28], MAIN[9][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[1] @[MAIN[8][40], MAIN[9][40], MAIN[9][42], MAIN[9][41], MAIN[9][46], MAIN[9][45], MAIN[9][44], MAIN[9][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[2] @[MAIN[8][56], MAIN[9][56], MAIN[9][58], MAIN[9][57], MAIN[9][62], MAIN[9][61], MAIN[9][60], MAIN[9][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[3] @[MAIN[8][8], MAIN[9][8], MAIN[9][10], MAIN[9][9], MAIN[9][14], MAIN[9][13], MAIN[9][12], MAIN[9][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[4] @[MAIN[8][55], MAIN[9][55], MAIN[9][54], MAIN[9][53], MAIN[9][50], MAIN[9][49], MAIN[9][51], MAIN[9][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_W0[5] @[MAIN[8][7], MAIN[9][7], MAIN[9][6], MAIN[9][5], MAIN[9][2], MAIN[9][1], MAIN[9][4], MAIN[9][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[6] @[MAIN[8][23], MAIN[9][23], MAIN[9][22], MAIN[9][21], MAIN[9][18], MAIN[9][17], MAIN[9][19], MAIN[9][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_W0[7] @[MAIN[8][39], MAIN[9][39], MAIN[9][38], MAIN[9][37], MAIN[9][34], MAIN[9][33], MAIN[9][35], MAIN[9][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[0] @[MAIN[10][23], MAIN[11][23], MAIN[11][22], MAIN[11][21], MAIN[11][18], MAIN[11][17], MAIN[11][19], MAIN[11][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[1] @[MAIN[10][39], MAIN[11][39], MAIN[11][38], MAIN[11][37], MAIN[11][34], MAIN[11][33], MAIN[11][35], MAIN[11][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[2] @[MAIN[10][55], MAIN[11][55], MAIN[11][54], MAIN[11][53], MAIN[11][50], MAIN[11][49], MAIN[11][51], MAIN[11][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[3] @[MAIN[10][7], MAIN[11][7], MAIN[11][6], MAIN[11][5], MAIN[11][2], MAIN[11][1], MAIN[11][3], MAIN[11][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[4] @[MAIN[10][56], MAIN[11][56], MAIN[11][58], MAIN[11][57], MAIN[11][62], MAIN[11][61], MAIN[11][60], MAIN[11][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_E0[5] @[MAIN[10][8], MAIN[11][8], MAIN[11][10], MAIN[11][9], MAIN[11][14], MAIN[11][13], MAIN[11][12], MAIN[11][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[6] @[MAIN[10][24], MAIN[11][24], MAIN[11][26], MAIN[11][25], MAIN[11][30], MAIN[11][29], MAIN[11][28], MAIN[11][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_E0[7] @[MAIN[10][40], MAIN[11][40], MAIN[11][42], MAIN[11][41], MAIN[11][46], MAIN[11][45], MAIN[11][44], MAIN[11][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[0] @[MAIN[11][15], MAIN[10][15], MAIN[10][10], MAIN[10][9], MAIN[10][14], MAIN[10][13], MAIN[10][12], MAIN[10][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[1] @[MAIN[11][31], MAIN[10][31], MAIN[10][26], MAIN[10][25], MAIN[10][30], MAIN[10][29], MAIN[10][28], MAIN[10][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[2] @[MAIN[11][47], MAIN[10][47], MAIN[10][42], MAIN[10][41], MAIN[10][46], MAIN[10][45], MAIN[10][44], MAIN[10][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[3] @[MAIN[11][63], MAIN[10][63], MAIN[10][58], MAIN[10][57], MAIN[10][62], MAIN[10][61], MAIN[10][60], MAIN[10][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[4] @[MAIN[9][63], MAIN[8][63], MAIN[8][58], MAIN[8][57], MAIN[8][62], MAIN[8][61], MAIN[8][60], MAIN[8][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_S0[5] @[MAIN[9][15], MAIN[8][15], MAIN[8][10], MAIN[8][9], MAIN[8][14], MAIN[8][13], MAIN[8][12], MAIN[8][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[6] @[MAIN[9][31], MAIN[8][31], MAIN[8][26], MAIN[8][25], MAIN[8][30], MAIN[8][29], MAIN[8][28], MAIN[8][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_S0[7] @[MAIN[9][47], MAIN[8][47], MAIN[8][42], MAIN[8][41], MAIN[8][46], MAIN[8][45], MAIN[8][44], MAIN[8][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[0] @[MAIN[9][16], MAIN[8][16], MAIN[8][22], MAIN[8][21], MAIN[8][18], MAIN[8][17], MAIN[8][19], MAIN[8][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[1] @[MAIN[9][32], MAIN[8][32], MAIN[8][38], MAIN[8][37], MAIN[8][34], MAIN[8][33], MAIN[8][35], MAIN[8][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[2] @[MAIN[9][48], MAIN[8][48], MAIN[8][54], MAIN[8][53], MAIN[8][50], MAIN[8][49], MAIN[8][51], MAIN[8][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[3] @[MAIN[9][0], MAIN[8][0], MAIN[8][6], MAIN[8][5], MAIN[8][2], MAIN[8][1], MAIN[8][4], MAIN[8][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[4] @[MAIN[11][0], MAIN[10][0], MAIN[10][6], MAIN[10][5], MAIN[10][2], MAIN[10][1], MAIN[10][3], MAIN[10][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[5] @[MAIN[11][16], MAIN[10][16], MAIN[10][22], MAIN[10][21], MAIN[10][18], MAIN[10][17], MAIN[10][19], MAIN[10][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux SNG_N0[6] @[MAIN[11][32], MAIN[10][32], MAIN[10][38], MAIN[10][37], MAIN[10][34], MAIN[10][33], MAIN[10][35], MAIN[10][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux SNG_N0[7] @[MAIN[11][48], MAIN[10][48], MAIN[10][54], MAIN[10][53], MAIN[10][50], MAIN[10][49], MAIN[10][51], MAIN[10][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[0] @[MAIN[5][15], MAIN[4][15], MAIN[4][10], MAIN[4][9], MAIN[4][14], MAIN[4][13], MAIN[4][12], MAIN[4][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[1] @[MAIN[5][31], MAIN[4][31], MAIN[4][26], MAIN[4][25], MAIN[4][30], MAIN[4][29], MAIN[4][28], MAIN[4][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_WW0[2] @[MAIN[5][47], MAIN[4][47], MAIN[4][42], MAIN[4][41], MAIN[4][46], MAIN[4][45], MAIN[4][44], MAIN[4][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_WW0[3] @[MAIN[5][63], MAIN[4][63], MAIN[4][58], MAIN[4][57], MAIN[4][62], MAIN[4][61], MAIN[4][60], MAIN[4][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[0] @[MAIN[7][0], MAIN[6][0], MAIN[6][6], MAIN[6][5], MAIN[6][2], MAIN[6][1], MAIN[6][3], MAIN[6][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[1] @[MAIN[7][16], MAIN[6][16], MAIN[6][22], MAIN[6][21], MAIN[6][18], MAIN[6][17], MAIN[6][19], MAIN[6][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_EE0[2] @[MAIN[7][32], MAIN[6][32], MAIN[6][38], MAIN[6][37], MAIN[6][34], MAIN[6][33], MAIN[6][35], MAIN[6][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_EE0[3] @[MAIN[7][48], MAIN[6][48], MAIN[6][54], MAIN[6][53], MAIN[6][50], MAIN[6][49], MAIN[6][51], MAIN[6][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[0] @[MAIN[7][15], MAIN[6][15], MAIN[6][10], MAIN[6][9], MAIN[6][14], MAIN[6][13], MAIN[6][12], MAIN[6][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[1] @[MAIN[7][31], MAIN[6][31], MAIN[6][26], MAIN[6][25], MAIN[6][30], MAIN[6][29], MAIN[6][28], MAIN[6][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SS0[2] @[MAIN[7][47], MAIN[6][47], MAIN[6][42], MAIN[6][41], MAIN[6][46], MAIN[6][45], MAIN[6][44], MAIN[6][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SS0[3] @[MAIN[7][63], MAIN[6][63], MAIN[6][58], MAIN[6][57], MAIN[6][62], MAIN[6][61], MAIN[6][60], MAIN[6][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SW0[0] @[MAIN[4][8], MAIN[5][8], MAIN[5][10], MAIN[5][9], MAIN[5][14], MAIN[5][13], MAIN[5][12], MAIN[5][11]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_NW2[1] = 0b00000100,
					QUAD_WW4[1] = 0b00100000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_NW4[1] = 0b00010000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SW0[1] @[MAIN[4][24], MAIN[5][24], MAIN[5][26], MAIN[5][25], MAIN[5][30], MAIN[5][29], MAIN[5][28], MAIN[5][27]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_NW2[2] = 0b00000100,
					QUAD_WW4[2] = 0b00100000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_NW4[2] = 0b00010000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SW0[2] @[MAIN[4][40], MAIN[5][40], MAIN[5][42], MAIN[5][41], MAIN[5][46], MAIN[5][45], MAIN[5][44], MAIN[5][43]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_NW2[3] = 0b00000100,
					QUAD_WW4[3] = 0b00100000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_NW4[3] = 0b00010000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SW0[3] @[MAIN[4][56], MAIN[5][56], MAIN[5][58], MAIN[5][57], MAIN[5][62], MAIN[5][61], MAIN[5][60], MAIN[5][59]] {
					SNG_W1[3] = 0b01000001,
					SNG_W1_S4 = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_WW2[3] = 0b00001000,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_NW2_S0 = 0b00000100,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_NW4_S0 = 0b00010000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SE0[0] @[MAIN[6][8], MAIN[7][8], MAIN[7][10], MAIN[7][9], MAIN[7][14], MAIN[7][13], MAIN[7][12], MAIN[7][11]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_S1[0] = 0b01000100,
					SNG_S1[4] = 0b01001000,
					DBL_EE2[0] = 0b00000100,
					DBL_SS2[0] = 0b01010000,
					DBL_SW2[0] = 0b01100000,
					DBL_SE2[0] = 0b00001000,
					QUAD_EE4[0] = 0b00010000,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00100000,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000100,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10100000,
					OUT[19] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SE0[1] @[MAIN[6][24], MAIN[7][24], MAIN[7][26], MAIN[7][25], MAIN[7][30], MAIN[7][29], MAIN[7][28], MAIN[7][27]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_S1[1] = 0b01000100,
					SNG_S1[5] = 0b01001000,
					DBL_EE2[1] = 0b00000100,
					DBL_SS2[1] = 0b01010000,
					DBL_SW2[1] = 0b01100000,
					DBL_SE2[1] = 0b00001000,
					QUAD_EE4[1] = 0b00010000,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00100000,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000100,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10100000,
					OUT[22] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_SE0[2] @[MAIN[6][40], MAIN[7][40], MAIN[7][42], MAIN[7][41], MAIN[7][46], MAIN[7][45], MAIN[7][44], MAIN[7][43]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_S1[2] = 0b01000100,
					SNG_S1[6] = 0b01001000,
					DBL_EE2[2] = 0b00000100,
					DBL_SS2[2] = 0b01010000,
					DBL_SW2[2] = 0b01100000,
					DBL_SE2[2] = 0b00001000,
					QUAD_EE4[2] = 0b00010000,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00100000,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000100,
					OUT[13] = 0b10010000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_SE0[3] @[MAIN[6][56], MAIN[7][56], MAIN[7][58], MAIN[7][57], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[7][59]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_S1[3] = 0b01000100,
					SNG_S1[7] = 0b01001000,
					DBL_EE2[3] = 0b00000100,
					DBL_SS2[3] = 0b01010000,
					DBL_SW2[3] = 0b01100000,
					DBL_SE2[3] = 0b00001000,
					QUAD_EE4[3] = 0b00010000,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00100000,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000100,
					OUT[16] = 0b10010000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[0] @[MAIN[5][0], MAIN[4][0], MAIN[4][6], MAIN[4][5], MAIN[4][2], MAIN[4][1], MAIN[4][4], MAIN[4][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[1] @[MAIN[5][16], MAIN[4][16], MAIN[4][22], MAIN[4][21], MAIN[4][18], MAIN[4][17], MAIN[4][19], MAIN[4][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NN0[2] @[MAIN[5][32], MAIN[4][32], MAIN[4][38], MAIN[4][37], MAIN[4][34], MAIN[4][33], MAIN[4][35], MAIN[4][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NN0[3] @[MAIN[5][48], MAIN[4][48], MAIN[4][54], MAIN[4][53], MAIN[4][50], MAIN[4][49], MAIN[4][51], MAIN[4][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NW0[0] @[MAIN[4][7], MAIN[5][7], MAIN[5][6], MAIN[5][5], MAIN[5][2], MAIN[5][1], MAIN[5][4], MAIN[5][3]] {
					SNG_W1[4] = 0b01000001,
					SNG_W1_N3 = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_WW2_N3 = 0b00001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000001,
					QUAD_NW4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000001,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NW0[1] @[MAIN[4][23], MAIN[5][23], MAIN[5][22], MAIN[5][21], MAIN[5][18], MAIN[5][17], MAIN[5][19], MAIN[5][20]] {
					SNG_W1[0] = 0b01000001,
					SNG_W1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_WW2[0] = 0b00001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NW2[1] = 0b00000100,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NW4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NW0[2] @[MAIN[4][39], MAIN[5][39], MAIN[5][38], MAIN[5][37], MAIN[5][34], MAIN[5][33], MAIN[5][35], MAIN[5][36]] {
					SNG_W1[1] = 0b01000001,
					SNG_W1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_WW2[1] = 0b00001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NW2[2] = 0b00000100,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NW4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NW0[3] @[MAIN[4][55], MAIN[5][55], MAIN[5][54], MAIN[5][53], MAIN[5][50], MAIN[5][49], MAIN[5][51], MAIN[5][52]] {
					SNG_W1[2] = 0b01000001,
					SNG_W1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_WW2[2] = 0b00001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NW2[3] = 0b00000100,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NW4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NE0[0] @[MAIN[6][7], MAIN[7][7], MAIN[7][6], MAIN[7][5], MAIN[7][2], MAIN[7][1], MAIN[7][3], MAIN[7][4]] {
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01000010,
					SNG_N1[0] = 0b01000100,
					SNG_N1[4] = 0b01001000,
					DBL_EE2[0] = 0b00001000,
					DBL_SE2[0] = 0b00000100,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00100000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NN4[0] = 0b00000010,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10000010,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NE0[1] @[MAIN[6][23], MAIN[7][23], MAIN[7][22], MAIN[7][21], MAIN[7][18], MAIN[7][17], MAIN[7][19], MAIN[7][20]] {
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01000010,
					SNG_N1[1] = 0b01000100,
					SNG_N1[5] = 0b01001000,
					DBL_EE2[1] = 0b00001000,
					DBL_SE2[1] = 0b00000100,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00100000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NN4[1] = 0b00000010,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10000010,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10100000,
					off = 0b00000000,
				}
				mux DBL_NE0[2] @[MAIN[6][39], MAIN[7][39], MAIN[7][38], MAIN[7][37], MAIN[7][34], MAIN[7][33], MAIN[7][35], MAIN[7][36]] {
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01000010,
					SNG_N1[2] = 0b01000100,
					SNG_N1[6] = 0b01001000,
					DBL_EE2[2] = 0b00001000,
					DBL_SE2[2] = 0b00000100,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00100000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NN4[2] = 0b00000010,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10000010,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10100000,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux DBL_NE0[3] @[MAIN[6][55], MAIN[7][55], MAIN[7][54], MAIN[7][53], MAIN[7][50], MAIN[7][49], MAIN[7][51], MAIN[7][52]] {
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01000010,
					SNG_N1[3] = 0b01000100,
					SNG_N1[7] = 0b01001000,
					DBL_EE2[3] = 0b00001000,
					DBL_SE2[3] = 0b00000100,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00100000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NN4[3] = 0b00000010,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10000010,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10100000,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_WW0[0] @[MAIN[0][7], MAIN[1][7], MAIN[1][3], MAIN[1][1], MAIN[1][2], MAIN[1][6], MAIN[1][5], MAIN[1][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_SS2_N3 = 0b01000010,
					DBL_SW2_N3 = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_SS4_N3 = 0b00000010,
					QUAD_SW4_N3 = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000010,
					OUT[19] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_WW0[1] @[MAIN[0][23], MAIN[1][23], MAIN[1][19], MAIN[1][17], MAIN[1][18], MAIN[1][22], MAIN[1][21], MAIN[1][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_SS4[0] = 0b00000010,
					QUAD_SW4[0] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000010,
					OUT[22] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_WW0[2] @[MAIN[0][39], MAIN[1][39], MAIN[1][35], MAIN[1][33], MAIN[1][34], MAIN[1][38], MAIN[1][37], MAIN[1][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_SS4[1] = 0b00000010,
					QUAD_SW4[1] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000100,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_WW0[3] @[MAIN[0][55], MAIN[1][55], MAIN[1][51], MAIN[1][49], MAIN[1][50], MAIN[1][54], MAIN[1][53], MAIN[1][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_SS4[2] = 0b00000010,
					QUAD_SW4[2] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000100,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_EE0[0] @[MAIN[3][15], MAIN[2][15], MAIN[2][12], MAIN[2][13], MAIN[2][10], MAIN[2][14], MAIN[2][11], MAIN[2][9]] {
					DBL_EE2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_SE2[0] = 0b01001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00000001,
					QUAD_SS4[0] = 0b00010000,
					QUAD_SW4[0] = 0b00000100,
					QUAD_SE4[0] = 0b00001000,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10010000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10001000,
					OUT[19] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_EE0[1] @[MAIN[3][31], MAIN[2][31], MAIN[2][28], MAIN[2][29], MAIN[2][26], MAIN[2][30], MAIN[2][27], MAIN[2][25]] {
					DBL_EE2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_SE2[1] = 0b01001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00000001,
					QUAD_SS4[1] = 0b00010000,
					QUAD_SW4[1] = 0b00000100,
					QUAD_SE4[1] = 0b00001000,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000010,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10010000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000010,
					OUT[17] = 0b10001000,
					OUT[22] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_EE0[2] @[MAIN[3][47], MAIN[2][47], MAIN[2][44], MAIN[2][45], MAIN[2][42], MAIN[2][46], MAIN[2][43], MAIN[2][41]] {
					DBL_EE2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_SE2[2] = 0b01001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00000001,
					QUAD_SS4[2] = 0b00010000,
					QUAD_SW4[2] = 0b00000100,
					QUAD_SE4[2] = 0b00001000,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000010,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10010000,
					OUT[13] = 0b10000001,
					OUT[18] = 0b10000010,
					OUT[20] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_EE0[3] @[MAIN[3][63], MAIN[2][63], MAIN[2][60], MAIN[2][61], MAIN[2][58], MAIN[2][62], MAIN[2][59], MAIN[2][57]] {
					DBL_EE2[3] = 0b01000001,
					DBL_SS2[3] = 0b01000010,
					DBL_SW2[3] = 0b01000100,
					DBL_SE2[3] = 0b01001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00000001,
					QUAD_SS4[3] = 0b00010000,
					QUAD_SW4[3] = 0b00000100,
					QUAD_SE4[3] = 0b00001000,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000010,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10010000,
					OUT[16] = 0b10000001,
					OUT[21] = 0b10000010,
					OUT[23] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_SS0[0] @[MAIN[1][15], MAIN[0][15], MAIN[0][12], MAIN[0][10], MAIN[0][14], MAIN[0][11], MAIN[0][9], MAIN[0][13]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SS2[0] = 0b01000100,
					DBL_SW2[0] = 0b01001000,
					DBL_SE2[0] = 0b01010000,
					DBL_NW2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00100000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00001000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NW4[1] = 0b00000100,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000001,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000100,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SS0[1] @[MAIN[1][31], MAIN[0][31], MAIN[0][28], MAIN[0][26], MAIN[0][30], MAIN[0][27], MAIN[0][25], MAIN[0][29]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SS2[1] = 0b01000100,
					DBL_SW2[1] = 0b01001000,
					DBL_SE2[1] = 0b01010000,
					DBL_NW2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00100000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00001000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NW4[2] = 0b00000100,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000001,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000100,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SS0[2] @[MAIN[1][47], MAIN[0][47], MAIN[0][44], MAIN[0][42], MAIN[0][46], MAIN[0][43], MAIN[0][41], MAIN[0][45]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SS2[2] = 0b01000100,
					DBL_SW2[2] = 0b01001000,
					DBL_SE2[2] = 0b01010000,
					DBL_NW2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00100000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00001000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NW4[3] = 0b00000100,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000001,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000100,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SS0[3] @[MAIN[1][63], MAIN[0][63], MAIN[0][60], MAIN[0][58], MAIN[0][62], MAIN[0][59], MAIN[0][57], MAIN[0][61]] {
					DBL_WW2[3] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SS2[3] = 0b01000100,
					DBL_SW2[3] = 0b01001000,
					DBL_SE2[3] = 0b01010000,
					DBL_NW2_S0 = 0b01100000,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00001000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NW4_S0 = 0b00000100,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000001,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000100,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SW0[0] @[MAIN[0][8], MAIN[1][8], MAIN[1][12], MAIN[1][10], MAIN[1][14], MAIN[1][11], MAIN[1][9], MAIN[1][13]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SS2[0] = 0b01000100,
					DBL_SW2[0] = 0b01001000,
					DBL_SE2[0] = 0b01010000,
					DBL_NW2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00100000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SS4[0] = 0b00000001,
					QUAD_SW4[0] = 0b00001000,
					QUAD_SE4[0] = 0b00010000,
					QUAD_NW4[1] = 0b00000100,
					OUT[0] = 0b10001000,
					OUT[2] = 0b10000001,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000100,
					OUT[14] = 0b10010000,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SW0[1] @[MAIN[0][24], MAIN[1][24], MAIN[1][28], MAIN[1][26], MAIN[1][30], MAIN[1][27], MAIN[1][25], MAIN[1][29]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SS2[1] = 0b01000100,
					DBL_SW2[1] = 0b01001000,
					DBL_SE2[1] = 0b01010000,
					DBL_NW2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00100000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SS4[1] = 0b00000001,
					QUAD_SW4[1] = 0b00001000,
					QUAD_SE4[1] = 0b00010000,
					QUAD_NW4[2] = 0b00000100,
					OUT[3] = 0b10001000,
					OUT[5] = 0b10000001,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000100,
					OUT[17] = 0b10010000,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_SW0[2] @[MAIN[0][40], MAIN[1][40], MAIN[1][44], MAIN[1][42], MAIN[1][46], MAIN[1][43], MAIN[1][41], MAIN[1][45]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SS2[2] = 0b01000100,
					DBL_SW2[2] = 0b01001000,
					DBL_SE2[2] = 0b01010000,
					DBL_NW2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00100000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SS4[2] = 0b00000001,
					QUAD_SW4[2] = 0b00001000,
					QUAD_SE4[2] = 0b00010000,
					QUAD_NW4[3] = 0b00000100,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10001000,
					OUT[8] = 0b10000001,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000100,
					OUT[20] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SW0[3] @[MAIN[0][56], MAIN[1][56], MAIN[1][60], MAIN[1][58], MAIN[1][62], MAIN[1][59], MAIN[1][57], MAIN[1][61]] {
					DBL_WW2[3] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SS2[3] = 0b01000100,
					DBL_SW2[3] = 0b01001000,
					DBL_SE2[3] = 0b01010000,
					DBL_NW2_S0 = 0b01100000,
					QUAD_WW4_S0 = 0b00100000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SS4[3] = 0b00000001,
					QUAD_SW4[3] = 0b00001000,
					QUAD_SE4[3] = 0b00010000,
					QUAD_NW4_S0 = 0b00000100,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10001000,
					OUT[11] = 0b10000001,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000100,
					OUT[23] = 0b10010000,
					off = 0b00000000,
				}
				mux QUAD_SE0[0] @[MAIN[2][8], MAIN[3][8], MAIN[3][12], MAIN[3][13], MAIN[3][10], MAIN[3][14], MAIN[3][11], MAIN[3][9]] {
					DBL_EE2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_SE2[0] = 0b01001000,
					DBL_NN2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_EE4[0] = 0b00000001,
					QUAD_SS4[0] = 0b00010000,
					QUAD_SW4[0] = 0b00000100,
					QUAD_SE4[0] = 0b00001000,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NE4[0] = 0b00000010,
					OUT[0] = 0b10000100,
					OUT[2] = 0b10010000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000010,
					OUT[14] = 0b10001000,
					OUT[19] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_SE0[1] @[MAIN[2][24], MAIN[3][24], MAIN[3][28], MAIN[3][29], MAIN[3][26], MAIN[3][30], MAIN[3][27], MAIN[3][25]] {
					DBL_EE2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_SE2[1] = 0b01001000,
					DBL_NN2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_EE4[1] = 0b00000001,
					QUAD_SS4[1] = 0b00010000,
					QUAD_SW4[1] = 0b00000100,
					QUAD_SE4[1] = 0b00001000,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NE4[1] = 0b00000010,
					OUT[3] = 0b10000100,
					OUT[5] = 0b10010000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000010,
					OUT[17] = 0b10001000,
					OUT[22] = 0b10000001,
					off = 0b00000000,
				}
				mux QUAD_SE0[2] @[MAIN[2][40], MAIN[3][40], MAIN[3][44], MAIN[3][45], MAIN[3][42], MAIN[3][46], MAIN[3][43], MAIN[3][41]] {
					DBL_EE2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_SE2[2] = 0b01001000,
					DBL_NN2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_EE4[2] = 0b00000001,
					QUAD_SS4[2] = 0b00010000,
					QUAD_SW4[2] = 0b00000100,
					QUAD_SE4[2] = 0b00001000,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NE4[2] = 0b00000010,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10000100,
					OUT[8] = 0b10010000,
					OUT[13] = 0b10000001,
					OUT[18] = 0b10000010,
					OUT[20] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_SE0[3] @[MAIN[2][56], MAIN[3][56], MAIN[3][60], MAIN[3][61], MAIN[3][58], MAIN[3][62], MAIN[3][59], MAIN[3][57]] {
					DBL_EE2[3] = 0b01000001,
					DBL_SS2[3] = 0b01000010,
					DBL_SW2[3] = 0b01000100,
					DBL_SE2[3] = 0b01001000,
					DBL_NN2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_EE4[3] = 0b00000001,
					QUAD_SS4[3] = 0b00010000,
					QUAD_SW4[3] = 0b00000100,
					QUAD_SE4[3] = 0b00001000,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NE4[3] = 0b00000010,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10000100,
					OUT[11] = 0b10010000,
					OUT[16] = 0b10000001,
					OUT[21] = 0b10000010,
					OUT[23] = 0b10001000,
					off = 0b00000000,
				}
				mux QUAD_NN0[0] @[MAIN[2][7], MAIN[3][7], MAIN[3][3], MAIN[3][1], MAIN[3][2], MAIN[3][5], MAIN[3][6], MAIN[3][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SE2[0] = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000100,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NN0[1] @[MAIN[2][23], MAIN[3][23], MAIN[3][19], MAIN[3][17], MAIN[3][18], MAIN[3][21], MAIN[3][22], MAIN[3][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SE2[1] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000100,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NN0[2] @[MAIN[2][39], MAIN[3][39], MAIN[3][35], MAIN[3][33], MAIN[3][34], MAIN[3][37], MAIN[3][38], MAIN[3][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SE2[2] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NN0[3] @[MAIN[2][55], MAIN[3][55], MAIN[3][51], MAIN[3][49], MAIN[3][50], MAIN[3][53], MAIN[3][54], MAIN[3][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SE2[3] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[0] @[MAIN[1][0], MAIN[0][0], MAIN[0][3], MAIN[0][1], MAIN[0][2], MAIN[0][6], MAIN[0][5], MAIN[0][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_SS2_N3 = 0b01000010,
					DBL_SW2_N3 = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_SS4_N3 = 0b00000010,
					QUAD_SW4_N3 = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000010,
					OUT[19] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[1] @[MAIN[1][16], MAIN[0][16], MAIN[0][19], MAIN[0][17], MAIN[0][18], MAIN[0][22], MAIN[0][21], MAIN[0][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_SS2[0] = 0b01000010,
					DBL_SW2[0] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_SS4[0] = 0b00000010,
					QUAD_SW4[0] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000010,
					OUT[22] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NW0[2] @[MAIN[1][32], MAIN[0][32], MAIN[0][35], MAIN[0][33], MAIN[0][34], MAIN[0][38], MAIN[0][37], MAIN[0][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_SS2[1] = 0b01000010,
					DBL_SW2[1] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_SS4[1] = 0b00000010,
					QUAD_SW4[1] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000100,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NW0[3] @[MAIN[1][48], MAIN[0][48], MAIN[0][51], MAIN[0][49], MAIN[0][50], MAIN[0][54], MAIN[0][53], MAIN[0][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_SS2[2] = 0b01000010,
					DBL_SW2[2] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_SS4[2] = 0b00000010,
					QUAD_SW4[2] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000100,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[0] @[MAIN[3][0], MAIN[2][0], MAIN[2][3], MAIN[2][1], MAIN[2][2], MAIN[2][5], MAIN[2][6], MAIN[2][4]] {
					DBL_WW2_N3 = 0b01000001,
					DBL_EE2[0] = 0b01000010,
					DBL_SE2[0] = 0b01000100,
					DBL_NN2[0] = 0b01001000,
					DBL_NW2[0] = 0b01010000,
					DBL_NE2[0] = 0b01100000,
					QUAD_WW4[0] = 0b00010000,
					QUAD_EE4[0] = 0b00000010,
					QUAD_SE4[0] = 0b00000100,
					QUAD_NN4[0] = 0b00100000,
					QUAD_NW4[0] = 0b00001000,
					QUAD_NE4[0] = 0b00000001,
					OUT[0] = 0b10010000,
					OUT[2] = 0b10001000,
					OUT[7] = 0b10100000,
					OUT[12] = 0b10000001,
					OUT[14] = 0b10000100,
					OUT[19] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[1] @[MAIN[3][16], MAIN[2][16], MAIN[2][19], MAIN[2][17], MAIN[2][18], MAIN[2][21], MAIN[2][22], MAIN[2][20]] {
					DBL_WW2[0] = 0b01000001,
					DBL_EE2[1] = 0b01000010,
					DBL_SE2[1] = 0b01000100,
					DBL_NN2[1] = 0b01001000,
					DBL_NW2[1] = 0b01010000,
					DBL_NE2[1] = 0b01100000,
					QUAD_WW4[1] = 0b00010000,
					QUAD_EE4[1] = 0b00000010,
					QUAD_SE4[1] = 0b00000100,
					QUAD_NN4[1] = 0b00100000,
					QUAD_NW4[1] = 0b00001000,
					QUAD_NE4[1] = 0b00000001,
					OUT[3] = 0b10010000,
					OUT[5] = 0b10001000,
					OUT[10] = 0b10100000,
					OUT[15] = 0b10000001,
					OUT[17] = 0b10000100,
					OUT[22] = 0b10000010,
					off = 0b00000000,
				}
				mux QUAD_NE0[2] @[MAIN[3][32], MAIN[2][32], MAIN[2][35], MAIN[2][33], MAIN[2][34], MAIN[2][37], MAIN[2][38], MAIN[2][36]] {
					DBL_WW2[1] = 0b01000001,
					DBL_EE2[2] = 0b01000010,
					DBL_SE2[2] = 0b01000100,
					DBL_NN2[2] = 0b01001000,
					DBL_NW2[2] = 0b01010000,
					DBL_NE2[2] = 0b01100000,
					QUAD_WW4[2] = 0b00010000,
					QUAD_EE4[2] = 0b00000010,
					QUAD_SE4[2] = 0b00000100,
					QUAD_NN4[2] = 0b00100000,
					QUAD_NW4[2] = 0b00001000,
					QUAD_NE4[2] = 0b00000001,
					OUT[1] = 0b10100000,
					OUT[6] = 0b10010000,
					OUT[8] = 0b10001000,
					OUT[13] = 0b10000010,
					OUT[18] = 0b10000001,
					OUT[20] = 0b10000100,
					off = 0b00000000,
				}
				mux QUAD_NE0[3] @[MAIN[3][48], MAIN[2][48], MAIN[2][51], MAIN[2][49], MAIN[2][50], MAIN[2][53], MAIN[2][54], MAIN[2][52]] {
					DBL_WW2[2] = 0b01000001,
					DBL_EE2[3] = 0b01000010,
					DBL_SE2[3] = 0b01000100,
					DBL_NN2[3] = 0b01001000,
					DBL_NW2[3] = 0b01010000,
					DBL_NE2[3] = 0b01100000,
					QUAD_WW4[3] = 0b00010000,
					QUAD_EE4[3] = 0b00000010,
					QUAD_SE4[3] = 0b00000100,
					QUAD_NN4[3] = 0b00100000,
					QUAD_NW4[3] = 0b00001000,
					QUAD_NE4[3] = 0b00000001,
					OUT[4] = 0b10100000,
					OUT[9] = 0b10010000,
					OUT[11] = 0b10001000,
					OUT[16] = 0b10000010,
					OUT[21] = 0b10000001,
					OUT[23] = 0b10000100,
					off = 0b00000000,
				}
				mux IMUX_GFAN[0] @[MAIN[20][0], MAIN[20][1], MAIN[20][7], MAIN[20][4], MAIN[20][3], MAIN[20][2], MAIN[20][5], MAIN[20][6]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b10000100,
					HCLK[7] = 0b10001000,
					SNG_W1[5] = 0b01100000,
					SNG_E1[5] = 0b01001000,
					SNG_S1[5] = 0b01000100,
					SNG_N1[5] = 0b01010000,
					IMUX_LOGICIN[6] = 0b10000010,
					IMUX_LOGICIN[35] = 0b10000001,
					IMUX_LOGICIN[51] = 0b10100000,
					IMUX_LOGICIN[53] = 0b10010000,
				}
				mux IMUX_GFAN[1] @[MAIN[20][15], MAIN[20][14], MAIN[20][8], MAIN[20][9], MAIN[20][12], MAIN[20][13], MAIN[20][10], MAIN[20][11]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b10000100,
					HCLK[7] = 0b10001000,
					SNG_W1[5] = 0b01100000,
					SNG_E1[5] = 0b01001000,
					SNG_S1[5] = 0b01000100,
					SNG_N1[5] = 0b01010000,
					IMUX_LOGICIN[6] = 0b10000010,
					IMUX_LOGICIN[35] = 0b10000001,
					IMUX_LOGICIN[51] = 0b10100000,
					IMUX_LOGICIN[53] = 0b10010000,
				}
				mux IMUX_CLK[0] @[MAIN[20][38], MAIN[20][39], MAIN[20][32], MAIN[20][35], MAIN[20][36], MAIN[20][37], MAIN[20][34], MAIN[20][33]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b00000001,
					TIE_1 = 0b00000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b01000100,
					HCLK[7] = 0b01001000,
					HCLK[8] = 0b01010000,
					HCLK[9] = 0b01100000,
					HCLK[10] = 0b01000001,
					HCLK[11] = 0b01000010,
					HCLK[12] = 0b10000100,
					HCLK[13] = 0b10001000,
					HCLK[14] = 0b10010000,
					HCLK[15] = 0b10100000,
					SNG_W1[6] = 0b00001000,
					SNG_E1[5] = 0b00100000,
					SNG_S1[5] = 0b00010000,
					SNG_N1[6] = 0b00000100,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[53] = 0b10000001,
				}
				mux IMUX_CLK[1] @[MAIN[20][25], MAIN[20][24], MAIN[20][31], MAIN[20][30], MAIN[20][27], MAIN[20][26], MAIN[20][29], MAIN[20][28]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b00000001,
					TIE_1 = 0b00000010,
					HCLK[0] = 0b11000100,
					HCLK[1] = 0b11001000,
					HCLK[2] = 0b11010000,
					HCLK[3] = 0b11100000,
					HCLK[4] = 0b11000001,
					HCLK[5] = 0b11000010,
					HCLK[6] = 0b01000100,
					HCLK[7] = 0b01001000,
					HCLK[8] = 0b01010000,
					HCLK[9] = 0b01100000,
					HCLK[10] = 0b01000001,
					HCLK[11] = 0b01000010,
					HCLK[12] = 0b10000100,
					HCLK[13] = 0b10001000,
					HCLK[14] = 0b10010000,
					HCLK[15] = 0b10100000,
					SNG_W1[6] = 0b00001000,
					SNG_E1[5] = 0b00100000,
					SNG_S1[5] = 0b00010000,
					SNG_N1[6] = 0b00000100,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[53] = 0b10000001,
				}
				mux IMUX_SR[0] @[MAIN[20][63], MAIN[20][62], MAIN[20][56], MAIN[20][59], MAIN[20][60], MAIN[20][61], MAIN[20][58], MAIN[20][57]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[8] = 0b11000100,
					HCLK[9] = 0b11001000,
					HCLK[10] = 0b11010000,
					HCLK[11] = 0b11100000,
					HCLK[12] = 0b11000001,
					HCLK[13] = 0b11000010,
					HCLK[14] = 0b10000100,
					HCLK[15] = 0b10001000,
					SNG_W1[6] = 0b01100000,
					SNG_E1[6] = 0b01001000,
					SNG_S1[6] = 0b01000100,
					SNG_N1[6] = 0b01010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[61] = 0b10010000,
					IMUX_LOGICIN[63] = 0b10100000,
				}
				mux IMUX_SR[1] @[MAIN[20][48], MAIN[20][49], MAIN[20][55], MAIN[20][54], MAIN[20][51], MAIN[20][50], MAIN[20][53], MAIN[20][52]] {
					PULLUP = 0b00000000,
					TIE_0 = 0b01000001,
					TIE_1 = 0b01000010,
					HCLK[8] = 0b11000100,
					HCLK[9] = 0b11001000,
					HCLK[10] = 0b11010000,
					HCLK[11] = 0b11100000,
					HCLK[12] = 0b11000001,
					HCLK[13] = 0b11000010,
					HCLK[14] = 0b10000100,
					HCLK[15] = 0b10001000,
					SNG_W1[6] = 0b01100000,
					SNG_E1[6] = 0b01001000,
					SNG_S1[6] = 0b01000100,
					SNG_N1[6] = 0b01010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[43] = 0b10000010,
					IMUX_LOGICIN[61] = 0b10010000,
					IMUX_LOGICIN[63] = 0b10100000,
				}
				mux IMUX_LOGICIN[0] @[MAIN[13][31], MAIN[12][31], MAIN[12][25], MAIN[12][26], MAIN[12][29], MAIN[12][27], MAIN[12][28], MAIN[12][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[1] @[MAIN[13][40], MAIN[12][40], MAIN[13][41], MAIN[13][42], MAIN[13][45], MAIN[13][43], MAIN[13][44], MAIN[13][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[2] @[MAIN[17][48], MAIN[16][48], MAIN[17][49], MAIN[17][50], MAIN[17][53], MAIN[17][51], MAIN[17][52], MAIN[17][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[3] @[MAIN[17][32], MAIN[16][32], MAIN[17][33], MAIN[17][34], MAIN[17][37], MAIN[17][35], MAIN[17][36], MAIN[17][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[5] @[MAIN[17][0], MAIN[16][0], MAIN[17][1], MAIN[17][2], MAIN[17][5], MAIN[17][3], MAIN[17][4], MAIN[17][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[6] @[MAIN[17][8], MAIN[16][8], MAIN[17][9], MAIN[17][10], MAIN[17][13], MAIN[17][11], MAIN[17][12], MAIN[17][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[7] @[MAIN[18][0], MAIN[19][0], MAIN[18][1], MAIN[18][2], MAIN[18][5], MAIN[18][4], MAIN[18][3], MAIN[18][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[8] @[MAIN[18][55], MAIN[19][55], MAIN[19][49], MAIN[19][50], MAIN[19][53], MAIN[19][51], MAIN[19][52], MAIN[19][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[9] @[MAIN[14][56], MAIN[15][56], MAIN[14][57], MAIN[14][58], MAIN[14][61], MAIN[14][59], MAIN[14][60], MAIN[14][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[11] @[MAIN[14][24], MAIN[15][24], MAIN[14][25], MAIN[14][26], MAIN[14][29], MAIN[14][27], MAIN[14][28], MAIN[14][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[12] @[MAIN[14][8], MAIN[15][8], MAIN[14][9], MAIN[14][10], MAIN[14][13], MAIN[14][11], MAIN[14][12], MAIN[14][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[13] @[MAIN[14][16], MAIN[15][16], MAIN[14][17], MAIN[14][18], MAIN[14][21], MAIN[14][19], MAIN[14][20], MAIN[14][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[14] @[MAIN[14][55], MAIN[15][55], MAIN[15][49], MAIN[15][50], MAIN[15][53], MAIN[15][51], MAIN[15][52], MAIN[15][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[15] @[MAIN[14][0], MAIN[15][0], MAIN[14][1], MAIN[14][2], MAIN[14][5], MAIN[14][3], MAIN[14][4], MAIN[14][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[16] @[MAIN[18][8], MAIN[19][8], MAIN[18][9], MAIN[18][10], MAIN[18][13], MAIN[18][12], MAIN[18][11], MAIN[18][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[17] @[MAIN[18][24], MAIN[19][24], MAIN[18][25], MAIN[18][26], MAIN[18][29], MAIN[18][27], MAIN[18][28], MAIN[18][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[18] @[MAIN[18][40], MAIN[19][40], MAIN[18][41], MAIN[18][42], MAIN[18][45], MAIN[18][43], MAIN[18][44], MAIN[18][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[19] @[MAIN[18][56], MAIN[19][56], MAIN[18][57], MAIN[18][58], MAIN[18][61], MAIN[18][59], MAIN[18][60], MAIN[18][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[20] @[MAIN[13][24], MAIN[12][24], MAIN[13][25], MAIN[13][26], MAIN[13][29], MAIN[13][27], MAIN[13][28], MAIN[13][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[21] @[MAIN[17][47], MAIN[16][47], MAIN[16][41], MAIN[16][42], MAIN[16][45], MAIN[16][43], MAIN[16][44], MAIN[16][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[22] @[MAIN[17][40], MAIN[16][40], MAIN[17][41], MAIN[17][42], MAIN[17][45], MAIN[17][43], MAIN[17][44], MAIN[17][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[23] @[MAIN[17][24], MAIN[16][24], MAIN[17][25], MAIN[17][26], MAIN[17][29], MAIN[17][27], MAIN[17][28], MAIN[17][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[24] @[MAIN[13][0], MAIN[12][0], MAIN[13][1], MAIN[13][2], MAIN[13][5], MAIN[13][3], MAIN[13][4], MAIN[13][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[25] @[MAIN[13][16], MAIN[12][16], MAIN[13][17], MAIN[13][18], MAIN[13][21], MAIN[13][19], MAIN[13][20], MAIN[13][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[26] @[MAIN[13][32], MAIN[12][32], MAIN[13][33], MAIN[13][34], MAIN[13][37], MAIN[13][35], MAIN[13][36], MAIN[13][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[27] @[MAIN[13][48], MAIN[12][48], MAIN[13][49], MAIN[13][50], MAIN[13][53], MAIN[13][51], MAIN[13][52], MAIN[13][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[28] @[MAIN[14][48], MAIN[15][48], MAIN[14][49], MAIN[14][50], MAIN[14][53], MAIN[14][51], MAIN[14][52], MAIN[14][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[29] @[MAIN[18][39], MAIN[19][39], MAIN[19][33], MAIN[19][34], MAIN[19][37], MAIN[19][35], MAIN[19][36], MAIN[19][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[30] @[MAIN[18][23], MAIN[19][23], MAIN[19][17], MAIN[19][18], MAIN[19][21], MAIN[19][19], MAIN[19][20], MAIN[19][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[31] @[MAIN[14][63], MAIN[15][63], MAIN[15][57], MAIN[15][58], MAIN[15][61], MAIN[15][59], MAIN[15][60], MAIN[15][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1_S4 = 0b01000100,
					SNG_E1[7] = 0b01001000,
					SNG_E1_S0 = 0b01000001,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2_S0 = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2_S0 = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[32] @[MAIN[14][47], MAIN[15][47], MAIN[15][41], MAIN[15][42], MAIN[15][45], MAIN[15][43], MAIN[15][44], MAIN[15][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[33] @[MAIN[14][31], MAIN[15][31], MAIN[15][25], MAIN[15][26], MAIN[15][29], MAIN[15][27], MAIN[15][28], MAIN[15][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[34] @[MAIN[14][15], MAIN[15][15], MAIN[15][9], MAIN[15][10], MAIN[15][13], MAIN[15][11], MAIN[15][12], MAIN[15][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[35] @[MAIN[14][7], MAIN[15][7], MAIN[15][1], MAIN[15][2], MAIN[15][5], MAIN[15][3], MAIN[15][4], MAIN[15][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[36] @[MAIN[18][7], MAIN[19][7], MAIN[19][1], MAIN[19][2], MAIN[19][5], MAIN[19][4], MAIN[19][3], MAIN[19][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[37] @[MAIN[13][63], MAIN[12][63], MAIN[12][57], MAIN[12][58], MAIN[12][61], MAIN[12][59], MAIN[12][60], MAIN[12][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[38] @[MAIN[13][15], MAIN[12][15], MAIN[12][9], MAIN[12][10], MAIN[12][13], MAIN[12][11], MAIN[12][12], MAIN[12][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[39] @[MAIN[17][55], MAIN[16][55], MAIN[16][49], MAIN[16][50], MAIN[16][53], MAIN[16][51], MAIN[16][52], MAIN[16][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[40] @[MAIN[17][39], MAIN[16][39], MAIN[16][33], MAIN[16][34], MAIN[16][37], MAIN[16][35], MAIN[16][36], MAIN[16][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[41] @[MAIN[17][23], MAIN[16][23], MAIN[16][17], MAIN[16][18], MAIN[16][21], MAIN[16][19], MAIN[16][20], MAIN[16][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[42] @[MAIN[17][7], MAIN[16][7], MAIN[16][1], MAIN[16][2], MAIN[16][5], MAIN[16][3], MAIN[16][4], MAIN[16][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[43] @[MAIN[17][31], MAIN[16][31], MAIN[16][25], MAIN[16][26], MAIN[16][29], MAIN[16][27], MAIN[16][28], MAIN[16][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[44] @[MAIN[18][16], MAIN[19][16], MAIN[18][17], MAIN[18][18], MAIN[18][21], MAIN[18][19], MAIN[18][20], MAIN[18][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[45] @[MAIN[17][15], MAIN[16][15], MAIN[16][9], MAIN[16][10], MAIN[16][13], MAIN[16][11], MAIN[16][12], MAIN[16][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2_N3 = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000010,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000100,
				}
				mux IMUX_LOGICIN[46] @[MAIN[17][63], MAIN[16][63], MAIN[16][57], MAIN[16][58], MAIN[16][61], MAIN[16][59], MAIN[16][60], MAIN[16][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[47] @[MAIN[13][7], MAIN[12][7], MAIN[12][1], MAIN[12][2], MAIN[12][5], MAIN[12][3], MAIN[12][4], MAIN[12][6]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[48] @[MAIN[13][23], MAIN[12][23], MAIN[12][17], MAIN[12][18], MAIN[12][21], MAIN[12][19], MAIN[12][20], MAIN[12][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[49] @[MAIN[13][39], MAIN[12][39], MAIN[12][33], MAIN[12][34], MAIN[12][37], MAIN[12][35], MAIN[12][36], MAIN[12][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[50] @[MAIN[13][55], MAIN[12][55], MAIN[12][49], MAIN[12][50], MAIN[12][53], MAIN[12][51], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[51] @[MAIN[18][32], MAIN[19][32], MAIN[18][33], MAIN[18][34], MAIN[18][37], MAIN[18][35], MAIN[18][36], MAIN[18][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[52] @[MAIN[14][39], MAIN[15][39], MAIN[15][33], MAIN[15][34], MAIN[15][37], MAIN[15][35], MAIN[15][36], MAIN[15][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[53] @[MAIN[13][47], MAIN[12][47], MAIN[12][41], MAIN[12][42], MAIN[12][45], MAIN[12][43], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[54] @[MAIN[14][23], MAIN[15][23], MAIN[15][17], MAIN[15][18], MAIN[15][21], MAIN[15][19], MAIN[15][20], MAIN[15][22]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[35] = 0b11010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10000001,
					IMUX_LOGICIN28_N = 0b10001000,
					OUT[5] = 0b11000010,
					OUT[15] = 0b11001000,
					OUT[22] = 0b11000100,
				}
				mux IMUX_LOGICIN[55] @[MAIN[14][32], MAIN[15][32], MAIN[14][33], MAIN[14][34], MAIN[14][37], MAIN[14][35], MAIN[14][36], MAIN[14][38]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN[35] = 0b11100000,
					IMUX_LOGICIN[61] = 0b10001000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[1] = 0b11000100,
					OUT[6] = 0b11001000,
					OUT[20] = 0b11000010,
				}
				mux IMUX_LOGICIN[56] @[MAIN[18][15], MAIN[19][15], MAIN[19][9], MAIN[19][10], MAIN[19][13], MAIN[19][12], MAIN[19][11], MAIN[19][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[4] = 0b01000010,
					SNG_W1_N3 = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1_N7 = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1_N7 = 0b10100000,
					SNG_N1[0] = 0b10000100,
					SNG_N1[4] = 0b10000010,
					DBL_WW2_N3 = 0b00000010,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2_N3 = 0b00000001,
					DBL_SW2_N3 = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[0] = 0b00000100,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN44_BOUNCE = 0b11010000,
					IMUX_LOGICIN21_N = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[2] = 0b11000100,
					OUT[12] = 0b11001000,
					OUT[19] = 0b11000010,
				}
				mux IMUX_LOGICIN[57] @[MAIN[18][31], MAIN[19][31], MAIN[19][25], MAIN[19][26], MAIN[19][29], MAIN[19][27], MAIN[19][28], MAIN[19][30]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[5] = 0b01000100,
					SNG_E1[1] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[1] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[5] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[1] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[1] = 0b01100000,
					DBL_NN2[1] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[1] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11010000,
					IMUX_LOGICIN[51] = 0b11100000,
					IMUX_LOGICIN[63] = 0b10000001,
					IMUX_LOGICIN60_N = 0b10001000,
					OUT[3] = 0b11001000,
					OUT[10] = 0b11000100,
					OUT[17] = 0b11000010,
				}
				mux IMUX_LOGICIN[58] @[MAIN[18][47], MAIN[19][47], MAIN[19][41], MAIN[19][42], MAIN[19][45], MAIN[19][43], MAIN[19][44], MAIN[19][46]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[1] = 0b01000010,
					SNG_W1[6] = 0b01000100,
					SNG_E1[2] = 0b01000001,
					SNG_E1[5] = 0b01001000,
					SNG_S1[2] = 0b10010000,
					SNG_S1[5] = 0b10100000,
					SNG_N1[2] = 0b10000010,
					SNG_N1[6] = 0b10000100,
					DBL_WW2[1] = 0b00000100,
					DBL_EE2[2] = 0b01010000,
					DBL_SS2[1] = 0b00000001,
					DBL_SW2[1] = 0b00001000,
					DBL_SE2[2] = 0b01100000,
					DBL_NN2[2] = 0b00100000,
					DBL_NW2[2] = 0b00000010,
					DBL_NE2[2] = 0b00010000,
					IMUX_LOGICIN[6] = 0b11100000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN[63] = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					OUT[8] = 0b11000010,
					OUT[13] = 0b11000100,
					OUT[18] = 0b11001000,
				}
				mux IMUX_LOGICIN[59] @[MAIN[18][63], MAIN[19][63], MAIN[19][57], MAIN[19][58], MAIN[19][61], MAIN[19][59], MAIN[19][60], MAIN[19][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[60] @[MAIN[17][56], MAIN[16][56], MAIN[17][57], MAIN[17][58], MAIN[17][61], MAIN[17][59], MAIN[17][60], MAIN[17][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				mux IMUX_LOGICIN[61] @[MAIN[13][56], MAIN[12][56], MAIN[13][57], MAIN[13][58], MAIN[13][61], MAIN[13][59], MAIN[13][60], MAIN[13][62]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[3] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[7] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[7] = 0b10100000,
					SNG_N1[7] = 0b10000100,
					SNG_N1_S0 = 0b10000010,
					DBL_WW2[3] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[3] = 0b00000001,
					DBL_SW2[3] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2_S0 = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[13] = 0b10000001,
					IMUX_LOGICIN52_BOUNCE = 0b10001000,
					IMUX_LOGICIN20_S = 0b11100000,
					IMUX_LOGICIN62_S = 0b11010000,
					OUT[11] = 0b11000010,
					OUT[16] = 0b11000100,
					OUT[21] = 0b11001000,
				}
				mux IMUX_LOGICIN[62] @[MAIN[13][8], MAIN[12][8], MAIN[13][9], MAIN[13][10], MAIN[13][13], MAIN[13][11], MAIN[13][12], MAIN[13][14]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[0] = 0b01000010,
					SNG_W1[4] = 0b01000100,
					SNG_E1[0] = 0b01000001,
					SNG_E1[4] = 0b01001000,
					SNG_S1[0] = 0b10010000,
					SNG_S1[4] = 0b10100000,
					SNG_N1[1] = 0b10000010,
					SNG_N1[4] = 0b10000100,
					DBL_WW2[0] = 0b00000100,
					DBL_EE2[0] = 0b01010000,
					DBL_SS2[0] = 0b00000001,
					DBL_SW2[0] = 0b00001000,
					DBL_SE2[0] = 0b01100000,
					DBL_NN2[0] = 0b00100000,
					DBL_NW2[1] = 0b00000010,
					DBL_NE2[0] = 0b00010000,
					IMUX_LOGICIN[53] = 0b11100000,
					IMUX_LOGICIN20_BOUNCE = 0b11010000,
					IMUX_LOGICIN28_N = 0b10001000,
					IMUX_LOGICIN52_N = 0b10000001,
					OUT[0] = 0b11001000,
					OUT[7] = 0b11000100,
					OUT[14] = 0b11000010,
				}
				mux IMUX_LOGICIN[63] @[MAIN[18][48], MAIN[19][48], MAIN[18][49], MAIN[18][50], MAIN[18][53], MAIN[18][51], MAIN[18][52], MAIN[18][54]] {
					PULLUP = 0b00000000,
					TIE_1 = 0b11000001,
					SNG_W1[2] = 0b01000010,
					SNG_W1[7] = 0b01000100,
					SNG_E1[3] = 0b01000001,
					SNG_E1[6] = 0b01001000,
					SNG_S1[3] = 0b10010000,
					SNG_S1[6] = 0b10100000,
					SNG_N1[3] = 0b10000010,
					SNG_N1[7] = 0b10000100,
					DBL_WW2[2] = 0b00000100,
					DBL_EE2[3] = 0b01010000,
					DBL_SS2[2] = 0b00000001,
					DBL_SW2[2] = 0b00001000,
					DBL_SE2[3] = 0b01100000,
					DBL_NN2[3] = 0b00100000,
					DBL_NW2[3] = 0b00000010,
					DBL_NE2[3] = 0b00010000,
					IMUX_LOGICIN[43] = 0b10000001,
					IMUX_LOGICIN21_BOUNCE = 0b10001000,
					IMUX_LOGICIN36_S = 0b11010000,
					IMUX_LOGICIN44_S = 0b11100000,
					OUT[4] = 0b11000100,
					OUT[9] = 0b11001000,
					OUT[23] = 0b11000010,
				}
				permabuf IMUX_LOGICIN20_BOUNCE = IMUX_LOGICIN[20];
				permabuf IMUX_LOGICIN36_BOUNCE = IMUX_LOGICIN[36];
				permabuf IMUX_LOGICIN44_BOUNCE = IMUX_LOGICIN[44];
				permabuf IMUX_LOGICIN62_BOUNCE = IMUX_LOGICIN[62];
				permabuf IMUX_LOGICIN21_BOUNCE = IMUX_LOGICIN[21];
				permabuf IMUX_LOGICIN28_BOUNCE = IMUX_LOGICIN[28];
				permabuf IMUX_LOGICIN52_BOUNCE = IMUX_LOGICIN[52];
				permabuf IMUX_LOGICIN60_BOUNCE = IMUX_LOGICIN[60];
			}
		}
	}

	tile_slot INTF {
		bel_slot INTF_INT: routing;
		bel_slot INTF_TESTMUX: routing;

		tile_class INTF {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 64);

			switchbox INTF_INT {
				mux OUT_TEST[0] @[MAIN[21][15]] {
					IMUX_LOGICIN[20] = 0b0,
					IMUX_LOGICIN[45] = 0b1,
				}
				mux OUT_TEST[1] @[MAIN[21][37]] {
					IMUX_LOGICIN[30] = 0b0,
					IMUX_LOGICIN[41] = 0b1,
				}
				mux OUT_TEST[2] @[MAIN[21][1]] {
					IMUX_LOGICIN[15] = 0b1,
					IMUX_LOGICIN[24] = 0b0,
				}
				mux OUT_TEST[3] @[MAIN[21][30]] {
					IMUX_CLK[1] = 0b1,
					IMUX_LOGICIN[55] = 0b0,
				}
				mux OUT_TEST[4] @[MAIN[21][48]] {
					IMUX_LOGICIN[9] = 0b0,
					IMUX_LOGICIN[29] = 0b1,
				}
				mux OUT_TEST[5] @[MAIN[21][16]] {
					IMUX_LOGICIN[17] = 0b1,
					IMUX_LOGICIN[36] = 0b0,
				}
				mux OUT_TEST[6] @[MAIN[21][47]] {
					IMUX_SR[1] = 0b1,
					IMUX_LOGICIN[27] = 0b0,
				}
				mux OUT_TEST[7] @[MAIN[21][10]] {
					IMUX_LOGICIN[5] = 0b1,
					IMUX_LOGICIN[16] = 0b0,
				}
				mux OUT_TEST[8] @[MAIN[21][33]] {
					IMUX_CLK[0] = 0b0,
					IMUX_LOGICIN[26] = 0b1,
				}
				mux OUT_TEST[9] @[MAIN[21][62]] {
					IMUX_SR[0] = 0b1,
					IMUX_LOGICIN[31] = 0b0,
				}
				mux OUT_TEST[10] @[MAIN[21][20]] {
					IMUX_LOGICIN[25] = 0b0,
					IMUX_LOGICIN[34] = 0b1,
				}
				mux OUT_TEST[11] @[MAIN[21][57]] {
					IMUX_LOGICIN[8] = 0b1,
					IMUX_LOGICIN[39] = 0b0,
				}
				mux OUT_TEST[12] @[MAIN[21][11]] {
					IMUX_LOGICIN[12] = 0b0,
					IMUX_LOGICIN[47] = 0b1,
				}
				mux OUT_TEST[13] @[MAIN[21][43]] {
					IMUX_LOGICIN[19] = 0b0,
					IMUX_LOGICIN[28] = 0b1,
				}
				mux OUT_TEST[14] @[MAIN[21][6]] {
					IMUX_LOGICIN[7] = 0b0,
					IMUX_LOGICIN[42] = 0b1,
				}
				mux OUT_TEST[15] @[MAIN[21][26]] {
					IMUX_LOGICIN[4] = 0b1,
					IMUX_LOGICIN[44] = 0b0,
				}
				mux OUT_TEST[16] @[MAIN[21][52]] {
					IMUX_LOGICIN[32] = 0b0,
					IMUX_LOGICIN[59] = 0b1,
				}
				mux OUT_TEST[17] @[MAIN[21][21]] {
					IMUX_LOGICIN[48] = 0b1,
					IMUX_LOGICIN[54] = 0b0,
				}
				mux OUT_TEST[18] @[MAIN[21][39]] {
					IMUX_LOGICIN[1] = 0b1,
					IMUX_LOGICIN[10] = 0b0,
				}
				mux OUT_TEST[19] @[MAIN[21][7]] {
					IMUX_LOGICIN[38] = 0b0,
					IMUX_LOGICIN[62] = 0b1,
				}
				mux OUT_TEST[20] @[MAIN[21][42]] {
					IMUX_LOGICIN[3] = 0b1,
					IMUX_LOGICIN[58] = 0b0,
				}
				mux OUT_TEST[21] @[MAIN[21][53]] {
					IMUX_LOGICIN[2] = 0b0,
					IMUX_LOGICIN[52] = 0b1,
				}
				mux OUT_TEST[22] @[MAIN[21][24]] {
					IMUX_LOGICIN[23] = 0b0,
					IMUX_LOGICIN[57] = 0b1,
				}
				mux OUT_TEST[23] @[MAIN[21][56]] {
					IMUX_LOGICIN[14] = 0b1,
					IMUX_LOGICIN[37] = 0b0,
				}
			}

			test_mux INTF_TESTMUX @[MAIN[21][31]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT[0] = OUT_BEL[0] || [OUT_TEST[0]];
				OUT[1] = OUT_BEL[1] || [OUT_TEST[1]];
				OUT[2] = OUT_BEL[2] || [OUT_TEST[2]];
				OUT[3] = OUT_BEL[3] || [OUT_TEST[3]];
				OUT[4] = OUT_BEL[4] || [OUT_TEST[4]];
				OUT[5] = OUT_BEL[5] || [OUT_TEST[5]];
				OUT[6] = OUT_BEL[6] || [OUT_TEST[6]];
				OUT[7] = OUT_BEL[7] || [OUT_TEST[7]];
				OUT[8] = OUT_BEL[8] || [OUT_TEST[8]];
				OUT[9] = OUT_BEL[9] || [OUT_TEST[9]];
				OUT[10] = OUT_BEL[10] || [OUT_TEST[10]];
				OUT[11] = OUT_BEL[11] || [OUT_TEST[11]];
				OUT[12] = OUT_BEL[12] || [OUT_TEST[12]];
				OUT[13] = OUT_BEL[13] || [OUT_TEST[13]];
				OUT[14] = OUT_BEL[14] || [OUT_TEST[14]];
				OUT[15] = OUT_BEL[15] || [OUT_TEST[15]];
				OUT[16] = OUT_BEL[16] || [OUT_TEST[16]];
				OUT[17] = OUT_BEL[17] || [OUT_TEST[17]];
				OUT[18] = OUT_BEL[18] || [OUT_TEST[18]];
				OUT[19] = OUT_BEL[19] || [OUT_TEST[19]];
				OUT[20] = OUT_BEL[20] || [OUT_TEST[20]];
				OUT[21] = OUT_BEL[21] || [OUT_TEST[21]];
				OUT[22] = OUT_BEL[22] || [OUT_TEST[22]];
				OUT[23] = OUT_BEL[23] || [OUT_TEST[23]];
			}
		}

		tile_class INTF_IOI {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 64);

			switchbox INTF_INT {
				mux OUT_TEST[0] @[MAIN[21][15]] {
					IMUX_LOGICIN[20] = 0b0,
					IMUX_LOGICIN[45] = 0b1,
				}
				mux OUT_TEST[1] @[MAIN[21][37]] {
					IMUX_LOGICIN[30] = 0b0,
					IMUX_LOGICIN[41] = 0b1,
				}
				mux OUT_TEST[2] @[MAIN[21][1]] {
					IMUX_LOGICIN[15] = 0b1,
					IMUX_LOGICIN[24] = 0b0,
				}
				mux OUT_TEST[3] @[MAIN[21][30]] {
					IMUX_CLK[1] = 0b1,
					IMUX_LOGICIN[55] = 0b0,
				}
				mux OUT_TEST[4] @[MAIN[21][48]] {
					IMUX_LOGICIN[9] = 0b0,
					IMUX_LOGICIN[29] = 0b1,
				}
				mux OUT_TEST[5] @[MAIN[21][16]] {
					IMUX_LOGICIN[17] = 0b1,
					IMUX_LOGICIN[36] = 0b0,
				}
				mux OUT_TEST[6] @[MAIN[21][47]] {
					IMUX_SR[1] = 0b1,
					IMUX_LOGICIN[27] = 0b0,
				}
				mux OUT_TEST[7] @[MAIN[21][10]] {
					IMUX_LOGICIN[5] = 0b1,
					IMUX_LOGICIN[16] = 0b0,
				}
				mux OUT_TEST[8] @[MAIN[21][33]] {
					IMUX_CLK[0] = 0b0,
					IMUX_LOGICIN[26] = 0b1,
				}
				mux OUT_TEST[9] @[MAIN[21][62]] {
					IMUX_SR[0] = 0b1,
					IMUX_LOGICIN[31] = 0b0,
				}
				mux OUT_TEST[10] @[MAIN[21][20]] {
					IMUX_LOGICIN[25] = 0b0,
					IMUX_LOGICIN[34] = 0b1,
				}
				mux OUT_TEST[11] @[MAIN[21][57]] {
					IMUX_LOGICIN[8] = 0b1,
					IMUX_LOGICIN[39] = 0b0,
				}
				mux OUT_TEST[12] @[MAIN[21][11]] {
					IMUX_LOGICIN[12] = 0b0,
					IMUX_LOGICIN[47] = 0b1,
				}
				mux OUT_TEST[13] @[MAIN[21][43]] {
					IMUX_LOGICIN[19] = 0b0,
					IMUX_LOGICIN[28] = 0b1,
				}
				mux OUT_TEST[14] @[MAIN[21][6]] {
					IMUX_LOGICIN[7] = 0b0,
					IMUX_LOGICIN[42] = 0b1,
				}
				mux OUT_TEST[15] @[MAIN[21][26]] {
					IMUX_GFAN[0] = 0b1,
					IMUX_LOGICIN[44] = 0b0,
				}
				mux OUT_TEST[16] @[MAIN[21][52]] {
					IMUX_LOGICIN[32] = 0b0,
					IMUX_LOGICIN[59] = 0b1,
				}
				mux OUT_TEST[17] @[MAIN[21][21]] {
					IMUX_LOGICIN[48] = 0b1,
					IMUX_LOGICIN[54] = 0b0,
				}
				mux OUT_TEST[18] @[MAIN[21][39]] {
					IMUX_GFAN[1] = 0b0,
					IMUX_LOGICIN[1] = 0b1,
				}
				mux OUT_TEST[19] @[MAIN[21][7]] {
					IMUX_LOGICIN[38] = 0b0,
					IMUX_LOGICIN[62] = 0b1,
				}
				mux OUT_TEST[20] @[MAIN[21][42]] {
					IMUX_LOGICIN[3] = 0b1,
					IMUX_LOGICIN[58] = 0b0,
				}
				mux OUT_TEST[21] @[MAIN[21][53]] {
					IMUX_LOGICIN[2] = 0b0,
					IMUX_LOGICIN[52] = 0b1,
				}
				mux OUT_TEST[22] @[MAIN[21][24]] {
					IMUX_LOGICIN[23] = 0b0,
					IMUX_LOGICIN[57] = 0b1,
				}
				mux OUT_TEST[23] @[MAIN[21][56]] {
					IMUX_LOGICIN[14] = 0b1,
					IMUX_LOGICIN[37] = 0b0,
				}
			}

			test_mux INTF_TESTMUX @[MAIN[21][31]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT[0] = OUT_BEL[0] || [OUT_TEST[0]];
				OUT[1] = OUT_BEL[1] || [OUT_TEST[1]];
				OUT[2] = OUT_BEL[2] || [OUT_TEST[2]];
				OUT[3] = OUT_BEL[3] || [OUT_TEST[3]];
				OUT[4] = OUT_BEL[4] || [OUT_TEST[4]];
				OUT[5] = OUT_BEL[5] || [OUT_TEST[5]];
				OUT[6] = OUT_BEL[6] || [OUT_TEST[6]];
				OUT[7] = OUT_BEL[7] || [OUT_TEST[7]];
				OUT[8] = OUT_BEL[8] || [OUT_TEST[8]];
				OUT[9] = OUT_BEL[9] || [OUT_TEST[9]];
				OUT[10] = OUT_BEL[10] || [OUT_TEST[10]];
				OUT[11] = OUT_BEL[11] || [OUT_TEST[11]];
				OUT[12] = OUT_BEL[12] || [OUT_TEST[12]];
				OUT[13] = OUT_BEL[13] || [OUT_TEST[13]];
				OUT[14] = OUT_BEL[14] || [OUT_TEST[14]];
				OUT[15] = OUT_BEL[15] || [OUT_TEST[15]];
				OUT[16] = OUT_BEL[16] || [OUT_TEST[16]];
				OUT[17] = OUT_BEL[17] || [OUT_TEST[17]];
				OUT[18] = OUT_BEL[18] || [OUT_TEST[18]];
				OUT[19] = OUT_BEL[19] || [OUT_TEST[19]];
				OUT[20] = OUT_BEL[20] || [OUT_TEST[20]];
				OUT[21] = OUT_BEL[21] || [OUT_TEST[21]];
				OUT[22] = OUT_BEL[22] || [OUT_TEST[22]];
				OUT[23] = OUT_BEL[23] || [OUT_TEST[23]];
			}
		}

		tile_class INTF_CMT {
			cell CELL;
			bitrect MAIN: Vertical (31, rev 64);

			switchbox INTF_INT {
				mux OUT_TEST[0] @[MAIN[25][15]] {
					IMUX_LOGICIN[20] = 0b0,
					IMUX_LOGICIN[45] = 0b1,
				}
				mux OUT_TEST[1] @[MAIN[25][37]] {
					IMUX_LOGICIN[30] = 0b0,
					IMUX_LOGICIN[41] = 0b1,
				}
				mux OUT_TEST[2] @[MAIN[25][1]] {
					IMUX_LOGICIN[15] = 0b1,
					IMUX_LOGICIN[24] = 0b0,
				}
				mux OUT_TEST[3] @[MAIN[25][30]] {
					IMUX_CLK[1] = 0b1,
					IMUX_LOGICIN[55] = 0b0,
				}
				mux OUT_TEST[4] @[MAIN[25][48]] {
					IMUX_LOGICIN[9] = 0b0,
					IMUX_LOGICIN[29] = 0b1,
				}
				mux OUT_TEST[5] @[MAIN[25][16]] {
					IMUX_LOGICIN[17] = 0b1,
					IMUX_LOGICIN[36] = 0b0,
				}
				mux OUT_TEST[6] @[MAIN[25][47]] {
					IMUX_SR[1] = 0b1,
					IMUX_LOGICIN[27] = 0b0,
				}
				mux OUT_TEST[7] @[MAIN[25][10]] {
					IMUX_LOGICIN[5] = 0b1,
					IMUX_LOGICIN[16] = 0b0,
				}
				mux OUT_TEST[8] @[MAIN[25][33]] {
					IMUX_CLK[0] = 0b0,
					IMUX_LOGICIN[26] = 0b1,
				}
				mux OUT_TEST[9] @[MAIN[25][62]] {
					IMUX_SR[0] = 0b1,
					IMUX_LOGICIN[31] = 0b0,
				}
				mux OUT_TEST[10] @[MAIN[25][20]] {
					IMUX_LOGICIN[25] = 0b0,
					IMUX_LOGICIN[34] = 0b1,
				}
				mux OUT_TEST[11] @[MAIN[25][57]] {
					IMUX_LOGICIN[8] = 0b1,
					IMUX_LOGICIN[39] = 0b0,
				}
				mux OUT_TEST[12] @[MAIN[25][11]] {
					IMUX_LOGICIN[12] = 0b0,
					IMUX_LOGICIN[47] = 0b1,
				}
				mux OUT_TEST[13] @[MAIN[25][43]] {
					IMUX_LOGICIN[19] = 0b0,
					IMUX_LOGICIN[28] = 0b1,
				}
				mux OUT_TEST[14] @[MAIN[25][6]] {
					IMUX_LOGICIN[7] = 0b0,
					IMUX_LOGICIN[42] = 0b1,
				}
				mux OUT_TEST[15] @[MAIN[25][26]] {
					IMUX_LOGICIN[4] = 0b1,
					IMUX_LOGICIN[44] = 0b0,
				}
				mux OUT_TEST[16] @[MAIN[25][52]] {
					IMUX_LOGICIN[32] = 0b0,
					IMUX_LOGICIN[59] = 0b1,
				}
				mux OUT_TEST[17] @[MAIN[25][21]] {
					IMUX_LOGICIN[48] = 0b1,
					IMUX_LOGICIN[54] = 0b0,
				}
				mux OUT_TEST[18] @[MAIN[25][39]] {
					IMUX_LOGICIN[1] = 0b1,
					IMUX_LOGICIN[10] = 0b0,
				}
				mux OUT_TEST[19] @[MAIN[25][7]] {
					IMUX_LOGICIN[38] = 0b0,
					IMUX_LOGICIN[62] = 0b1,
				}
				mux OUT_TEST[20] @[MAIN[25][42]] {
					IMUX_LOGICIN[3] = 0b1,
					IMUX_LOGICIN[58] = 0b0,
				}
				mux OUT_TEST[21] @[MAIN[25][53]] {
					IMUX_LOGICIN[2] = 0b0,
					IMUX_LOGICIN[52] = 0b1,
				}
				mux OUT_TEST[22] @[MAIN[25][24]] {
					IMUX_LOGICIN[23] = 0b0,
					IMUX_LOGICIN[57] = 0b1,
				}
				mux OUT_TEST[23] @[MAIN[25][56]] {
					IMUX_LOGICIN[14] = 0b1,
					IMUX_LOGICIN[37] = 0b0,
				}
			}

			test_mux INTF_TESTMUX @[MAIN[25][31]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT[0] = OUT_BEL[0] || [OUT_TEST[0]];
				OUT[1] = OUT_BEL[1] || [OUT_TEST[1]];
				OUT[2] = OUT_BEL[2] || [OUT_TEST[2]];
				OUT[3] = OUT_BEL[3] || [OUT_TEST[3]];
				OUT[4] = OUT_BEL[4] || [OUT_TEST[4]];
				OUT[5] = OUT_BEL[5] || [OUT_TEST[5]];
				OUT[6] = OUT_BEL[6] || [OUT_TEST[6]];
				OUT[7] = OUT_BEL[7] || [OUT_TEST[7]];
				OUT[8] = OUT_BEL[8] || [OUT_TEST[8]];
				OUT[9] = OUT_BEL[9] || [OUT_TEST[9]];
				OUT[10] = OUT_BEL[10] || [OUT_TEST[10]];
				OUT[11] = OUT_BEL[11] || [OUT_TEST[11]];
				OUT[12] = OUT_BEL[12] || [OUT_TEST[12]];
				OUT[13] = OUT_BEL[13] || [OUT_TEST[13]];
				OUT[14] = OUT_BEL[14] || [OUT_TEST[14]];
				OUT[15] = OUT_BEL[15] || [OUT_TEST[15]];
				OUT[16] = OUT_BEL[16] || [OUT_TEST[16]];
				OUT[17] = OUT_BEL[17] || [OUT_TEST[17]];
				OUT[18] = OUT_BEL[18] || [OUT_TEST[18]];
				OUT[19] = OUT_BEL[19] || [OUT_TEST[19]];
				OUT[20] = OUT_BEL[20] || [OUT_TEST[20]];
				OUT[21] = OUT_BEL[21] || [OUT_TEST[21]];
				OUT[22] = OUT_BEL[22] || [OUT_TEST[22]];
				OUT[23] = OUT_BEL[23] || [OUT_TEST[23]];
			}
		}

		tile_class INTF_CMT_IOI {
			cell CELL;
			bitrect MAIN: Vertical (31, rev 64);

			switchbox INTF_INT {
				mux OUT_TEST[0] @[MAIN[25][15]] {
					IMUX_LOGICIN[20] = 0b0,
					IMUX_LOGICIN[45] = 0b1,
				}
				mux OUT_TEST[1] @[MAIN[25][37]] {
					IMUX_LOGICIN[30] = 0b0,
					IMUX_LOGICIN[41] = 0b1,
				}
				mux OUT_TEST[2] @[MAIN[25][1]] {
					IMUX_LOGICIN[15] = 0b1,
					IMUX_LOGICIN[24] = 0b0,
				}
				mux OUT_TEST[3] @[MAIN[25][30]] {
					IMUX_CLK[1] = 0b1,
					IMUX_LOGICIN[55] = 0b0,
				}
				mux OUT_TEST[4] @[MAIN[25][48]] {
					IMUX_LOGICIN[9] = 0b0,
					IMUX_LOGICIN[29] = 0b1,
				}
				mux OUT_TEST[5] @[MAIN[25][16]] {
					IMUX_LOGICIN[17] = 0b1,
					IMUX_LOGICIN[36] = 0b0,
				}
				mux OUT_TEST[6] @[MAIN[25][47]] {
					IMUX_SR[1] = 0b1,
					IMUX_LOGICIN[27] = 0b0,
				}
				mux OUT_TEST[7] @[MAIN[25][10]] {
					IMUX_LOGICIN[5] = 0b1,
					IMUX_LOGICIN[16] = 0b0,
				}
				mux OUT_TEST[8] @[MAIN[25][33]] {
					IMUX_CLK[0] = 0b0,
					IMUX_LOGICIN[26] = 0b1,
				}
				mux OUT_TEST[9] @[MAIN[25][62]] {
					IMUX_SR[0] = 0b1,
					IMUX_LOGICIN[31] = 0b0,
				}
				mux OUT_TEST[10] @[MAIN[25][20]] {
					IMUX_LOGICIN[25] = 0b0,
					IMUX_LOGICIN[34] = 0b1,
				}
				mux OUT_TEST[11] @[MAIN[25][57]] {
					IMUX_LOGICIN[8] = 0b1,
					IMUX_LOGICIN[39] = 0b0,
				}
				mux OUT_TEST[12] @[MAIN[25][11]] {
					IMUX_LOGICIN[12] = 0b0,
					IMUX_LOGICIN[47] = 0b1,
				}
				mux OUT_TEST[13] @[MAIN[25][43]] {
					IMUX_LOGICIN[19] = 0b0,
					IMUX_LOGICIN[28] = 0b1,
				}
				mux OUT_TEST[14] @[MAIN[25][6]] {
					IMUX_LOGICIN[7] = 0b0,
					IMUX_LOGICIN[42] = 0b1,
				}
				mux OUT_TEST[15] @[MAIN[25][26]] {
					IMUX_GFAN[0] = 0b1,
					IMUX_LOGICIN[44] = 0b0,
				}
				mux OUT_TEST[16] @[MAIN[25][52]] {
					IMUX_LOGICIN[32] = 0b0,
					IMUX_LOGICIN[59] = 0b1,
				}
				mux OUT_TEST[17] @[MAIN[25][21]] {
					IMUX_LOGICIN[48] = 0b1,
					IMUX_LOGICIN[54] = 0b0,
				}
				mux OUT_TEST[18] @[MAIN[25][39]] {
					IMUX_GFAN[1] = 0b0,
					IMUX_LOGICIN[1] = 0b1,
				}
				mux OUT_TEST[19] @[MAIN[25][7]] {
					IMUX_LOGICIN[38] = 0b0,
					IMUX_LOGICIN[62] = 0b1,
				}
				mux OUT_TEST[20] @[MAIN[25][42]] {
					IMUX_LOGICIN[3] = 0b1,
					IMUX_LOGICIN[58] = 0b0,
				}
				mux OUT_TEST[21] @[MAIN[25][53]] {
					IMUX_LOGICIN[2] = 0b0,
					IMUX_LOGICIN[52] = 0b1,
				}
				mux OUT_TEST[22] @[MAIN[25][24]] {
					IMUX_LOGICIN[23] = 0b0,
					IMUX_LOGICIN[57] = 0b1,
				}
				mux OUT_TEST[23] @[MAIN[25][56]] {
					IMUX_LOGICIN[14] = 0b1,
					IMUX_LOGICIN[37] = 0b0,
				}
			}

			test_mux INTF_TESTMUX @[MAIN[25][31]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT[0] = OUT_BEL[0] || [OUT_TEST[0]];
				OUT[1] = OUT_BEL[1] || [OUT_TEST[1]];
				OUT[2] = OUT_BEL[2] || [OUT_TEST[2]];
				OUT[3] = OUT_BEL[3] || [OUT_TEST[3]];
				OUT[4] = OUT_BEL[4] || [OUT_TEST[4]];
				OUT[5] = OUT_BEL[5] || [OUT_TEST[5]];
				OUT[6] = OUT_BEL[6] || [OUT_TEST[6]];
				OUT[7] = OUT_BEL[7] || [OUT_TEST[7]];
				OUT[8] = OUT_BEL[8] || [OUT_TEST[8]];
				OUT[9] = OUT_BEL[9] || [OUT_TEST[9]];
				OUT[10] = OUT_BEL[10] || [OUT_TEST[10]];
				OUT[11] = OUT_BEL[11] || [OUT_TEST[11]];
				OUT[12] = OUT_BEL[12] || [OUT_TEST[12]];
				OUT[13] = OUT_BEL[13] || [OUT_TEST[13]];
				OUT[14] = OUT_BEL[14] || [OUT_TEST[14]];
				OUT[15] = OUT_BEL[15] || [OUT_TEST[15]];
				OUT[16] = OUT_BEL[16] || [OUT_TEST[16]];
				OUT[17] = OUT_BEL[17] || [OUT_TEST[17]];
				OUT[18] = OUT_BEL[18] || [OUT_TEST[18]];
				OUT[19] = OUT_BEL[19] || [OUT_TEST[19]];
				OUT[20] = OUT_BEL[20] || [OUT_TEST[20]];
				OUT[21] = OUT_BEL[21] || [OUT_TEST[21]];
				OUT[22] = OUT_BEL[22] || [OUT_TEST[22]];
				OUT[23] = OUT_BEL[23] || [OUT_TEST[23]];
			}
		}
	}

	tile_slot BEL {
		bel_slot SLICE[0]: SLICE;
		bel_slot SLICE[1]: SLICE;
		bel_slot BRAM[0]: BRAM;
		bel_slot BRAM[1]: BRAM;
		bel_slot DSP: DSP;
		bel_slot IOI_INT: routing;
		bel_slot IOI_DDR[0]: IOI_DDR;
		bel_slot IOI_DDR[1]: IOI_DDR;
		bel_slot ILOGIC[0]: ILOGIC;
		bel_slot ILOGIC[1]: ILOGIC;
		bel_slot OLOGIC[0]: OLOGIC;
		bel_slot OLOGIC[1]: OLOGIC;
		bel_slot IODELAY[0]: IODELAY;
		bel_slot IODELAY[1]: IODELAY;
		bel_slot MISC_IOI: MISC_IOI;
		bel_slot DCM[0]: DCM;
		bel_slot DCM[1]: DCM;
		bel_slot CMT_VREG: CMT_VREG;
		bel_slot PLL: PLL;
		bel_slot CMT_INT: routing;
		bel_slot MCB: MCB;
		bel_slot PCIE: PCIE;
		bel_slot GTP: GTP;
		bel_slot PCILOGICSE: PCILOGICSE;
		bel_slot OCT_CAL[0]: OCT_CAL;
		bel_slot OCT_CAL[1]: OCT_CAL;
		bel_slot OCT_CAL[2]: OCT_CAL;
		bel_slot OCT_CAL[3]: OCT_CAL;
		bel_slot OCT_CAL[4]: OCT_CAL;
		bel_slot OCT_CAL[5]: OCT_CAL;
		bel_slot PMV: PMV;
		bel_slot DNA_PORT: DNA_PORT;
		bel_slot ICAP: ICAP;
		bel_slot SPI_ACCESS: SPI_ACCESS;
		bel_slot SUSPEND_SYNC: SUSPEND_SYNC;
		bel_slot POST_CRC_INTERNAL: POST_CRC_INTERNAL;
		bel_slot STARTUP: STARTUP;
		bel_slot SLAVE_SPI: SLAVE_SPI;
		bel_slot BSCAN[0]: BSCAN;
		bel_slot BSCAN[1]: BSCAN;
		bel_slot BSCAN[2]: BSCAN;
		bel_slot BSCAN[3]: BSCAN;
		bel_slot MISR_CNR_H: MISR;
		bel_slot MISR_CNR_V: MISR;
		bel_slot BANK[0]: BANK;
		bel_slot BANK[1]: BANK;
		bel_slot BANK[2]: BANK;
		bel_slot BANK[3]: BANK;
		bel_slot BANK[4]: BANK;
		bel_slot BANK[5]: BANK;
		bel_slot MISC_SW: MISC_SW;
		bel_slot MISC_SE: MISC_SE;
		bel_slot MISC_NW: MISC_NW;
		bel_slot MISC_NE: MISC_NE;
		bel_slot BUFGMUX[0]: BUFGMUX;
		bel_slot BUFGMUX[1]: BUFGMUX;
		bel_slot BUFGMUX[2]: BUFGMUX;
		bel_slot BUFGMUX[3]: BUFGMUX;
		bel_slot BUFGMUX[4]: BUFGMUX;
		bel_slot BUFGMUX[5]: BUFGMUX;
		bel_slot BUFGMUX[6]: BUFGMUX;
		bel_slot BUFGMUX[7]: BUFGMUX;
		bel_slot BUFGMUX[8]: BUFGMUX;
		bel_slot BUFGMUX[9]: BUFGMUX;
		bel_slot BUFGMUX[10]: BUFGMUX;
		bel_slot BUFGMUX[11]: BUFGMUX;
		bel_slot BUFGMUX[12]: BUFGMUX;
		bel_slot BUFGMUX[13]: BUFGMUX;
		bel_slot BUFGMUX[14]: BUFGMUX;
		bel_slot BUFGMUX[15]: BUFGMUX;
		bel_slot CLKC_INT: routing;

		tile_class CLEXL {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel SLICE[0] {
				input A1 = IMUX_LOGICIN[29];
				input A2 = IMUX_LOGICIN[30];
				input A3 = IMUX_LOGICIN[31];
				input A4 = IMUX_LOGICIN[32];
				input A5 = IMUX_LOGICIN[33];
				input A6 = IMUX_LOGICIN[34];
				input B1 = IMUX_LOGICIN[37];
				input B2 = IMUX_LOGICIN[38];
				input B3 = IMUX_LOGICIN[39];
				input B4 = IMUX_LOGICIN[40];
				input B5 = IMUX_LOGICIN[41];
				input B6 = IMUX_LOGICIN[42];
				input C1 = IMUX_LOGICIN[45];
				input C2 = IMUX_LOGICIN[46];
				input C3 = IMUX_LOGICIN[47];
				input C4 = IMUX_LOGICIN[48];
				input C5 = IMUX_LOGICIN[49];
				input C6 = IMUX_LOGICIN[50];
				input D1 = IMUX_LOGICIN[54];
				input D2 = IMUX_LOGICIN[55];
				input D3 = IMUX_LOGICIN[56];
				input D4 = IMUX_LOGICIN[57];
				input D5 = IMUX_LOGICIN[58];
				input D6 = IMUX_LOGICIN[59];
				input AX = IMUX_LOGICIN[35];
				input BX = IMUX_LOGICIN[43];
				input CX = IMUX_LOGICIN[52];
				input DX = IMUX_LOGICIN[60];
				input CLK = ^IMUX_CLK[1] @MAIN[25][28];
				input SR = IMUX_SR[1];
				input CE = IMUX_LOGICIN[51];
				output A = OUT[12];
				output B = OUT[15];
				output C = OUT[18];
				output D = OUT[21];
				output AQ = OUT[14];
				output BQ = OUT[17];
				output CQ = OUT[20];
				output DQ = OUT[23];
				output AMUX = OUT[13];
				output BMUX = OUT[16];
				output CMUX = OUT[19];
				output DMUX = OUT[22];
				attribute A6LUT @[MAIN[23][26], MAIN[23][27], MAIN[24][26], MAIN[24][27], MAIN[23][24], MAIN[23][25], MAIN[24][24], MAIN[24][25], MAIN[23][28], MAIN[23][29], MAIN[24][28], MAIN[24][29], MAIN[23][30], MAIN[23][31], MAIN[24][30], MAIN[24][31], MAIN[23][18], MAIN[23][19], MAIN[24][18], MAIN[24][19], MAIN[23][16], MAIN[23][17], MAIN[24][16], MAIN[24][17], MAIN[23][20], MAIN[23][21], MAIN[24][20], MAIN[24][21], MAIN[23][22], MAIN[23][23], MAIN[24][22], MAIN[24][23], MAIN[23][10], MAIN[23][11], MAIN[24][10], MAIN[24][11], MAIN[23][8], MAIN[23][9], MAIN[24][8], MAIN[24][9], MAIN[23][12], MAIN[23][13], MAIN[24][12], MAIN[24][13], MAIN[23][14], MAIN[23][15], MAIN[24][14], MAIN[24][15], MAIN[23][2], MAIN[23][3], MAIN[24][2], MAIN[24][3], MAIN[23][0], MAIN[23][1], MAIN[24][0], MAIN[24][1], MAIN[23][4], MAIN[23][5], MAIN[24][4], MAIN[24][5], MAIN[23][6], MAIN[23][7], MAIN[24][6], MAIN[24][7]];
				attribute B6LUT @[MAIN[21][5], MAIN[21][4], MAIN[22][5], MAIN[22][4], MAIN[21][7], MAIN[21][6], MAIN[22][7], MAIN[22][6], MAIN[21][3], MAIN[21][2], MAIN[22][3], MAIN[22][2], MAIN[21][1], MAIN[21][0], MAIN[22][1], MAIN[22][0], MAIN[21][13], MAIN[21][12], MAIN[22][13], MAIN[22][12], MAIN[21][15], MAIN[21][14], MAIN[22][15], MAIN[22][14], MAIN[21][11], MAIN[21][10], MAIN[22][11], MAIN[22][10], MAIN[21][9], MAIN[21][8], MAIN[22][9], MAIN[22][8], MAIN[21][21], MAIN[21][20], MAIN[22][21], MAIN[22][20], MAIN[21][23], MAIN[21][22], MAIN[22][23], MAIN[22][22], MAIN[21][19], MAIN[21][18], MAIN[22][19], MAIN[22][18], MAIN[21][17], MAIN[21][16], MAIN[22][17], MAIN[22][16], MAIN[21][29], MAIN[21][28], MAIN[22][29], MAIN[22][28], MAIN[21][31], MAIN[21][30], MAIN[22][31], MAIN[22][30], MAIN[21][27], MAIN[21][26], MAIN[22][27], MAIN[22][26], MAIN[21][25], MAIN[21][24], MAIN[22][25], MAIN[22][24]];
				attribute C6LUT @[MAIN[23][58], MAIN[23][59], MAIN[24][58], MAIN[24][59], MAIN[23][56], MAIN[23][57], MAIN[24][56], MAIN[24][57], MAIN[23][60], MAIN[23][61], MAIN[24][60], MAIN[24][61], MAIN[23][62], MAIN[23][63], MAIN[24][62], MAIN[24][63], MAIN[23][50], MAIN[23][51], MAIN[24][50], MAIN[24][51], MAIN[23][48], MAIN[23][49], MAIN[24][48], MAIN[24][49], MAIN[23][52], MAIN[23][53], MAIN[24][52], MAIN[24][53], MAIN[23][54], MAIN[23][55], MAIN[24][54], MAIN[24][55], MAIN[23][42], MAIN[23][43], MAIN[24][42], MAIN[24][43], MAIN[23][40], MAIN[23][41], MAIN[24][40], MAIN[24][41], MAIN[23][44], MAIN[23][45], MAIN[24][44], MAIN[24][45], MAIN[23][46], MAIN[23][47], MAIN[24][46], MAIN[24][47], MAIN[23][34], MAIN[23][35], MAIN[24][34], MAIN[24][35], MAIN[23][32], MAIN[23][33], MAIN[24][32], MAIN[24][33], MAIN[23][36], MAIN[23][37], MAIN[24][36], MAIN[24][37], MAIN[23][38], MAIN[23][39], MAIN[24][38], MAIN[24][39]];
				attribute D6LUT @[MAIN[21][37], MAIN[21][36], MAIN[22][37], MAIN[22][36], MAIN[21][39], MAIN[21][38], MAIN[22][39], MAIN[22][38], MAIN[21][35], MAIN[21][34], MAIN[22][35], MAIN[22][34], MAIN[21][33], MAIN[21][32], MAIN[22][33], MAIN[22][32], MAIN[21][45], MAIN[21][44], MAIN[22][45], MAIN[22][44], MAIN[21][47], MAIN[21][46], MAIN[22][47], MAIN[22][46], MAIN[21][43], MAIN[21][42], MAIN[22][43], MAIN[22][42], MAIN[21][41], MAIN[21][40], MAIN[22][41], MAIN[22][40], MAIN[21][53], MAIN[21][52], MAIN[22][53], MAIN[22][52], MAIN[21][55], MAIN[21][54], MAIN[22][55], MAIN[22][54], MAIN[21][51], MAIN[21][50], MAIN[22][51], MAIN[22][50], MAIN[21][49], MAIN[21][48], MAIN[22][49], MAIN[22][48], MAIN[21][61], MAIN[21][60], MAIN[22][61], MAIN[22][60], MAIN[21][63], MAIN[21][62], MAIN[22][63], MAIN[22][62], MAIN[21][59], MAIN[21][58], MAIN[22][59], MAIN[22][58], MAIN[21][57], MAIN[21][56], MAIN[22][57], MAIN[22][56]];
				attribute PRECYINIT @[MAIN[25][14], MAIN[25][11]] {
					CONST_0 = 0b00,
					CONST_1 = 0b01,
					AX = 0b10,
				}
				attribute CYINIT @[MAIN[25][12]] {
					PRECYINIT = 0b0,
					CIN = 0b1,
				}
				attribute MUX_ACY0 @[MAIN[25][9]] {
					AX = 0b0,
					O5 = 0b1,
				}
				attribute MUX_BCY0 @[MAIN[25][15]] {
					BX = 0b0,
					O5 = 0b1,
				}
				attribute MUX_CCY0 @[MAIN[25][49]] {
					CX = 0b0,
					O5 = 0b1,
				}
				attribute MUX_DCY0 @[MAIN[25][55]] {
					DX = 0b0,
					O5 = 0b1,
				}
				attribute MUX_FFA @[MAIN[25][6], MAIN[25][4], MAIN[25][5], MAIN[25][7]] {
					AX = 0b0011,
					O6 = 0b0000,
					O5 = 0b0100,
					XOR = 0b1001,
					CY = 0b1101,
					F7 = 0b0111,
				}
				attribute MUX_FFB @[MAIN[25][27], MAIN[25][25], MAIN[25][24], MAIN[25][26]] {
					BX = 0b0011,
					O6 = 0b0000,
					O5 = 0b0100,
					XOR = 0b1001,
					CY = 0b1101,
					F8 = 0b0111,
				}
				attribute MUX_FFC @[MAIN[25][40], MAIN[25][42], MAIN[25][43], MAIN[25][41]] {
					CX = 0b0011,
					O6 = 0b0000,
					O5 = 0b0100,
					XOR = 0b1001,
					CY = 0b1101,
					F7 = 0b0111,
				}
				attribute MUX_FFD @[MAIN[25][58], MAIN[25][57], MAIN[25][56], MAIN[25][59]] {
					DX = 0b1010,
					O6 = 0b0000,
					O5 = 0b0001,
					XOR = 0b0110,
					CY = 0b0111,
				}
				attribute FF_LATCH @MAIN[25][38];
				attribute FF_SR_ENABLE @MAIN[25][37];
				attribute FF_SR_SYNC @MAIN[25][36];
				attribute FF_CE_ENABLE @MAIN[25][35];
				attribute FFA_SRINIT @[MAIN[25][8]];
				attribute FFB_SRINIT @[MAIN[25][10]];
				attribute FFC_SRINIT @[MAIN[25][51]];
				attribute FFD_SRINIT @[MAIN[25][52]];
				attribute FFA5_SRINIT @[MAIN[20][16]];
				attribute FFB5_SRINIT @[MAIN[20][23]];
				attribute FFC5_SRINIT @[MAIN[20][42]];
				attribute FFD5_SRINIT @[MAIN[20][47]];
				attribute MUX_AOUT @[MAIN[25][2], MAIN[25][1], MAIN[25][0], MAIN[25][3]] {
					NONE = 0b0000,
					A5Q = 0b0001,
					O6 = 0b0010,
					O5 = 0b1010,
					XOR = 0b0100,
					CY = 0b1100,
					F7 = 0b1001,
				}
				attribute MUX_BOUT @[MAIN[25][23], MAIN[25][21], MAIN[25][20], MAIN[25][22]] {
					NONE = 0b0000,
					B5Q = 0b0001,
					O6 = 0b0010,
					O5 = 0b1010,
					XOR = 0b0100,
					CY = 0b1100,
					F8 = 0b1001,
				}
				attribute MUX_COUT @[MAIN[25][44], MAIN[25][47], MAIN[25][46], MAIN[25][45]] {
					NONE = 0b0000,
					C5Q = 0b0001,
					O6 = 0b0010,
					O5 = 0b1010,
					XOR = 0b0100,
					CY = 0b1100,
					F7 = 0b1001,
				}
				attribute MUX_DOUT @[MAIN[25][61], MAIN[25][60], MAIN[25][62], MAIN[25][63]] {
					NONE = 0b0000,
					D5Q = 0b0100,
					O6 = 0b0001,
					O5 = 0b1001,
					XOR = 0b0010,
					CY = 0b1010,
				}
			}

			bel SLICE[1] {
				input A1 = IMUX_LOGICIN[0];
				input A2 = IMUX_LOGICIN[1];
				input A3 = IMUX_LOGICIN[2];
				input A4 = IMUX_LOGICIN[3];
				input A5 = IMUX_LOGICIN[4];
				input A6 = IMUX_LOGICIN[5];
				input B1 = IMUX_LOGICIN[7];
				input B2 = IMUX_LOGICIN[8];
				input B3 = IMUX_LOGICIN[9];
				input B4 = IMUX_LOGICIN[10];
				input B5 = IMUX_LOGICIN[11];
				input B6 = IMUX_LOGICIN[12];
				input C1 = IMUX_LOGICIN[14];
				input C2 = IMUX_LOGICIN[15];
				input C3 = IMUX_LOGICIN[16];
				input C4 = IMUX_LOGICIN[17];
				input C5 = IMUX_LOGICIN[18];
				input C6 = IMUX_LOGICIN[19];
				input D1 = IMUX_LOGICIN[22];
				input D2 = IMUX_LOGICIN[23];
				input D3 = IMUX_LOGICIN[24];
				input D4 = IMUX_LOGICIN[25];
				input D5 = IMUX_LOGICIN[26];
				input D6 = IMUX_LOGICIN[27];
				input AX = IMUX_LOGICIN[6];
				input BX = IMUX_LOGICIN[13];
				input CX = IMUX_LOGICIN[21];
				input DX = IMUX_LOGICIN[28];
				input CLK = ^IMUX_CLK[0] @MAIN[25][39];
				input SR = IMUX_SR[0];
				input CE = IMUX_LOGICIN[20];
				output A = OUT[0];
				output B = OUT[3];
				output C = OUT[6];
				output D = OUT[9];
				output AQ = OUT[2];
				output BQ = OUT[5];
				output CQ = OUT[8];
				output DQ = OUT[11];
				output AMUX = OUT[1];
				output BMUX = OUT[4];
				output CMUX = OUT[7];
				output DMUX = OUT[10];
				attribute A6LUT @[MAIN[26][5], MAIN[26][4], MAIN[27][5], MAIN[27][4], MAIN[26][7], MAIN[26][6], MAIN[27][7], MAIN[27][6], MAIN[26][3], MAIN[26][2], MAIN[27][3], MAIN[27][2], MAIN[26][1], MAIN[26][0], MAIN[27][1], MAIN[27][0], MAIN[26][13], MAIN[26][12], MAIN[27][13], MAIN[27][12], MAIN[26][15], MAIN[26][14], MAIN[27][15], MAIN[27][14], MAIN[26][11], MAIN[26][10], MAIN[27][11], MAIN[27][10], MAIN[26][9], MAIN[26][8], MAIN[27][9], MAIN[27][8], MAIN[26][21], MAIN[26][20], MAIN[27][21], MAIN[27][20], MAIN[26][23], MAIN[26][22], MAIN[27][23], MAIN[27][22], MAIN[26][19], MAIN[26][18], MAIN[27][19], MAIN[27][18], MAIN[26][17], MAIN[26][16], MAIN[27][17], MAIN[27][16], MAIN[26][29], MAIN[26][28], MAIN[27][29], MAIN[27][28], MAIN[26][31], MAIN[26][30], MAIN[27][31], MAIN[27][30], MAIN[26][27], MAIN[26][26], MAIN[27][27], MAIN[27][26], MAIN[26][25], MAIN[26][24], MAIN[27][25], MAIN[27][24]];
				attribute B6LUT @[MAIN[28][5], MAIN[28][4], MAIN[29][5], MAIN[29][4], MAIN[28][7], MAIN[28][6], MAIN[29][7], MAIN[29][6], MAIN[28][3], MAIN[28][2], MAIN[29][3], MAIN[29][2], MAIN[28][1], MAIN[28][0], MAIN[29][1], MAIN[29][0], MAIN[28][13], MAIN[28][12], MAIN[29][13], MAIN[29][12], MAIN[28][15], MAIN[28][14], MAIN[29][15], MAIN[29][14], MAIN[28][11], MAIN[28][10], MAIN[29][11], MAIN[29][10], MAIN[28][9], MAIN[28][8], MAIN[29][9], MAIN[29][8], MAIN[28][21], MAIN[28][20], MAIN[29][21], MAIN[29][20], MAIN[28][23], MAIN[28][22], MAIN[29][23], MAIN[29][22], MAIN[28][19], MAIN[28][18], MAIN[29][19], MAIN[29][18], MAIN[28][17], MAIN[28][16], MAIN[29][17], MAIN[29][16], MAIN[28][29], MAIN[28][28], MAIN[29][29], MAIN[29][28], MAIN[28][31], MAIN[28][30], MAIN[29][31], MAIN[29][30], MAIN[28][27], MAIN[28][26], MAIN[29][27], MAIN[29][26], MAIN[28][25], MAIN[28][24], MAIN[29][25], MAIN[29][24]];
				attribute C6LUT @[MAIN[26][58], MAIN[26][59], MAIN[27][58], MAIN[27][59], MAIN[26][56], MAIN[26][57], MAIN[27][56], MAIN[27][57], MAIN[26][60], MAIN[26][61], MAIN[27][60], MAIN[27][61], MAIN[26][62], MAIN[26][63], MAIN[27][62], MAIN[27][63], MAIN[26][50], MAIN[26][51], MAIN[27][50], MAIN[27][51], MAIN[26][48], MAIN[26][49], MAIN[27][48], MAIN[27][49], MAIN[26][52], MAIN[26][53], MAIN[27][52], MAIN[27][53], MAIN[26][54], MAIN[26][55], MAIN[27][54], MAIN[27][55], MAIN[26][42], MAIN[26][43], MAIN[27][42], MAIN[27][43], MAIN[26][40], MAIN[26][41], MAIN[27][40], MAIN[27][41], MAIN[26][44], MAIN[26][45], MAIN[27][44], MAIN[27][45], MAIN[26][46], MAIN[26][47], MAIN[27][46], MAIN[27][47], MAIN[26][34], MAIN[26][35], MAIN[27][34], MAIN[27][35], MAIN[26][32], MAIN[26][33], MAIN[27][32], MAIN[27][33], MAIN[26][36], MAIN[26][37], MAIN[27][36], MAIN[27][37], MAIN[26][38], MAIN[26][39], MAIN[27][38], MAIN[27][39]];
				attribute D6LUT @[MAIN[28][58], MAIN[28][59], MAIN[29][58], MAIN[29][59], MAIN[28][56], MAIN[28][57], MAIN[29][56], MAIN[29][57], MAIN[28][60], MAIN[28][61], MAIN[29][60], MAIN[29][61], MAIN[28][62], MAIN[28][63], MAIN[29][62], MAIN[29][63], MAIN[28][50], MAIN[28][51], MAIN[29][50], MAIN[29][51], MAIN[28][48], MAIN[28][49], MAIN[29][48], MAIN[29][49], MAIN[28][52], MAIN[28][53], MAIN[29][52], MAIN[29][53], MAIN[28][54], MAIN[28][55], MAIN[29][54], MAIN[29][55], MAIN[28][42], MAIN[28][43], MAIN[29][42], MAIN[29][43], MAIN[28][40], MAIN[28][41], MAIN[29][40], MAIN[29][41], MAIN[28][44], MAIN[28][45], MAIN[29][44], MAIN[29][45], MAIN[28][46], MAIN[28][47], MAIN[29][46], MAIN[29][47], MAIN[28][34], MAIN[28][35], MAIN[29][34], MAIN[29][35], MAIN[28][32], MAIN[28][33], MAIN[29][32], MAIN[29][33], MAIN[28][36], MAIN[28][37], MAIN[29][36], MAIN[29][37], MAIN[28][38], MAIN[28][39], MAIN[29][38], MAIN[29][39]];
				attribute MUX_FFA @[MAIN[25][18]] {
					AX = 0b1,
					O6 = 0b0,
				}
				attribute MUX_FFB @[MAIN[25][19]] {
					BX = 0b1,
					O6 = 0b0,
				}
				attribute MUX_FFC @[MAIN[25][33]] {
					CX = 0b1,
					O6 = 0b0,
				}
				attribute MUX_FFD @[MAIN[25][34]] {
					DX = 0b1,
					O6 = 0b0,
				}
				attribute FF_LATCH @MAIN[25][29];
				attribute FF_SR_ENABLE @MAIN[25][31];
				attribute FF_SR_SYNC @MAIN[25][30];
				attribute FF_CE_ENABLE @MAIN[25][32];
				attribute FFA_SRINIT @[MAIN[25][13]];
				attribute FFB_SRINIT @[MAIN[25][17]];
				attribute FFC_SRINIT @[MAIN[20][41]];
				attribute FFD_SRINIT @[MAIN[25][50]];
				attribute FFA5_SRINIT @[MAIN[20][17]];
				attribute FFB5_SRINIT @[MAIN[20][21]];
				attribute FFC5_SRINIT @[MAIN[20][40]];
				attribute FFD5_SRINIT @[MAIN[20][46]];
				attribute MUX_AOUT @[MAIN[25][16]] {
					A5Q = 0b0,
					O5 = 0b1,
				}
				attribute MUX_BOUT @[MAIN[25][48]] {
					B5Q = 0b0,
					O5 = 0b1,
				}
				attribute MUX_COUT @[MAIN[25][53]] {
					C5Q = 0b0,
					O5 = 0b1,
				}
				attribute MUX_DOUT @[MAIN[25][54]] {
					D5Q = 0b0,
					O5 = 0b1,
				}
			}

			// wire IMUX_CLK[0]                    SLICE[1].CLK
			// wire IMUX_CLK[1]                    SLICE[0].CLK
			// wire IMUX_SR[0]                     SLICE[1].SR
			// wire IMUX_SR[1]                     SLICE[0].SR
			// wire IMUX_LOGICIN[0]                SLICE[1].A1
			// wire IMUX_LOGICIN[1]                SLICE[1].A2
			// wire IMUX_LOGICIN[2]                SLICE[1].A3
			// wire IMUX_LOGICIN[3]                SLICE[1].A4
			// wire IMUX_LOGICIN[4]                SLICE[1].A5
			// wire IMUX_LOGICIN[5]                SLICE[1].A6
			// wire IMUX_LOGICIN[6]                SLICE[1].AX
			// wire IMUX_LOGICIN[7]                SLICE[1].B1
			// wire IMUX_LOGICIN[8]                SLICE[1].B2
			// wire IMUX_LOGICIN[9]                SLICE[1].B3
			// wire IMUX_LOGICIN[10]               SLICE[1].B4
			// wire IMUX_LOGICIN[11]               SLICE[1].B5
			// wire IMUX_LOGICIN[12]               SLICE[1].B6
			// wire IMUX_LOGICIN[13]               SLICE[1].BX
			// wire IMUX_LOGICIN[14]               SLICE[1].C1
			// wire IMUX_LOGICIN[15]               SLICE[1].C2
			// wire IMUX_LOGICIN[16]               SLICE[1].C3
			// wire IMUX_LOGICIN[17]               SLICE[1].C4
			// wire IMUX_LOGICIN[18]               SLICE[1].C5
			// wire IMUX_LOGICIN[19]               SLICE[1].C6
			// wire IMUX_LOGICIN[20]               SLICE[1].CE
			// wire IMUX_LOGICIN[21]               SLICE[1].CX
			// wire IMUX_LOGICIN[22]               SLICE[1].D1
			// wire IMUX_LOGICIN[23]               SLICE[1].D2
			// wire IMUX_LOGICIN[24]               SLICE[1].D3
			// wire IMUX_LOGICIN[25]               SLICE[1].D4
			// wire IMUX_LOGICIN[26]               SLICE[1].D5
			// wire IMUX_LOGICIN[27]               SLICE[1].D6
			// wire IMUX_LOGICIN[28]               SLICE[1].DX
			// wire IMUX_LOGICIN[29]               SLICE[0].A1
			// wire IMUX_LOGICIN[30]               SLICE[0].A2
			// wire IMUX_LOGICIN[31]               SLICE[0].A3
			// wire IMUX_LOGICIN[32]               SLICE[0].A4
			// wire IMUX_LOGICIN[33]               SLICE[0].A5
			// wire IMUX_LOGICIN[34]               SLICE[0].A6
			// wire IMUX_LOGICIN[35]               SLICE[0].AX
			// wire IMUX_LOGICIN[37]               SLICE[0].B1
			// wire IMUX_LOGICIN[38]               SLICE[0].B2
			// wire IMUX_LOGICIN[39]               SLICE[0].B3
			// wire IMUX_LOGICIN[40]               SLICE[0].B4
			// wire IMUX_LOGICIN[41]               SLICE[0].B5
			// wire IMUX_LOGICIN[42]               SLICE[0].B6
			// wire IMUX_LOGICIN[43]               SLICE[0].BX
			// wire IMUX_LOGICIN[45]               SLICE[0].C1
			// wire IMUX_LOGICIN[46]               SLICE[0].C2
			// wire IMUX_LOGICIN[47]               SLICE[0].C3
			// wire IMUX_LOGICIN[48]               SLICE[0].C4
			// wire IMUX_LOGICIN[49]               SLICE[0].C5
			// wire IMUX_LOGICIN[50]               SLICE[0].C6
			// wire IMUX_LOGICIN[51]               SLICE[0].CE
			// wire IMUX_LOGICIN[52]               SLICE[0].CX
			// wire IMUX_LOGICIN[54]               SLICE[0].D1
			// wire IMUX_LOGICIN[55]               SLICE[0].D2
			// wire IMUX_LOGICIN[56]               SLICE[0].D3
			// wire IMUX_LOGICIN[57]               SLICE[0].D4
			// wire IMUX_LOGICIN[58]               SLICE[0].D5
			// wire IMUX_LOGICIN[59]               SLICE[0].D6
			// wire IMUX_LOGICIN[60]               SLICE[0].DX
			// wire OUT[0]                         SLICE[1].A
			// wire OUT[1]                         SLICE[1].AMUX
			// wire OUT[2]                         SLICE[1].AQ
			// wire OUT[3]                         SLICE[1].B
			// wire OUT[4]                         SLICE[1].BMUX
			// wire OUT[5]                         SLICE[1].BQ
			// wire OUT[6]                         SLICE[1].C
			// wire OUT[7]                         SLICE[1].CMUX
			// wire OUT[8]                         SLICE[1].CQ
			// wire OUT[9]                         SLICE[1].D
			// wire OUT[10]                        SLICE[1].DMUX
			// wire OUT[11]                        SLICE[1].DQ
			// wire OUT[12]                        SLICE[0].A
			// wire OUT[13]                        SLICE[0].AMUX
			// wire OUT[14]                        SLICE[0].AQ
			// wire OUT[15]                        SLICE[0].B
			// wire OUT[16]                        SLICE[0].BMUX
			// wire OUT[17]                        SLICE[0].BQ
			// wire OUT[18]                        SLICE[0].C
			// wire OUT[19]                        SLICE[0].CMUX
			// wire OUT[20]                        SLICE[0].CQ
			// wire OUT[21]                        SLICE[0].D
			// wire OUT[22]                        SLICE[0].DMUX
			// wire OUT[23]                        SLICE[0].DQ
		}

		tile_class CLEXM {
			cell CELL;
			bitrect MAIN: Vertical (31, rev 64);

			bel SLICE[0] {
				input A1 = IMUX_LOGICIN[29];
				input A2 = IMUX_LOGICIN[30];
				input A3 = IMUX_LOGICIN[31];
				input A4 = IMUX_LOGICIN[32];
				input A5 = IMUX_LOGICIN[33];
				input A6 = IMUX_LOGICIN[34];
				input B1 = IMUX_LOGICIN[37];
				input B2 = IMUX_LOGICIN[38];
				input B3 = IMUX_LOGICIN[39];
				input B4 = IMUX_LOGICIN[40];
				input B5 = IMUX_LOGICIN[41];
				input B6 = IMUX_LOGICIN[42];
				input C1 = IMUX_LOGICIN[45];
				input C2 = IMUX_LOGICIN[46];
				input C3 = IMUX_LOGICIN[47];
				input C4 = IMUX_LOGICIN[48];
				input C5 = IMUX_LOGICIN[49];
				input C6 = IMUX_LOGICIN[50];
				input D1 = IMUX_LOGICIN[54];
				input D2 = IMUX_LOGICIN[55];
				input D3 = IMUX_LOGICIN[56];
				input D4 = IMUX_LOGICIN[57];
				input D5 = IMUX_LOGICIN[58];
				input D6 = IMUX_LOGICIN[59];
				input AX = IMUX_LOGICIN[35];
				input BX = IMUX_LOGICIN[43];
				input CX = IMUX_LOGICIN[52];
				input DX = IMUX_LOGICIN[60];
				input AI = IMUX_LOGICIN[36];
				input BI = IMUX_LOGICIN[44];
				input CI = IMUX_LOGICIN[53];
				input DI = IMUX_LOGICIN[61];
				input CLK = ^IMUX_CLK[1] @MAIN[26][28];
				input SR = IMUX_SR[1];
				input CE = IMUX_LOGICIN[51];
				input WE = IMUX_LOGICIN[62];
				output A = OUT[12];
				output B = OUT[15];
				output C = OUT[18];
				output D = OUT[21];
				output AQ = OUT[14];
				output BQ = OUT[17];
				output CQ = OUT[20];
				output DQ = OUT[23];
				output AMUX = OUT[13];
				output BMUX = OUT[16];
				output CMUX = OUT[19];
				output DMUX = OUT[22];
				attribute A6LUT @[MAIN[24][2], MAIN[24][3], MAIN[25][2], MAIN[25][3], MAIN[24][1], MAIN[24][0], MAIN[25][1], MAIN[25][0], MAIN[24][5], MAIN[24][4], MAIN[25][5], MAIN[25][4], MAIN[24][6], MAIN[24][7], MAIN[25][6], MAIN[25][7], MAIN[24][10], MAIN[24][11], MAIN[25][10], MAIN[25][11], MAIN[24][9], MAIN[24][8], MAIN[25][9], MAIN[25][8], MAIN[24][13], MAIN[24][12], MAIN[25][13], MAIN[25][12], MAIN[24][14], MAIN[24][15], MAIN[25][14], MAIN[25][15], MAIN[24][18], MAIN[24][19], MAIN[25][18], MAIN[25][19], MAIN[24][17], MAIN[24][16], MAIN[25][17], MAIN[25][16], MAIN[24][21], MAIN[24][20], MAIN[25][21], MAIN[25][20], MAIN[24][22], MAIN[24][23], MAIN[25][22], MAIN[25][23], MAIN[24][26], MAIN[24][27], MAIN[25][26], MAIN[25][27], MAIN[24][25], MAIN[24][24], MAIN[25][25], MAIN[25][24], MAIN[24][29], MAIN[24][28], MAIN[25][29], MAIN[25][28], MAIN[24][30], MAIN[24][31], MAIN[25][30], MAIN[25][31]];
				attribute B6LUT @[MAIN[21][29], MAIN[21][28], MAIN[22][29], MAIN[22][28], MAIN[21][30], MAIN[21][31], MAIN[22][30], MAIN[22][31], MAIN[21][26], MAIN[21][27], MAIN[22][26], MAIN[22][27], MAIN[21][25], MAIN[21][24], MAIN[22][25], MAIN[22][24], MAIN[21][21], MAIN[21][20], MAIN[22][21], MAIN[22][20], MAIN[21][22], MAIN[21][23], MAIN[22][22], MAIN[22][23], MAIN[21][18], MAIN[21][19], MAIN[22][18], MAIN[22][19], MAIN[21][17], MAIN[21][16], MAIN[22][17], MAIN[22][16], MAIN[21][13], MAIN[21][12], MAIN[22][13], MAIN[22][12], MAIN[21][14], MAIN[21][15], MAIN[22][14], MAIN[22][15], MAIN[21][10], MAIN[21][11], MAIN[22][10], MAIN[22][11], MAIN[21][9], MAIN[21][8], MAIN[22][9], MAIN[22][8], MAIN[21][5], MAIN[21][4], MAIN[22][5], MAIN[22][4], MAIN[21][6], MAIN[21][7], MAIN[22][6], MAIN[22][7], MAIN[21][2], MAIN[21][3], MAIN[22][2], MAIN[22][3], MAIN[21][1], MAIN[21][0], MAIN[22][1], MAIN[22][0]];
				attribute C6LUT @[MAIN[24][34], MAIN[24][35], MAIN[25][34], MAIN[25][35], MAIN[24][33], MAIN[24][32], MAIN[25][33], MAIN[25][32], MAIN[24][37], MAIN[24][36], MAIN[25][37], MAIN[25][36], MAIN[24][38], MAIN[24][39], MAIN[25][38], MAIN[25][39], MAIN[24][42], MAIN[24][43], MAIN[25][42], MAIN[25][43], MAIN[24][41], MAIN[24][40], MAIN[25][41], MAIN[25][40], MAIN[24][45], MAIN[24][44], MAIN[25][45], MAIN[25][44], MAIN[24][46], MAIN[24][47], MAIN[25][46], MAIN[25][47], MAIN[24][50], MAIN[24][51], MAIN[25][50], MAIN[25][51], MAIN[24][49], MAIN[24][48], MAIN[25][49], MAIN[25][48], MAIN[24][53], MAIN[24][52], MAIN[25][53], MAIN[25][52], MAIN[24][54], MAIN[24][55], MAIN[25][54], MAIN[25][55], MAIN[24][58], MAIN[24][59], MAIN[25][58], MAIN[25][59], MAIN[24][57], MAIN[24][56], MAIN[25][57], MAIN[25][56], MAIN[24][61], MAIN[24][60], MAIN[25][61], MAIN[25][60], MAIN[24][62], MAIN[24][63], MAIN[25][62], MAIN[25][63]];
				attribute D6LUT @[MAIN[21][61], MAIN[21][60], MAIN[22][61], MAIN[22][60], MAIN[21][62], MAIN[21][63], MAIN[22][62], MAIN[22][63], MAIN[21][58], MAIN[21][59], MAIN[22][58], MAIN[22][59], MAIN[21][57], MAIN[21][56], MAIN[22][57], MAIN[22][56], MAIN[21][53], MAIN[21][52], MAIN[22][53], MAIN[22][52], MAIN[21][54], MAIN[21][55], MAIN[22][54], MAIN[22][55], MAIN[21][50], MAIN[21][51], MAIN[22][50], MAIN[22][51], MAIN[21][49], MAIN[21][48], MAIN[22][49], MAIN[22][48], MAIN[21][45], MAIN[21][44], MAIN[22][45], MAIN[22][44], MAIN[21][46], MAIN[21][47], MAIN[22][46], MAIN[22][47], MAIN[21][42], MAIN[21][43], MAIN[22][42], MAIN[22][43], MAIN[21][41], MAIN[21][40], MAIN[22][41], MAIN[22][40], MAIN[21][37], MAIN[21][36], MAIN[22][37], MAIN[22][36], MAIN[21][38], MAIN[21][39], MAIN[22][38], MAIN[22][39], MAIN[21][34], MAIN[21][35], MAIN[22][34], MAIN[22][35], MAIN[21][33], MAIN[21][32], MAIN[22][33], MAIN[22][32]];
				attribute MUX_ADI1 @[MAIN[23][2]] {
					ALT = 0b0,
					AX = 0b1,
				}
				attribute MUX_BDI1 @[MAIN[23][7]] {
					ALT = 0b0,
					BX = 0b1,
				}
				attribute MUX_CDI1 @[MAIN[23][57]] {
					ALT = 0b0,
					CX = 0b1,
				}
				attribute MUX_WE @[MAIN[23][23]] {
					WE = 0b0,
					CE = 0b1,
				}
				attribute ARAMMODE @[MAIN[23][13], MAIN[23][1], MAIN[23][12]] {
					NONE = 0b000,
					RAM64 = 0b001,
					RAM32 = 0b011,
					SRL32 = 0b100,
					SRL16 = 0b110,
				}
				attribute BRAMMODE @[MAIN[23][18], MAIN[23][8], MAIN[23][19]] {
					NONE = 0b000,
					RAM64 = 0b001,
					RAM32 = 0b011,
					SRL32 = 0b100,
					SRL16 = 0b110,
				}
				attribute CRAMMODE @[MAIN[23][51], MAIN[23][56], MAIN[23][52]] {
					NONE = 0b000,
					RAM64 = 0b001,
					RAM32 = 0b011,
					SRL32 = 0b100,
					SRL16 = 0b110,
				}
				attribute DRAMMODE @[MAIN[23][46], MAIN[23][62], MAIN[23][45]] {
					NONE = 0b000,
					RAM64 = 0b001,
					RAM32 = 0b011,
					SRL32 = 0b100,
					SRL16 = 0b110,
				}
				attribute WA7USED @MAIN[23][25];
				attribute WA8USED @MAIN[23][26];
				attribute PRECYINIT @[MAIN[26][14], MAIN[26][11]] {
					CONST_0 = 0b00,
					CONST_1 = 0b01,
					AX = 0b10,
				}
				attribute CYINIT @[MAIN[26][12]] {
					PRECYINIT = 0b0,
					CIN = 0b1,
				}
				attribute MUX_ACY0 @[MAIN[26][9]] {
					AX = 0b0,
					O5 = 0b1,
				}
				attribute MUX_BCY0 @[MAIN[26][15]] {
					BX = 0b0,
					O5 = 0b1,
				}
				attribute MUX_CCY0 @[MAIN[26][49]] {
					CX = 0b0,
					O5 = 0b1,
				}
				attribute MUX_DCY0 @[MAIN[26][55]] {
					DX = 0b0,
					O5 = 0b1,
				}
				attribute MUX_FFA @[MAIN[26][6], MAIN[26][4], MAIN[26][5], MAIN[26][7]] {
					AX = 0b0011,
					O6 = 0b0000,
					O5 = 0b0100,
					XOR = 0b1001,
					CY = 0b1101,
					F7 = 0b0111,
				}
				attribute MUX_FFB @[MAIN[26][27], MAIN[26][25], MAIN[26][24], MAIN[26][26]] {
					BX = 0b0011,
					O6 = 0b0000,
					O5 = 0b0100,
					XOR = 0b1001,
					CY = 0b1101,
					F8 = 0b0111,
				}
				attribute MUX_FFC @[MAIN[26][40], MAIN[26][42], MAIN[26][43], MAIN[26][41]] {
					CX = 0b0011,
					O6 = 0b0000,
					O5 = 0b0100,
					XOR = 0b1001,
					CY = 0b1101,
					F7 = 0b0111,
				}
				attribute MUX_FFD @[MAIN[26][57], MAIN[26][59], MAIN[26][58], MAIN[26][56]] {
					DX = 0b0011,
					O6 = 0b0000,
					O5 = 0b0100,
					XOR = 0b1001,
					CY = 0b1101,
					MC31 = 0b0111,
				}
				attribute FF_LATCH @MAIN[26][38];
				attribute FF_SR_ENABLE @MAIN[26][37];
				attribute FF_SR_SYNC @MAIN[26][36];
				attribute FF_CE_ENABLE @MAIN[26][35];
				attribute FFA_SRINIT @[MAIN[20][18]];
				attribute FFB_SRINIT @[MAIN[26][10]];
				attribute FFC_SRINIT @[MAIN[26][51]];
				attribute FFD_SRINIT @[MAIN[26][52]];
				attribute FFA5_SRINIT @[MAIN[20][16]];
				attribute FFB5_SRINIT @[MAIN[20][23]];
				attribute FFC5_SRINIT @[MAIN[20][42]];
				attribute FFD5_SRINIT @[MAIN[20][47]];
				attribute MUX_AOUT @[MAIN[26][2], MAIN[26][1], MAIN[26][0], MAIN[26][3]] {
					NONE = 0b0000,
					A5Q = 0b0001,
					O6 = 0b0010,
					O5 = 0b1010,
					XOR = 0b0100,
					CY = 0b1100,
					F7 = 0b1001,
				}
				attribute MUX_BOUT @[MAIN[26][23], MAIN[26][21], MAIN[26][20], MAIN[26][22]] {
					NONE = 0b0000,
					B5Q = 0b0001,
					O6 = 0b0010,
					O5 = 0b1010,
					XOR = 0b0100,
					CY = 0b1100,
					F8 = 0b1001,
				}
				attribute MUX_COUT @[MAIN[26][44], MAIN[26][47], MAIN[26][46], MAIN[26][45]] {
					NONE = 0b0000,
					C5Q = 0b0001,
					O6 = 0b0010,
					O5 = 0b1010,
					XOR = 0b0100,
					CY = 0b1100,
					F7 = 0b1001,
				}
				attribute MUX_DOUT @[MAIN[26][61], MAIN[26][62], MAIN[26][63], MAIN[26][60]] {
					NONE = 0b0000,
					D5Q = 0b0001,
					O6 = 0b0010,
					O5 = 0b1010,
					XOR = 0b0100,
					CY = 0b1100,
					MC31 = 0b1001,
				}
			}

			bel SLICE[1] {
				input A1 = IMUX_LOGICIN[0];
				input A2 = IMUX_LOGICIN[1];
				input A3 = IMUX_LOGICIN[2];
				input A4 = IMUX_LOGICIN[3];
				input A5 = IMUX_LOGICIN[4];
				input A6 = IMUX_LOGICIN[5];
				input B1 = IMUX_LOGICIN[7];
				input B2 = IMUX_LOGICIN[8];
				input B3 = IMUX_LOGICIN[9];
				input B4 = IMUX_LOGICIN[10];
				input B5 = IMUX_LOGICIN[11];
				input B6 = IMUX_LOGICIN[12];
				input C1 = IMUX_LOGICIN[14];
				input C2 = IMUX_LOGICIN[15];
				input C3 = IMUX_LOGICIN[16];
				input C4 = IMUX_LOGICIN[17];
				input C5 = IMUX_LOGICIN[18];
				input C6 = IMUX_LOGICIN[19];
				input D1 = IMUX_LOGICIN[22];
				input D2 = IMUX_LOGICIN[23];
				input D3 = IMUX_LOGICIN[24];
				input D4 = IMUX_LOGICIN[25];
				input D5 = IMUX_LOGICIN[26];
				input D6 = IMUX_LOGICIN[27];
				input AX = IMUX_LOGICIN[6];
				input BX = IMUX_LOGICIN[13];
				input CX = IMUX_LOGICIN[21];
				input DX = IMUX_LOGICIN[28];
				input CLK = ^IMUX_CLK[0] @MAIN[26][39];
				input SR = IMUX_SR[0];
				input CE = IMUX_LOGICIN[20];
				output A = OUT[0];
				output B = OUT[3];
				output C = OUT[6];
				output D = OUT[9];
				output AQ = OUT[2];
				output BQ = OUT[5];
				output CQ = OUT[8];
				output DQ = OUT[11];
				output AMUX = OUT[1];
				output BMUX = OUT[4];
				output CMUX = OUT[7];
				output DMUX = OUT[10];
				attribute A6LUT @[MAIN[27][5], MAIN[27][4], MAIN[28][5], MAIN[28][4], MAIN[27][7], MAIN[27][6], MAIN[28][7], MAIN[28][6], MAIN[27][3], MAIN[27][2], MAIN[28][3], MAIN[28][2], MAIN[27][1], MAIN[27][0], MAIN[28][1], MAIN[28][0], MAIN[27][13], MAIN[27][12], MAIN[28][13], MAIN[28][12], MAIN[27][15], MAIN[27][14], MAIN[28][15], MAIN[28][14], MAIN[27][11], MAIN[27][10], MAIN[28][11], MAIN[28][10], MAIN[27][9], MAIN[27][8], MAIN[28][9], MAIN[28][8], MAIN[27][21], MAIN[27][20], MAIN[28][21], MAIN[28][20], MAIN[27][23], MAIN[27][22], MAIN[28][23], MAIN[28][22], MAIN[27][19], MAIN[27][18], MAIN[28][19], MAIN[28][18], MAIN[27][17], MAIN[27][16], MAIN[28][17], MAIN[28][16], MAIN[27][29], MAIN[27][28], MAIN[28][29], MAIN[28][28], MAIN[27][31], MAIN[27][30], MAIN[28][31], MAIN[28][30], MAIN[27][27], MAIN[27][26], MAIN[28][27], MAIN[28][26], MAIN[27][25], MAIN[27][24], MAIN[28][25], MAIN[28][24]];
				attribute B6LUT @[MAIN[29][5], MAIN[29][4], MAIN[30][5], MAIN[30][4], MAIN[29][7], MAIN[29][6], MAIN[30][7], MAIN[30][6], MAIN[29][3], MAIN[29][2], MAIN[30][3], MAIN[30][2], MAIN[29][1], MAIN[29][0], MAIN[30][1], MAIN[30][0], MAIN[29][13], MAIN[29][12], MAIN[30][13], MAIN[30][12], MAIN[29][15], MAIN[29][14], MAIN[30][15], MAIN[30][14], MAIN[29][11], MAIN[29][10], MAIN[30][11], MAIN[30][10], MAIN[29][9], MAIN[29][8], MAIN[30][9], MAIN[30][8], MAIN[29][21], MAIN[29][20], MAIN[30][21], MAIN[30][20], MAIN[29][23], MAIN[29][22], MAIN[30][23], MAIN[30][22], MAIN[29][19], MAIN[29][18], MAIN[30][19], MAIN[30][18], MAIN[29][17], MAIN[29][16], MAIN[30][17], MAIN[30][16], MAIN[29][29], MAIN[29][28], MAIN[30][29], MAIN[30][28], MAIN[29][31], MAIN[29][30], MAIN[30][31], MAIN[30][30], MAIN[29][27], MAIN[29][26], MAIN[30][27], MAIN[30][26], MAIN[29][25], MAIN[29][24], MAIN[30][25], MAIN[30][24]];
				attribute C6LUT @[MAIN[27][58], MAIN[27][59], MAIN[28][58], MAIN[28][59], MAIN[27][56], MAIN[27][57], MAIN[28][56], MAIN[28][57], MAIN[27][60], MAIN[27][61], MAIN[28][60], MAIN[28][61], MAIN[27][62], MAIN[27][63], MAIN[28][62], MAIN[28][63], MAIN[27][50], MAIN[27][51], MAIN[28][50], MAIN[28][51], MAIN[27][48], MAIN[27][49], MAIN[28][48], MAIN[28][49], MAIN[27][52], MAIN[27][53], MAIN[28][52], MAIN[28][53], MAIN[27][54], MAIN[27][55], MAIN[28][54], MAIN[28][55], MAIN[27][42], MAIN[27][43], MAIN[28][42], MAIN[28][43], MAIN[27][40], MAIN[27][41], MAIN[28][40], MAIN[28][41], MAIN[27][44], MAIN[27][45], MAIN[28][44], MAIN[28][45], MAIN[27][46], MAIN[27][47], MAIN[28][46], MAIN[28][47], MAIN[27][34], MAIN[27][35], MAIN[28][34], MAIN[28][35], MAIN[27][32], MAIN[27][33], MAIN[28][32], MAIN[28][33], MAIN[27][36], MAIN[27][37], MAIN[28][36], MAIN[28][37], MAIN[27][38], MAIN[27][39], MAIN[28][38], MAIN[28][39]];
				attribute D6LUT @[MAIN[29][58], MAIN[29][59], MAIN[30][58], MAIN[30][59], MAIN[29][56], MAIN[29][57], MAIN[30][56], MAIN[30][57], MAIN[29][60], MAIN[29][61], MAIN[30][60], MAIN[30][61], MAIN[29][62], MAIN[29][63], MAIN[30][62], MAIN[30][63], MAIN[29][50], MAIN[29][51], MAIN[30][50], MAIN[30][51], MAIN[29][48], MAIN[29][49], MAIN[30][48], MAIN[30][49], MAIN[29][52], MAIN[29][53], MAIN[30][52], MAIN[30][53], MAIN[29][54], MAIN[29][55], MAIN[30][54], MAIN[30][55], MAIN[29][42], MAIN[29][43], MAIN[30][42], MAIN[30][43], MAIN[29][40], MAIN[29][41], MAIN[30][40], MAIN[30][41], MAIN[29][44], MAIN[29][45], MAIN[30][44], MAIN[30][45], MAIN[29][46], MAIN[29][47], MAIN[30][46], MAIN[30][47], MAIN[29][34], MAIN[29][35], MAIN[30][34], MAIN[30][35], MAIN[29][32], MAIN[29][33], MAIN[30][32], MAIN[30][33], MAIN[29][36], MAIN[29][37], MAIN[30][36], MAIN[30][37], MAIN[29][38], MAIN[29][39], MAIN[30][38], MAIN[30][39]];
				attribute MUX_FFA @[MAIN[26][18]] {
					AX = 0b1,
					O6 = 0b0,
				}
				attribute MUX_FFB @[MAIN[26][19]] {
					BX = 0b1,
					O6 = 0b0,
				}
				attribute MUX_FFC @[MAIN[26][33]] {
					CX = 0b1,
					O6 = 0b0,
				}
				attribute MUX_FFD @[MAIN[26][34]] {
					DX = 0b1,
					O6 = 0b0,
				}
				attribute FF_LATCH @MAIN[26][29];
				attribute FF_SR_ENABLE @MAIN[26][31];
				attribute FF_SR_SYNC @MAIN[26][30];
				attribute FF_CE_ENABLE @MAIN[26][32];
				attribute FFA_SRINIT @[MAIN[26][13]];
				attribute FFB_SRINIT @[MAIN[26][17]];
				attribute FFC_SRINIT @[MAIN[20][41]];
				attribute FFD_SRINIT @[MAIN[26][50]];
				attribute FFA5_SRINIT @[MAIN[20][17]];
				attribute FFB5_SRINIT @[MAIN[20][21]];
				attribute FFC5_SRINIT @[MAIN[20][40]];
				attribute FFD5_SRINIT @[MAIN[20][46]];
				attribute MUX_AOUT @[MAIN[26][16]] {
					A5Q = 0b0,
					O5 = 0b1,
				}
				attribute MUX_BOUT @[MAIN[26][48]] {
					B5Q = 0b0,
					O5 = 0b1,
				}
				attribute MUX_COUT @[MAIN[26][53]] {
					C5Q = 0b0,
					O5 = 0b1,
				}
				attribute MUX_DOUT @[MAIN[26][54]] {
					D5Q = 0b0,
					O5 = 0b1,
				}
			}

			// wire IMUX_CLK[0]                    SLICE[1].CLK
			// wire IMUX_CLK[1]                    SLICE[0].CLK
			// wire IMUX_SR[0]                     SLICE[1].SR
			// wire IMUX_SR[1]                     SLICE[0].SR
			// wire IMUX_LOGICIN[0]                SLICE[1].A1
			// wire IMUX_LOGICIN[1]                SLICE[1].A2
			// wire IMUX_LOGICIN[2]                SLICE[1].A3
			// wire IMUX_LOGICIN[3]                SLICE[1].A4
			// wire IMUX_LOGICIN[4]                SLICE[1].A5
			// wire IMUX_LOGICIN[5]                SLICE[1].A6
			// wire IMUX_LOGICIN[6]                SLICE[1].AX
			// wire IMUX_LOGICIN[7]                SLICE[1].B1
			// wire IMUX_LOGICIN[8]                SLICE[1].B2
			// wire IMUX_LOGICIN[9]                SLICE[1].B3
			// wire IMUX_LOGICIN[10]               SLICE[1].B4
			// wire IMUX_LOGICIN[11]               SLICE[1].B5
			// wire IMUX_LOGICIN[12]               SLICE[1].B6
			// wire IMUX_LOGICIN[13]               SLICE[1].BX
			// wire IMUX_LOGICIN[14]               SLICE[1].C1
			// wire IMUX_LOGICIN[15]               SLICE[1].C2
			// wire IMUX_LOGICIN[16]               SLICE[1].C3
			// wire IMUX_LOGICIN[17]               SLICE[1].C4
			// wire IMUX_LOGICIN[18]               SLICE[1].C5
			// wire IMUX_LOGICIN[19]               SLICE[1].C6
			// wire IMUX_LOGICIN[20]               SLICE[1].CE
			// wire IMUX_LOGICIN[21]               SLICE[1].CX
			// wire IMUX_LOGICIN[22]               SLICE[1].D1
			// wire IMUX_LOGICIN[23]               SLICE[1].D2
			// wire IMUX_LOGICIN[24]               SLICE[1].D3
			// wire IMUX_LOGICIN[25]               SLICE[1].D4
			// wire IMUX_LOGICIN[26]               SLICE[1].D5
			// wire IMUX_LOGICIN[27]               SLICE[1].D6
			// wire IMUX_LOGICIN[28]               SLICE[1].DX
			// wire IMUX_LOGICIN[29]               SLICE[0].A1
			// wire IMUX_LOGICIN[30]               SLICE[0].A2
			// wire IMUX_LOGICIN[31]               SLICE[0].A3
			// wire IMUX_LOGICIN[32]               SLICE[0].A4
			// wire IMUX_LOGICIN[33]               SLICE[0].A5
			// wire IMUX_LOGICIN[34]               SLICE[0].A6
			// wire IMUX_LOGICIN[35]               SLICE[0].AX
			// wire IMUX_LOGICIN[36]               SLICE[0].AI
			// wire IMUX_LOGICIN[37]               SLICE[0].B1
			// wire IMUX_LOGICIN[38]               SLICE[0].B2
			// wire IMUX_LOGICIN[39]               SLICE[0].B3
			// wire IMUX_LOGICIN[40]               SLICE[0].B4
			// wire IMUX_LOGICIN[41]               SLICE[0].B5
			// wire IMUX_LOGICIN[42]               SLICE[0].B6
			// wire IMUX_LOGICIN[43]               SLICE[0].BX
			// wire IMUX_LOGICIN[44]               SLICE[0].BI
			// wire IMUX_LOGICIN[45]               SLICE[0].C1
			// wire IMUX_LOGICIN[46]               SLICE[0].C2
			// wire IMUX_LOGICIN[47]               SLICE[0].C3
			// wire IMUX_LOGICIN[48]               SLICE[0].C4
			// wire IMUX_LOGICIN[49]               SLICE[0].C5
			// wire IMUX_LOGICIN[50]               SLICE[0].C6
			// wire IMUX_LOGICIN[51]               SLICE[0].CE
			// wire IMUX_LOGICIN[52]               SLICE[0].CX
			// wire IMUX_LOGICIN[53]               SLICE[0].CI
			// wire IMUX_LOGICIN[54]               SLICE[0].D1
			// wire IMUX_LOGICIN[55]               SLICE[0].D2
			// wire IMUX_LOGICIN[56]               SLICE[0].D3
			// wire IMUX_LOGICIN[57]               SLICE[0].D4
			// wire IMUX_LOGICIN[58]               SLICE[0].D5
			// wire IMUX_LOGICIN[59]               SLICE[0].D6
			// wire IMUX_LOGICIN[60]               SLICE[0].DX
			// wire IMUX_LOGICIN[61]               SLICE[0].DI
			// wire IMUX_LOGICIN[62]               SLICE[0].WE
			// wire OUT[0]                         SLICE[1].A
			// wire OUT[1]                         SLICE[1].AMUX
			// wire OUT[2]                         SLICE[1].AQ
			// wire OUT[3]                         SLICE[1].B
			// wire OUT[4]                         SLICE[1].BMUX
			// wire OUT[5]                         SLICE[1].BQ
			// wire OUT[6]                         SLICE[1].C
			// wire OUT[7]                         SLICE[1].CMUX
			// wire OUT[8]                         SLICE[1].CQ
			// wire OUT[9]                         SLICE[1].D
			// wire OUT[10]                        SLICE[1].DMUX
			// wire OUT[11]                        SLICE[1].DQ
			// wire OUT[12]                        SLICE[0].A
			// wire OUT[13]                        SLICE[0].AMUX
			// wire OUT[14]                        SLICE[0].AQ
			// wire OUT[15]                        SLICE[0].B
			// wire OUT[16]                        SLICE[0].BMUX
			// wire OUT[17]                        SLICE[0].BQ
			// wire OUT[18]                        SLICE[0].C
			// wire OUT[19]                        SLICE[0].CMUX
			// wire OUT[20]                        SLICE[0].CQ
			// wire OUT[21]                        SLICE[0].D
			// wire OUT[22]                        SLICE[0].DMUX
			// wire OUT[23]                        SLICE[0].DQ
		}

		tile_class BRAM {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (25, rev 64);
			bitrect MAIN[1]: Vertical (25, rev 64);
			bitrect MAIN[2]: Vertical (25, rev 64);
			bitrect MAIN[3]: Vertical (25, rev 64);
			bitrect DATA: Vertical (1, 18720);

			bel BRAM[0] {
				input CLKA = CELL[1].IMUX_CLK[0];
				input CLKB = CELL[1].IMUX_CLK[1];
				input ENA = CELL[1].IMUX_LOGICIN[48];
				input ENB = CELL[2].IMUX_LOGICIN[54];
				input RSTA = CELL[1].IMUX_SR[0];
				input RSTB = CELL[1].IMUX_SR[1];
				input REGCEA = CELL[2].IMUX_LOGICIN[32];
				input REGCEB = CELL[3].IMUX_LOGICIN[25];
				input ADDRA[0] = CELL[1].IMUX_LOGICIN[34];
				input ADDRA[1] = CELL[1].IMUX_LOGICIN[54];
				input ADDRA[2] = CELL[1].IMUX_LOGICIN[44];
				input ADDRA[3] = CELL[1].IMUX_LOGICIN[10];
				input ADDRA[4] = CELL[1].IMUX_LOGICIN[58];
				input ADDRA[5] = CELL[1].IMUX_LOGICIN[1];
				input ADDRA[6] = CELL[1].IMUX_LOGICIN[27];
				input ADDRA[7] = CELL[1].IMUX_LOGICIN[32];
				input ADDRA[8] = CELL[1].IMUX_LOGICIN[9];
				input ADDRA[9] = CELL[1].IMUX_LOGICIN[52];
				input ADDRA[10] = CELL[1].IMUX_LOGICIN[39];
				input ADDRA[11] = CELL[1].IMUX_LOGICIN[8];
				input ADDRA[12] = CELL[1].IMUX_LOGICIN[31];
				input ADDRB[0] = CELL[2].IMUX_LOGICIN[24];
				input ADDRB[1] = CELL[2].IMUX_LOGICIN[42];
				input ADDRB[2] = CELL[2].IMUX_LOGICIN[5];
				input ADDRB[3] = CELL[2].IMUX_LOGICIN[12];
				input ADDRB[4] = CELL[2].IMUX_LOGICIN[62];
				input ADDRB[5] = CELL[2].IMUX_LOGICIN[47];
				input ADDRB[6] = CELL[2].IMUX_LOGICIN[45];
				input ADDRB[7] = CELL[2].IMUX_LOGICIN[17];
				input ADDRB[8] = CELL[2].IMUX_LOGICIN[57];
				input ADDRB[9] = CELL[2].IMUX_LOGICIN[25];
				input ADDRB[10] = CELL[2].IMUX_LOGICIN[4];
				input ADDRB[11] = CELL[2].IMUX_LOGICIN[58];
				input ADDRB[12] = CELL[2].IMUX_LOGICIN[10];
				input WEA[0] = ^CELL[3].IMUX_LOGICIN[10] @!MAIN[0][23][1];
				input WEA[1] = ^CELL[3].IMUX_LOGICIN[30] @!MAIN[0][23][3];
				input WEB[0] = ^CELL[0].IMUX_LOGICIN[4] @!MAIN[0][23][11];
				input WEB[1] = ^CELL[0].IMUX_LOGICIN[25] @!MAIN[0][23][9];
				input DIA[0] = CELL[0].IMUX_LOGICIN[15];
				input DIA[1] = CELL[0].IMUX_LOGICIN[7];
				input DIA[2] = CELL[0].IMUX_LOGICIN[36];
				input DIA[3] = CELL[0].IMUX_LOGICIN[16];
				input DIA[4] = CELL[0].IMUX_LOGICIN[20];
				input DIA[5] = CELL[0].IMUX_LOGICIN[38];
				input DIA[6] = CELL[0].IMUX_LOGICIN[23];
				input DIA[7] = CELL[0].IMUX_LOGICIN[48];
				input DIA[8] = CELL[0].IMUX_LOGICIN[26];
				input DIA[9] = CELL[0].IMUX_LOGICIN[30];
				input DIA[10] = CELL[0].IMUX_LOGICIN[10];
				input DIA[11] = CELL[0].IMUX_LOGICIN[3];
				input DIA[12] = CELL[0].IMUX_LOGICIN[19];
				input DIA[13] = CELL[0].IMUX_LOGICIN[27];
				input DIA[14] = CELL[0].IMUX_LOGICIN[32];
				input DIA[15] = CELL[0].IMUX_LOGICIN[9];
				input DIB[0] = CELL[1].IMUX_LOGICIN[12];
				input DIB[1] = CELL[1].IMUX_LOGICIN[47];
				input DIB[2] = CELL[1].IMUX_LOGICIN[38];
				input DIB[3] = CELL[1].IMUX_LOGICIN[23];
				input DIB[4] = CELL[1].IMUX_LOGICIN[57];
				input DIB[5] = CELL[1].IMUX_LOGICIN[4];
				input DIB[6] = CELL[1].IMUX_LOGICIN[55];
				input DIB[7] = CELL[1].IMUX_LOGICIN[26];
				input DIB[8] = CELL[1].IMUX_LOGICIN[3];
				input DIB[9] = CELL[1].IMUX_LOGICIN[19];
				input DIB[10] = CELL[1].IMUX_LOGICIN[28];
				input DIB[11] = CELL[1].IMUX_LOGICIN[29];
				input DIB[12] = CELL[1].IMUX_LOGICIN[59];
				input DIB[13] = CELL[1].IMUX_LOGICIN[2];
				input DIB[14] = CELL[1].IMUX_LOGICIN[14];
				input DIB[15] = CELL[1].IMUX_LOGICIN[37];
				input DIPA[0] = CELL[0].IMUX_LOGICIN[57];
				input DIPA[1] = CELL[0].IMUX_LOGICIN[55];
				input DIPB[0] = CELL[1].IMUX_LOGICIN[41];
				input DIPB[1] = CELL[1].IMUX_LOGICIN[30];
				output DOA[0] = CELL[0].OUT_BEL[2];
				output DOA[1] = CELL[0].OUT_BEL[7];
				output DOA[2] = CELL[0].OUT_BEL[0];
				output DOA[3] = CELL[0].OUT_BEL[10];
				output DOA[4] = CELL[0].OUT_BEL[8];
				output DOA[5] = CELL[0].OUT_BEL[18];
				output DOA[6] = CELL[0].OUT_BEL[6];
				output DOA[7] = CELL[0].OUT_BEL[16];
				output DOA[8] = CELL[1].OUT_BEL[12];
				output DOA[9] = CELL[1].OUT_BEL[5];
				output DOA[10] = CELL[1].OUT_BEL[17];
				output DOA[11] = CELL[1].OUT_BEL[3];
				output DOA[12] = CELL[1].OUT_BEL[20];
				output DOA[13] = CELL[1].OUT_BEL[6];
				output DOA[14] = CELL[1].OUT_BEL[16];
				output DOA[15] = CELL[1].OUT_BEL[11];
				output DOB[0] = CELL[0].OUT_BEL[14];
				output DOB[1] = CELL[0].OUT_BEL[12];
				output DOB[2] = CELL[0].OUT_BEL[5];
				output DOB[3] = CELL[0].OUT_BEL[17];
				output DOB[4] = CELL[0].OUT_BEL[1];
				output DOB[5] = CELL[0].OUT_BEL[13];
				output DOB[6] = CELL[0].OUT_BEL[4];
				output DOB[7] = CELL[0].OUT_BEL[21];
				output DOB[8] = CELL[1].OUT_BEL[0];
				output DOB[9] = CELL[1].OUT_BEL[10];
				output DOB[10] = CELL[1].OUT_BEL[22];
				output DOB[11] = CELL[1].OUT_BEL[8];
				output DOB[12] = CELL[1].OUT_BEL[13];
				output DOB[13] = CELL[1].OUT_BEL[4];
				output DOB[14] = CELL[1].OUT_BEL[21];
				output DOB[15] = CELL[1].OUT_BEL[9];
				output DOPA[0] = CELL[0].OUT_BEL[15];
				output DOPA[1] = CELL[1].OUT_BEL[1];
				output DOPB[0] = CELL[0].OUT_BEL[3];
				output DOPB[1] = CELL[1].OUT_BEL[18];
				attribute CLKA_INV @!MAIN[0][23][5];
				attribute CLKB_INV @!MAIN[0][23][7];
				attribute ENA_INV @!MAIN[2][24][30];
				attribute ENB_INV @!MAIN[2][24][29];
				attribute RSTA_INV @MAIN[0][23][4];
				attribute RSTB_INV @!MAIN[0][23][10];
				attribute REGCEA_INV @!MAIN[0][23][2];
				attribute REGCEB_INV @!MAIN[0][23][12];
				attribute COMBINE @MAIN[0][23][14];
				attribute RAM_MODE @[MAIN[0][23][16], MAIN[0][23][15]] {
					SP = 0b00,
					TDP = 0b01,
					SDP = 0b10,
				}
				attribute DATA_WIDTH_A @[MAIN[0][24][12], MAIN[0][24][10], MAIN[0][24][8]] {
					_0 = 0b111,
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute DATA_WIDTH_B @[MAIN[0][24][11], MAIN[0][24][7], MAIN[0][24][9]] {
					_0 = 0b111,
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_MODE_A @[MAIN[0][24][6], MAIN[0][24][4]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WRITE_MODE_B @[MAIN[0][24][5], MAIN[0][24][3]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute DOA_REG @MAIN[0][24][18];
				attribute DOB_REG @MAIN[0][24][17];
				attribute EN_RSTRAM_A @MAIN[0][24][25];
				attribute EN_RSTRAM_B @MAIN[1][24][22];
				attribute RSTTYPE_A @[MAIN[0][24][16]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
				attribute RSTTYPE_B @[MAIN[0][24][15]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
				attribute RST_PRIORITY_A @[MAIN[0][24][14]] {
					SR = 0b0,
					CE = 0b1,
				}
				attribute RST_PRIORITY_B @[MAIN[0][24][13]] {
					SR = 0b0,
					CE = 0b1,
				}
				attribute INIT_A @[MAIN[1][22][36], MAIN[0][22][28], MAIN[1][22][60], MAIN[1][22][54], MAIN[1][22][48], MAIN[1][22][41], MAIN[1][22][30], MAIN[1][22][23], MAIN[1][22][17], MAIN[1][22][12], MAIN[0][22][52], MAIN[0][22][46], MAIN[0][22][40], MAIN[0][22][33], MAIN[0][22][22], MAIN[0][22][15], MAIN[0][22][9], MAIN[0][22][4]];
				attribute INIT_B @[MAIN[1][22][39], MAIN[0][22][31], MAIN[1][22][63], MAIN[1][22][57], MAIN[1][22][51], MAIN[1][22][45], MAIN[1][22][33], MAIN[1][22][26], MAIN[1][22][21], MAIN[1][22][15], MAIN[0][22][54], MAIN[0][22][48], MAIN[0][22][43], MAIN[0][22][37], MAIN[0][22][24], MAIN[0][22][18], MAIN[0][22][12], MAIN[0][22][7]];
				attribute SRVAL_A @[MAIN[1][22][34], MAIN[0][22][26], MAIN[1][22][58], MAIN[1][22][52], MAIN[1][22][46], MAIN[1][22][40], MAIN[1][22][28], MAIN[1][22][22], MAIN[1][22][16], MAIN[1][22][10], MAIN[0][22][50], MAIN[0][22][44], MAIN[0][22][38], MAIN[0][22][32], MAIN[0][22][20], MAIN[0][22][14], MAIN[0][22][8], MAIN[0][22][1]];
				attribute SRVAL_B @[MAIN[1][22][37], MAIN[0][22][29], MAIN[1][22][61], MAIN[1][22][55], MAIN[1][22][49], MAIN[1][22][43], MAIN[1][22][31], MAIN[1][22][24], MAIN[1][22][18], MAIN[1][22][13], MAIN[0][22][53], MAIN[0][22][47], MAIN[0][22][41], MAIN[0][22][34], MAIN[0][22][23], MAIN[0][22][16], MAIN[0][22][10], MAIN[0][22][5]];
				attribute BW_EN_A @MAIN[0][24][1];
				attribute BW_EN_B @MAIN[0][24][2];
				attribute DDEL_A @[MAIN[0][24][24], MAIN[0][24][23], MAIN[0][24][22]];
				attribute DDEL_B @[MAIN[1][24][24], MAIN[1][24][26], MAIN[1][24][27]];
				attribute WDEL_A @[!MAIN[0][24][20], MAIN[0][24][26], MAIN[0][24][21]];
				attribute WDEL_B @[!MAIN[1][24][29], MAIN[1][24][23], MAIN[1][24][28]];
				attribute EN_WEAK_WRITE_A @MAIN[0][23][8];
				attribute EN_WEAK_WRITE_B @MAIN[0][23][17];
				attribute WEAK_WRITE_VAL_A @[MAIN[0][23][13]];
				attribute WEAK_WRITE_VAL_B @[MAIN[0][23][18]];
				attribute DATA @[DATA[0][9375], DATA[0][9374], DATA[0][9373], DATA[0][9372], DATA[0][9371], DATA[0][9370], DATA[0][9369], DATA[0][9368], DATA[0][9367], DATA[0][9366], DATA[0][9365], DATA[0][9364], DATA[0][9363], DATA[0][9362], DATA[0][9361], DATA[0][9360], DATA[0][9393], DATA[0][9392], DATA[0][9391], DATA[0][9390], DATA[0][9389], DATA[0][9388], DATA[0][9387], DATA[0][9386], DATA[0][9385], DATA[0][9384], DATA[0][9383], DATA[0][9382], DATA[0][9381], DATA[0][9380], DATA[0][9379], DATA[0][9378], DATA[0][9411], DATA[0][9410], DATA[0][9409], DATA[0][9408], DATA[0][9407], DATA[0][9406], DATA[0][9405], DATA[0][9404], DATA[0][9403], DATA[0][9402], DATA[0][9401], DATA[0][9400], DATA[0][9399], DATA[0][9398], DATA[0][9397], DATA[0][9396], DATA[0][9429], DATA[0][9428], DATA[0][9427], DATA[0][9426], DATA[0][9425], DATA[0][9424], DATA[0][9423], DATA[0][9422], DATA[0][9421], DATA[0][9420], DATA[0][9419], DATA[0][9418], DATA[0][9417], DATA[0][9416], DATA[0][9415], DATA[0][9414], DATA[0][9447], DATA[0][9446], DATA[0][9445], DATA[0][9444], DATA[0][9443], DATA[0][9442], DATA[0][9441], DATA[0][9440], DATA[0][9439], DATA[0][9438], DATA[0][9437], DATA[0][9436], DATA[0][9435], DATA[0][9434], DATA[0][9433], DATA[0][9432], DATA[0][9465], DATA[0][9464], DATA[0][9463], DATA[0][9462], DATA[0][9461], DATA[0][9460], DATA[0][9459], DATA[0][9458], DATA[0][9457], DATA[0][9456], DATA[0][9455], DATA[0][9454], DATA[0][9453], DATA[0][9452], DATA[0][9451], DATA[0][9450], DATA[0][9483], DATA[0][9482], DATA[0][9481], DATA[0][9480], DATA[0][9479], DATA[0][9478], DATA[0][9477], DATA[0][9476], DATA[0][9475], DATA[0][9474], DATA[0][9473], DATA[0][9472], DATA[0][9471], DATA[0][9470], DATA[0][9469], DATA[0][9468], DATA[0][9501], DATA[0][9500], DATA[0][9499], DATA[0][9498], DATA[0][9497], DATA[0][9496], DATA[0][9495], DATA[0][9494], DATA[0][9493], DATA[0][9492], DATA[0][9491], DATA[0][9490], DATA[0][9489], DATA[0][9488], DATA[0][9487], DATA[0][9486], DATA[0][9519], DATA[0][9518], DATA[0][9517], DATA[0][9516], DATA[0][9515], DATA[0][9514], DATA[0][9513], DATA[0][9512], DATA[0][9511], DATA[0][9510], DATA[0][9509], DATA[0][9508], DATA[0][9507], DATA[0][9506], DATA[0][9505], DATA[0][9504], DATA[0][9537], DATA[0][9536], DATA[0][9535], DATA[0][9534], DATA[0][9533], DATA[0][9532], DATA[0][9531], DATA[0][9530], DATA[0][9529], DATA[0][9528], DATA[0][9527], DATA[0][9526], DATA[0][9525], DATA[0][9524], DATA[0][9523], DATA[0][9522], DATA[0][9555], DATA[0][9554], DATA[0][9553], DATA[0][9552], DATA[0][9551], DATA[0][9550], DATA[0][9549], DATA[0][9548], DATA[0][9547], DATA[0][9546], DATA[0][9545], DATA[0][9544], DATA[0][9543], DATA[0][9542], DATA[0][9541], DATA[0][9540], DATA[0][9573], DATA[0][9572], DATA[0][9571], DATA[0][9570], DATA[0][9569], DATA[0][9568], DATA[0][9567], DATA[0][9566], DATA[0][9565], DATA[0][9564], DATA[0][9563], DATA[0][9562], DATA[0][9561], DATA[0][9560], DATA[0][9559], DATA[0][9558], DATA[0][9591], DATA[0][9590], DATA[0][9589], DATA[0][9588], DATA[0][9587], DATA[0][9586], DATA[0][9585], DATA[0][9584], DATA[0][9583], DATA[0][9582], DATA[0][9581], DATA[0][9580], DATA[0][9579], DATA[0][9578], DATA[0][9577], DATA[0][9576], DATA[0][9609], DATA[0][9608], DATA[0][9607], DATA[0][9606], DATA[0][9605], DATA[0][9604], DATA[0][9603], DATA[0][9602], DATA[0][9601], DATA[0][9600], DATA[0][9599], DATA[0][9598], DATA[0][9597], DATA[0][9596], DATA[0][9595], DATA[0][9594], DATA[0][9627], DATA[0][9626], DATA[0][9625], DATA[0][9624], DATA[0][9623], DATA[0][9622], DATA[0][9621], DATA[0][9620], DATA[0][9619], DATA[0][9618], DATA[0][9617], DATA[0][9616], DATA[0][9615], DATA[0][9614], DATA[0][9613], DATA[0][9612], DATA[0][9645], DATA[0][9644], DATA[0][9643], DATA[0][9642], DATA[0][9641], DATA[0][9640], DATA[0][9639], DATA[0][9638], DATA[0][9637], DATA[0][9636], DATA[0][9635], DATA[0][9634], DATA[0][9633], DATA[0][9632], DATA[0][9631], DATA[0][9630], DATA[0][9663], DATA[0][9662], DATA[0][9661], DATA[0][9660], DATA[0][9659], DATA[0][9658], DATA[0][9657], DATA[0][9656], DATA[0][9655], DATA[0][9654], DATA[0][9653], DATA[0][9652], DATA[0][9651], DATA[0][9650], DATA[0][9649], DATA[0][9648], DATA[0][9681], DATA[0][9680], DATA[0][9679], DATA[0][9678], DATA[0][9677], DATA[0][9676], DATA[0][9675], DATA[0][9674], DATA[0][9673], DATA[0][9672], DATA[0][9671], DATA[0][9670], DATA[0][9669], DATA[0][9668], DATA[0][9667], DATA[0][9666], DATA[0][9699], DATA[0][9698], DATA[0][9697], DATA[0][9696], DATA[0][9695], DATA[0][9694], DATA[0][9693], DATA[0][9692], DATA[0][9691], DATA[0][9690], DATA[0][9689], DATA[0][9688], DATA[0][9687], DATA[0][9686], DATA[0][9685], DATA[0][9684], DATA[0][9717], DATA[0][9716], DATA[0][9715], DATA[0][9714], DATA[0][9713], DATA[0][9712], DATA[0][9711], DATA[0][9710], DATA[0][9709], DATA[0][9708], DATA[0][9707], DATA[0][9706], DATA[0][9705], DATA[0][9704], DATA[0][9703], DATA[0][9702], DATA[0][9735], DATA[0][9734], DATA[0][9733], DATA[0][9732], DATA[0][9731], DATA[0][9730], DATA[0][9729], DATA[0][9728], DATA[0][9727], DATA[0][9726], DATA[0][9725], DATA[0][9724], DATA[0][9723], DATA[0][9722], DATA[0][9721], DATA[0][9720], DATA[0][9753], DATA[0][9752], DATA[0][9751], DATA[0][9750], DATA[0][9749], DATA[0][9748], DATA[0][9747], DATA[0][9746], DATA[0][9745], DATA[0][9744], DATA[0][9743], DATA[0][9742], DATA[0][9741], DATA[0][9740], DATA[0][9739], DATA[0][9738], DATA[0][9771], DATA[0][9770], DATA[0][9769], DATA[0][9768], DATA[0][9767], DATA[0][9766], DATA[0][9765], DATA[0][9764], DATA[0][9763], DATA[0][9762], DATA[0][9761], DATA[0][9760], DATA[0][9759], DATA[0][9758], DATA[0][9757], DATA[0][9756], DATA[0][9789], DATA[0][9788], DATA[0][9787], DATA[0][9786], DATA[0][9785], DATA[0][9784], DATA[0][9783], DATA[0][9782], DATA[0][9781], DATA[0][9780], DATA[0][9779], DATA[0][9778], DATA[0][9777], DATA[0][9776], DATA[0][9775], DATA[0][9774], DATA[0][9807], DATA[0][9806], DATA[0][9805], DATA[0][9804], DATA[0][9803], DATA[0][9802], DATA[0][9801], DATA[0][9800], DATA[0][9799], DATA[0][9798], DATA[0][9797], DATA[0][9796], DATA[0][9795], DATA[0][9794], DATA[0][9793], DATA[0][9792], DATA[0][9825], DATA[0][9824], DATA[0][9823], DATA[0][9822], DATA[0][9821], DATA[0][9820], DATA[0][9819], DATA[0][9818], DATA[0][9817], DATA[0][9816], DATA[0][9815], DATA[0][9814], DATA[0][9813], DATA[0][9812], DATA[0][9811], DATA[0][9810], DATA[0][9843], DATA[0][9842], DATA[0][9841], DATA[0][9840], DATA[0][9839], DATA[0][9838], DATA[0][9837], DATA[0][9836], DATA[0][9835], DATA[0][9834], DATA[0][9833], DATA[0][9832], DATA[0][9831], DATA[0][9830], DATA[0][9829], DATA[0][9828], DATA[0][9861], DATA[0][9860], DATA[0][9859], DATA[0][9858], DATA[0][9857], DATA[0][9856], DATA[0][9855], DATA[0][9854], DATA[0][9853], DATA[0][9852], DATA[0][9851], DATA[0][9850], DATA[0][9849], DATA[0][9848], DATA[0][9847], DATA[0][9846], DATA[0][9879], DATA[0][9878], DATA[0][9877], DATA[0][9876], DATA[0][9875], DATA[0][9874], DATA[0][9873], DATA[0][9872], DATA[0][9871], DATA[0][9870], DATA[0][9869], DATA[0][9868], DATA[0][9867], DATA[0][9866], DATA[0][9865], DATA[0][9864], DATA[0][9897], DATA[0][9896], DATA[0][9895], DATA[0][9894], DATA[0][9893], DATA[0][9892], DATA[0][9891], DATA[0][9890], DATA[0][9889], DATA[0][9888], DATA[0][9887], DATA[0][9886], DATA[0][9885], DATA[0][9884], DATA[0][9883], DATA[0][9882], DATA[0][9915], DATA[0][9914], DATA[0][9913], DATA[0][9912], DATA[0][9911], DATA[0][9910], DATA[0][9909], DATA[0][9908], DATA[0][9907], DATA[0][9906], DATA[0][9905], DATA[0][9904], DATA[0][9903], DATA[0][9902], DATA[0][9901], DATA[0][9900], DATA[0][9933], DATA[0][9932], DATA[0][9931], DATA[0][9930], DATA[0][9929], DATA[0][9928], DATA[0][9927], DATA[0][9926], DATA[0][9925], DATA[0][9924], DATA[0][9923], DATA[0][9922], DATA[0][9921], DATA[0][9920], DATA[0][9919], DATA[0][9918], DATA[0][9951], DATA[0][9950], DATA[0][9949], DATA[0][9948], DATA[0][9947], DATA[0][9946], DATA[0][9945], DATA[0][9944], DATA[0][9943], DATA[0][9942], DATA[0][9941], DATA[0][9940], DATA[0][9939], DATA[0][9938], DATA[0][9937], DATA[0][9936], DATA[0][9969], DATA[0][9968], DATA[0][9967], DATA[0][9966], DATA[0][9965], DATA[0][9964], DATA[0][9963], DATA[0][9962], DATA[0][9961], DATA[0][9960], DATA[0][9959], DATA[0][9958], DATA[0][9957], DATA[0][9956], DATA[0][9955], DATA[0][9954], DATA[0][9987], DATA[0][9986], DATA[0][9985], DATA[0][9984], DATA[0][9983], DATA[0][9982], DATA[0][9981], DATA[0][9980], DATA[0][9979], DATA[0][9978], DATA[0][9977], DATA[0][9976], DATA[0][9975], DATA[0][9974], DATA[0][9973], DATA[0][9972], DATA[0][10005], DATA[0][10004], DATA[0][10003], DATA[0][10002], DATA[0][10001], DATA[0][10000], DATA[0][9999], DATA[0][9998], DATA[0][9997], DATA[0][9996], DATA[0][9995], DATA[0][9994], DATA[0][9993], DATA[0][9992], DATA[0][9991], DATA[0][9990], DATA[0][10023], DATA[0][10022], DATA[0][10021], DATA[0][10020], DATA[0][10019], DATA[0][10018], DATA[0][10017], DATA[0][10016], DATA[0][10015], DATA[0][10014], DATA[0][10013], DATA[0][10012], DATA[0][10011], DATA[0][10010], DATA[0][10009], DATA[0][10008], DATA[0][10041], DATA[0][10040], DATA[0][10039], DATA[0][10038], DATA[0][10037], DATA[0][10036], DATA[0][10035], DATA[0][10034], DATA[0][10033], DATA[0][10032], DATA[0][10031], DATA[0][10030], DATA[0][10029], DATA[0][10028], DATA[0][10027], DATA[0][10026], DATA[0][10059], DATA[0][10058], DATA[0][10057], DATA[0][10056], DATA[0][10055], DATA[0][10054], DATA[0][10053], DATA[0][10052], DATA[0][10051], DATA[0][10050], DATA[0][10049], DATA[0][10048], DATA[0][10047], DATA[0][10046], DATA[0][10045], DATA[0][10044], DATA[0][10077], DATA[0][10076], DATA[0][10075], DATA[0][10074], DATA[0][10073], DATA[0][10072], DATA[0][10071], DATA[0][10070], DATA[0][10069], DATA[0][10068], DATA[0][10067], DATA[0][10066], DATA[0][10065], DATA[0][10064], DATA[0][10063], DATA[0][10062], DATA[0][10095], DATA[0][10094], DATA[0][10093], DATA[0][10092], DATA[0][10091], DATA[0][10090], DATA[0][10089], DATA[0][10088], DATA[0][10087], DATA[0][10086], DATA[0][10085], DATA[0][10084], DATA[0][10083], DATA[0][10082], DATA[0][10081], DATA[0][10080], DATA[0][10113], DATA[0][10112], DATA[0][10111], DATA[0][10110], DATA[0][10109], DATA[0][10108], DATA[0][10107], DATA[0][10106], DATA[0][10105], DATA[0][10104], DATA[0][10103], DATA[0][10102], DATA[0][10101], DATA[0][10100], DATA[0][10099], DATA[0][10098], DATA[0][10131], DATA[0][10130], DATA[0][10129], DATA[0][10128], DATA[0][10127], DATA[0][10126], DATA[0][10125], DATA[0][10124], DATA[0][10123], DATA[0][10122], DATA[0][10121], DATA[0][10120], DATA[0][10119], DATA[0][10118], DATA[0][10117], DATA[0][10116], DATA[0][10149], DATA[0][10148], DATA[0][10147], DATA[0][10146], DATA[0][10145], DATA[0][10144], DATA[0][10143], DATA[0][10142], DATA[0][10141], DATA[0][10140], DATA[0][10139], DATA[0][10138], DATA[0][10137], DATA[0][10136], DATA[0][10135], DATA[0][10134], DATA[0][10167], DATA[0][10166], DATA[0][10165], DATA[0][10164], DATA[0][10163], DATA[0][10162], DATA[0][10161], DATA[0][10160], DATA[0][10159], DATA[0][10158], DATA[0][10157], DATA[0][10156], DATA[0][10155], DATA[0][10154], DATA[0][10153], DATA[0][10152], DATA[0][10185], DATA[0][10184], DATA[0][10183], DATA[0][10182], DATA[0][10181], DATA[0][10180], DATA[0][10179], DATA[0][10178], DATA[0][10177], DATA[0][10176], DATA[0][10175], DATA[0][10174], DATA[0][10173], DATA[0][10172], DATA[0][10171], DATA[0][10170], DATA[0][10203], DATA[0][10202], DATA[0][10201], DATA[0][10200], DATA[0][10199], DATA[0][10198], DATA[0][10197], DATA[0][10196], DATA[0][10195], DATA[0][10194], DATA[0][10193], DATA[0][10192], DATA[0][10191], DATA[0][10190], DATA[0][10189], DATA[0][10188], DATA[0][10221], DATA[0][10220], DATA[0][10219], DATA[0][10218], DATA[0][10217], DATA[0][10216], DATA[0][10215], DATA[0][10214], DATA[0][10213], DATA[0][10212], DATA[0][10211], DATA[0][10210], DATA[0][10209], DATA[0][10208], DATA[0][10207], DATA[0][10206], DATA[0][10239], DATA[0][10238], DATA[0][10237], DATA[0][10236], DATA[0][10235], DATA[0][10234], DATA[0][10233], DATA[0][10232], DATA[0][10231], DATA[0][10230], DATA[0][10229], DATA[0][10228], DATA[0][10227], DATA[0][10226], DATA[0][10225], DATA[0][10224], DATA[0][10257], DATA[0][10256], DATA[0][10255], DATA[0][10254], DATA[0][10253], DATA[0][10252], DATA[0][10251], DATA[0][10250], DATA[0][10249], DATA[0][10248], DATA[0][10247], DATA[0][10246], DATA[0][10245], DATA[0][10244], DATA[0][10243], DATA[0][10242], DATA[0][10275], DATA[0][10274], DATA[0][10273], DATA[0][10272], DATA[0][10271], DATA[0][10270], DATA[0][10269], DATA[0][10268], DATA[0][10267], DATA[0][10266], DATA[0][10265], DATA[0][10264], DATA[0][10263], DATA[0][10262], DATA[0][10261], DATA[0][10260], DATA[0][10293], DATA[0][10292], DATA[0][10291], DATA[0][10290], DATA[0][10289], DATA[0][10288], DATA[0][10287], DATA[0][10286], DATA[0][10285], DATA[0][10284], DATA[0][10283], DATA[0][10282], DATA[0][10281], DATA[0][10280], DATA[0][10279], DATA[0][10278], DATA[0][10311], DATA[0][10310], DATA[0][10309], DATA[0][10308], DATA[0][10307], DATA[0][10306], DATA[0][10305], DATA[0][10304], DATA[0][10303], DATA[0][10302], DATA[0][10301], DATA[0][10300], DATA[0][10299], DATA[0][10298], DATA[0][10297], DATA[0][10296], DATA[0][10329], DATA[0][10328], DATA[0][10327], DATA[0][10326], DATA[0][10325], DATA[0][10324], DATA[0][10323], DATA[0][10322], DATA[0][10321], DATA[0][10320], DATA[0][10319], DATA[0][10318], DATA[0][10317], DATA[0][10316], DATA[0][10315], DATA[0][10314], DATA[0][10347], DATA[0][10346], DATA[0][10345], DATA[0][10344], DATA[0][10343], DATA[0][10342], DATA[0][10341], DATA[0][10340], DATA[0][10339], DATA[0][10338], DATA[0][10337], DATA[0][10336], DATA[0][10335], DATA[0][10334], DATA[0][10333], DATA[0][10332], DATA[0][10365], DATA[0][10364], DATA[0][10363], DATA[0][10362], DATA[0][10361], DATA[0][10360], DATA[0][10359], DATA[0][10358], DATA[0][10357], DATA[0][10356], DATA[0][10355], DATA[0][10354], DATA[0][10353], DATA[0][10352], DATA[0][10351], DATA[0][10350], DATA[0][10383], DATA[0][10382], DATA[0][10381], DATA[0][10380], DATA[0][10379], DATA[0][10378], DATA[0][10377], DATA[0][10376], DATA[0][10375], DATA[0][10374], DATA[0][10373], DATA[0][10372], DATA[0][10371], DATA[0][10370], DATA[0][10369], DATA[0][10368], DATA[0][10401], DATA[0][10400], DATA[0][10399], DATA[0][10398], DATA[0][10397], DATA[0][10396], DATA[0][10395], DATA[0][10394], DATA[0][10393], DATA[0][10392], DATA[0][10391], DATA[0][10390], DATA[0][10389], DATA[0][10388], DATA[0][10387], DATA[0][10386], DATA[0][10419], DATA[0][10418], DATA[0][10417], DATA[0][10416], DATA[0][10415], DATA[0][10414], DATA[0][10413], DATA[0][10412], DATA[0][10411], DATA[0][10410], DATA[0][10409], DATA[0][10408], DATA[0][10407], DATA[0][10406], DATA[0][10405], DATA[0][10404], DATA[0][10437], DATA[0][10436], DATA[0][10435], DATA[0][10434], DATA[0][10433], DATA[0][10432], DATA[0][10431], DATA[0][10430], DATA[0][10429], DATA[0][10428], DATA[0][10427], DATA[0][10426], DATA[0][10425], DATA[0][10424], DATA[0][10423], DATA[0][10422], DATA[0][10455], DATA[0][10454], DATA[0][10453], DATA[0][10452], DATA[0][10451], DATA[0][10450], DATA[0][10449], DATA[0][10448], DATA[0][10447], DATA[0][10446], DATA[0][10445], DATA[0][10444], DATA[0][10443], DATA[0][10442], DATA[0][10441], DATA[0][10440], DATA[0][10473], DATA[0][10472], DATA[0][10471], DATA[0][10470], DATA[0][10469], DATA[0][10468], DATA[0][10467], DATA[0][10466], DATA[0][10465], DATA[0][10464], DATA[0][10463], DATA[0][10462], DATA[0][10461], DATA[0][10460], DATA[0][10459], DATA[0][10458], DATA[0][10491], DATA[0][10490], DATA[0][10489], DATA[0][10488], DATA[0][10487], DATA[0][10486], DATA[0][10485], DATA[0][10484], DATA[0][10483], DATA[0][10482], DATA[0][10481], DATA[0][10480], DATA[0][10479], DATA[0][10478], DATA[0][10477], DATA[0][10476], DATA[0][10509], DATA[0][10508], DATA[0][10507], DATA[0][10506], DATA[0][10505], DATA[0][10504], DATA[0][10503], DATA[0][10502], DATA[0][10501], DATA[0][10500], DATA[0][10499], DATA[0][10498], DATA[0][10497], DATA[0][10496], DATA[0][10495], DATA[0][10494], DATA[0][10527], DATA[0][10526], DATA[0][10525], DATA[0][10524], DATA[0][10523], DATA[0][10522], DATA[0][10521], DATA[0][10520], DATA[0][10519], DATA[0][10518], DATA[0][10517], DATA[0][10516], DATA[0][10515], DATA[0][10514], DATA[0][10513], DATA[0][10512], DATA[0][10545], DATA[0][10544], DATA[0][10543], DATA[0][10542], DATA[0][10541], DATA[0][10540], DATA[0][10539], DATA[0][10538], DATA[0][10537], DATA[0][10536], DATA[0][10535], DATA[0][10534], DATA[0][10533], DATA[0][10532], DATA[0][10531], DATA[0][10530], DATA[0][10563], DATA[0][10562], DATA[0][10561], DATA[0][10560], DATA[0][10559], DATA[0][10558], DATA[0][10557], DATA[0][10556], DATA[0][10555], DATA[0][10554], DATA[0][10553], DATA[0][10552], DATA[0][10551], DATA[0][10550], DATA[0][10549], DATA[0][10548], DATA[0][10581], DATA[0][10580], DATA[0][10579], DATA[0][10578], DATA[0][10577], DATA[0][10576], DATA[0][10575], DATA[0][10574], DATA[0][10573], DATA[0][10572], DATA[0][10571], DATA[0][10570], DATA[0][10569], DATA[0][10568], DATA[0][10567], DATA[0][10566], DATA[0][10599], DATA[0][10598], DATA[0][10597], DATA[0][10596], DATA[0][10595], DATA[0][10594], DATA[0][10593], DATA[0][10592], DATA[0][10591], DATA[0][10590], DATA[0][10589], DATA[0][10588], DATA[0][10587], DATA[0][10586], DATA[0][10585], DATA[0][10584], DATA[0][10617], DATA[0][10616], DATA[0][10615], DATA[0][10614], DATA[0][10613], DATA[0][10612], DATA[0][10611], DATA[0][10610], DATA[0][10609], DATA[0][10608], DATA[0][10607], DATA[0][10606], DATA[0][10605], DATA[0][10604], DATA[0][10603], DATA[0][10602], DATA[0][10635], DATA[0][10634], DATA[0][10633], DATA[0][10632], DATA[0][10631], DATA[0][10630], DATA[0][10629], DATA[0][10628], DATA[0][10627], DATA[0][10626], DATA[0][10625], DATA[0][10624], DATA[0][10623], DATA[0][10622], DATA[0][10621], DATA[0][10620], DATA[0][10653], DATA[0][10652], DATA[0][10651], DATA[0][10650], DATA[0][10649], DATA[0][10648], DATA[0][10647], DATA[0][10646], DATA[0][10645], DATA[0][10644], DATA[0][10643], DATA[0][10642], DATA[0][10641], DATA[0][10640], DATA[0][10639], DATA[0][10638], DATA[0][10671], DATA[0][10670], DATA[0][10669], DATA[0][10668], DATA[0][10667], DATA[0][10666], DATA[0][10665], DATA[0][10664], DATA[0][10663], DATA[0][10662], DATA[0][10661], DATA[0][10660], DATA[0][10659], DATA[0][10658], DATA[0][10657], DATA[0][10656], DATA[0][10689], DATA[0][10688], DATA[0][10687], DATA[0][10686], DATA[0][10685], DATA[0][10684], DATA[0][10683], DATA[0][10682], DATA[0][10681], DATA[0][10680], DATA[0][10679], DATA[0][10678], DATA[0][10677], DATA[0][10676], DATA[0][10675], DATA[0][10674], DATA[0][10707], DATA[0][10706], DATA[0][10705], DATA[0][10704], DATA[0][10703], DATA[0][10702], DATA[0][10701], DATA[0][10700], DATA[0][10699], DATA[0][10698], DATA[0][10697], DATA[0][10696], DATA[0][10695], DATA[0][10694], DATA[0][10693], DATA[0][10692], DATA[0][10725], DATA[0][10724], DATA[0][10723], DATA[0][10722], DATA[0][10721], DATA[0][10720], DATA[0][10719], DATA[0][10718], DATA[0][10717], DATA[0][10716], DATA[0][10715], DATA[0][10714], DATA[0][10713], DATA[0][10712], DATA[0][10711], DATA[0][10710], DATA[0][10743], DATA[0][10742], DATA[0][10741], DATA[0][10740], DATA[0][10739], DATA[0][10738], DATA[0][10737], DATA[0][10736], DATA[0][10735], DATA[0][10734], DATA[0][10733], DATA[0][10732], DATA[0][10731], DATA[0][10730], DATA[0][10729], DATA[0][10728], DATA[0][10761], DATA[0][10760], DATA[0][10759], DATA[0][10758], DATA[0][10757], DATA[0][10756], DATA[0][10755], DATA[0][10754], DATA[0][10753], DATA[0][10752], DATA[0][10751], DATA[0][10750], DATA[0][10749], DATA[0][10748], DATA[0][10747], DATA[0][10746], DATA[0][10779], DATA[0][10778], DATA[0][10777], DATA[0][10776], DATA[0][10775], DATA[0][10774], DATA[0][10773], DATA[0][10772], DATA[0][10771], DATA[0][10770], DATA[0][10769], DATA[0][10768], DATA[0][10767], DATA[0][10766], DATA[0][10765], DATA[0][10764], DATA[0][10797], DATA[0][10796], DATA[0][10795], DATA[0][10794], DATA[0][10793], DATA[0][10792], DATA[0][10791], DATA[0][10790], DATA[0][10789], DATA[0][10788], DATA[0][10787], DATA[0][10786], DATA[0][10785], DATA[0][10784], DATA[0][10783], DATA[0][10782], DATA[0][10815], DATA[0][10814], DATA[0][10813], DATA[0][10812], DATA[0][10811], DATA[0][10810], DATA[0][10809], DATA[0][10808], DATA[0][10807], DATA[0][10806], DATA[0][10805], DATA[0][10804], DATA[0][10803], DATA[0][10802], DATA[0][10801], DATA[0][10800], DATA[0][10833], DATA[0][10832], DATA[0][10831], DATA[0][10830], DATA[0][10829], DATA[0][10828], DATA[0][10827], DATA[0][10826], DATA[0][10825], DATA[0][10824], DATA[0][10823], DATA[0][10822], DATA[0][10821], DATA[0][10820], DATA[0][10819], DATA[0][10818], DATA[0][10851], DATA[0][10850], DATA[0][10849], DATA[0][10848], DATA[0][10847], DATA[0][10846], DATA[0][10845], DATA[0][10844], DATA[0][10843], DATA[0][10842], DATA[0][10841], DATA[0][10840], DATA[0][10839], DATA[0][10838], DATA[0][10837], DATA[0][10836], DATA[0][10869], DATA[0][10868], DATA[0][10867], DATA[0][10866], DATA[0][10865], DATA[0][10864], DATA[0][10863], DATA[0][10862], DATA[0][10861], DATA[0][10860], DATA[0][10859], DATA[0][10858], DATA[0][10857], DATA[0][10856], DATA[0][10855], DATA[0][10854], DATA[0][10887], DATA[0][10886], DATA[0][10885], DATA[0][10884], DATA[0][10883], DATA[0][10882], DATA[0][10881], DATA[0][10880], DATA[0][10879], DATA[0][10878], DATA[0][10877], DATA[0][10876], DATA[0][10875], DATA[0][10874], DATA[0][10873], DATA[0][10872], DATA[0][10905], DATA[0][10904], DATA[0][10903], DATA[0][10902], DATA[0][10901], DATA[0][10900], DATA[0][10899], DATA[0][10898], DATA[0][10897], DATA[0][10896], DATA[0][10895], DATA[0][10894], DATA[0][10893], DATA[0][10892], DATA[0][10891], DATA[0][10890], DATA[0][10923], DATA[0][10922], DATA[0][10921], DATA[0][10920], DATA[0][10919], DATA[0][10918], DATA[0][10917], DATA[0][10916], DATA[0][10915], DATA[0][10914], DATA[0][10913], DATA[0][10912], DATA[0][10911], DATA[0][10910], DATA[0][10909], DATA[0][10908], DATA[0][10941], DATA[0][10940], DATA[0][10939], DATA[0][10938], DATA[0][10937], DATA[0][10936], DATA[0][10935], DATA[0][10934], DATA[0][10933], DATA[0][10932], DATA[0][10931], DATA[0][10930], DATA[0][10929], DATA[0][10928], DATA[0][10927], DATA[0][10926], DATA[0][10959], DATA[0][10958], DATA[0][10957], DATA[0][10956], DATA[0][10955], DATA[0][10954], DATA[0][10953], DATA[0][10952], DATA[0][10951], DATA[0][10950], DATA[0][10949], DATA[0][10948], DATA[0][10947], DATA[0][10946], DATA[0][10945], DATA[0][10944], DATA[0][10977], DATA[0][10976], DATA[0][10975], DATA[0][10974], DATA[0][10973], DATA[0][10972], DATA[0][10971], DATA[0][10970], DATA[0][10969], DATA[0][10968], DATA[0][10967], DATA[0][10966], DATA[0][10965], DATA[0][10964], DATA[0][10963], DATA[0][10962], DATA[0][10995], DATA[0][10994], DATA[0][10993], DATA[0][10992], DATA[0][10991], DATA[0][10990], DATA[0][10989], DATA[0][10988], DATA[0][10987], DATA[0][10986], DATA[0][10985], DATA[0][10984], DATA[0][10983], DATA[0][10982], DATA[0][10981], DATA[0][10980], DATA[0][11013], DATA[0][11012], DATA[0][11011], DATA[0][11010], DATA[0][11009], DATA[0][11008], DATA[0][11007], DATA[0][11006], DATA[0][11005], DATA[0][11004], DATA[0][11003], DATA[0][11002], DATA[0][11001], DATA[0][11000], DATA[0][10999], DATA[0][10998], DATA[0][11031], DATA[0][11030], DATA[0][11029], DATA[0][11028], DATA[0][11027], DATA[0][11026], DATA[0][11025], DATA[0][11024], DATA[0][11023], DATA[0][11022], DATA[0][11021], DATA[0][11020], DATA[0][11019], DATA[0][11018], DATA[0][11017], DATA[0][11016], DATA[0][11049], DATA[0][11048], DATA[0][11047], DATA[0][11046], DATA[0][11045], DATA[0][11044], DATA[0][11043], DATA[0][11042], DATA[0][11041], DATA[0][11040], DATA[0][11039], DATA[0][11038], DATA[0][11037], DATA[0][11036], DATA[0][11035], DATA[0][11034], DATA[0][11067], DATA[0][11066], DATA[0][11065], DATA[0][11064], DATA[0][11063], DATA[0][11062], DATA[0][11061], DATA[0][11060], DATA[0][11059], DATA[0][11058], DATA[0][11057], DATA[0][11056], DATA[0][11055], DATA[0][11054], DATA[0][11053], DATA[0][11052], DATA[0][11085], DATA[0][11084], DATA[0][11083], DATA[0][11082], DATA[0][11081], DATA[0][11080], DATA[0][11079], DATA[0][11078], DATA[0][11077], DATA[0][11076], DATA[0][11075], DATA[0][11074], DATA[0][11073], DATA[0][11072], DATA[0][11071], DATA[0][11070], DATA[0][11103], DATA[0][11102], DATA[0][11101], DATA[0][11100], DATA[0][11099], DATA[0][11098], DATA[0][11097], DATA[0][11096], DATA[0][11095], DATA[0][11094], DATA[0][11093], DATA[0][11092], DATA[0][11091], DATA[0][11090], DATA[0][11089], DATA[0][11088], DATA[0][11121], DATA[0][11120], DATA[0][11119], DATA[0][11118], DATA[0][11117], DATA[0][11116], DATA[0][11115], DATA[0][11114], DATA[0][11113], DATA[0][11112], DATA[0][11111], DATA[0][11110], DATA[0][11109], DATA[0][11108], DATA[0][11107], DATA[0][11106], DATA[0][11139], DATA[0][11138], DATA[0][11137], DATA[0][11136], DATA[0][11135], DATA[0][11134], DATA[0][11133], DATA[0][11132], DATA[0][11131], DATA[0][11130], DATA[0][11129], DATA[0][11128], DATA[0][11127], DATA[0][11126], DATA[0][11125], DATA[0][11124], DATA[0][11157], DATA[0][11156], DATA[0][11155], DATA[0][11154], DATA[0][11153], DATA[0][11152], DATA[0][11151], DATA[0][11150], DATA[0][11149], DATA[0][11148], DATA[0][11147], DATA[0][11146], DATA[0][11145], DATA[0][11144], DATA[0][11143], DATA[0][11142], DATA[0][11175], DATA[0][11174], DATA[0][11173], DATA[0][11172], DATA[0][11171], DATA[0][11170], DATA[0][11169], DATA[0][11168], DATA[0][11167], DATA[0][11166], DATA[0][11165], DATA[0][11164], DATA[0][11163], DATA[0][11162], DATA[0][11161], DATA[0][11160], DATA[0][11193], DATA[0][11192], DATA[0][11191], DATA[0][11190], DATA[0][11189], DATA[0][11188], DATA[0][11187], DATA[0][11186], DATA[0][11185], DATA[0][11184], DATA[0][11183], DATA[0][11182], DATA[0][11181], DATA[0][11180], DATA[0][11179], DATA[0][11178], DATA[0][11211], DATA[0][11210], DATA[0][11209], DATA[0][11208], DATA[0][11207], DATA[0][11206], DATA[0][11205], DATA[0][11204], DATA[0][11203], DATA[0][11202], DATA[0][11201], DATA[0][11200], DATA[0][11199], DATA[0][11198], DATA[0][11197], DATA[0][11196], DATA[0][11229], DATA[0][11228], DATA[0][11227], DATA[0][11226], DATA[0][11225], DATA[0][11224], DATA[0][11223], DATA[0][11222], DATA[0][11221], DATA[0][11220], DATA[0][11219], DATA[0][11218], DATA[0][11217], DATA[0][11216], DATA[0][11215], DATA[0][11214], DATA[0][11247], DATA[0][11246], DATA[0][11245], DATA[0][11244], DATA[0][11243], DATA[0][11242], DATA[0][11241], DATA[0][11240], DATA[0][11239], DATA[0][11238], DATA[0][11237], DATA[0][11236], DATA[0][11235], DATA[0][11234], DATA[0][11233], DATA[0][11232], DATA[0][11265], DATA[0][11264], DATA[0][11263], DATA[0][11262], DATA[0][11261], DATA[0][11260], DATA[0][11259], DATA[0][11258], DATA[0][11257], DATA[0][11256], DATA[0][11255], DATA[0][11254], DATA[0][11253], DATA[0][11252], DATA[0][11251], DATA[0][11250], DATA[0][11283], DATA[0][11282], DATA[0][11281], DATA[0][11280], DATA[0][11279], DATA[0][11278], DATA[0][11277], DATA[0][11276], DATA[0][11275], DATA[0][11274], DATA[0][11273], DATA[0][11272], DATA[0][11271], DATA[0][11270], DATA[0][11269], DATA[0][11268], DATA[0][11301], DATA[0][11300], DATA[0][11299], DATA[0][11298], DATA[0][11297], DATA[0][11296], DATA[0][11295], DATA[0][11294], DATA[0][11293], DATA[0][11292], DATA[0][11291], DATA[0][11290], DATA[0][11289], DATA[0][11288], DATA[0][11287], DATA[0][11286], DATA[0][11319], DATA[0][11318], DATA[0][11317], DATA[0][11316], DATA[0][11315], DATA[0][11314], DATA[0][11313], DATA[0][11312], DATA[0][11311], DATA[0][11310], DATA[0][11309], DATA[0][11308], DATA[0][11307], DATA[0][11306], DATA[0][11305], DATA[0][11304], DATA[0][11337], DATA[0][11336], DATA[0][11335], DATA[0][11334], DATA[0][11333], DATA[0][11332], DATA[0][11331], DATA[0][11330], DATA[0][11329], DATA[0][11328], DATA[0][11327], DATA[0][11326], DATA[0][11325], DATA[0][11324], DATA[0][11323], DATA[0][11322], DATA[0][11355], DATA[0][11354], DATA[0][11353], DATA[0][11352], DATA[0][11351], DATA[0][11350], DATA[0][11349], DATA[0][11348], DATA[0][11347], DATA[0][11346], DATA[0][11345], DATA[0][11344], DATA[0][11343], DATA[0][11342], DATA[0][11341], DATA[0][11340], DATA[0][11373], DATA[0][11372], DATA[0][11371], DATA[0][11370], DATA[0][11369], DATA[0][11368], DATA[0][11367], DATA[0][11366], DATA[0][11365], DATA[0][11364], DATA[0][11363], DATA[0][11362], DATA[0][11361], DATA[0][11360], DATA[0][11359], DATA[0][11358], DATA[0][11391], DATA[0][11390], DATA[0][11389], DATA[0][11388], DATA[0][11387], DATA[0][11386], DATA[0][11385], DATA[0][11384], DATA[0][11383], DATA[0][11382], DATA[0][11381], DATA[0][11380], DATA[0][11379], DATA[0][11378], DATA[0][11377], DATA[0][11376], DATA[0][11409], DATA[0][11408], DATA[0][11407], DATA[0][11406], DATA[0][11405], DATA[0][11404], DATA[0][11403], DATA[0][11402], DATA[0][11401], DATA[0][11400], DATA[0][11399], DATA[0][11398], DATA[0][11397], DATA[0][11396], DATA[0][11395], DATA[0][11394], DATA[0][11427], DATA[0][11426], DATA[0][11425], DATA[0][11424], DATA[0][11423], DATA[0][11422], DATA[0][11421], DATA[0][11420], DATA[0][11419], DATA[0][11418], DATA[0][11417], DATA[0][11416], DATA[0][11415], DATA[0][11414], DATA[0][11413], DATA[0][11412], DATA[0][11445], DATA[0][11444], DATA[0][11443], DATA[0][11442], DATA[0][11441], DATA[0][11440], DATA[0][11439], DATA[0][11438], DATA[0][11437], DATA[0][11436], DATA[0][11435], DATA[0][11434], DATA[0][11433], DATA[0][11432], DATA[0][11431], DATA[0][11430], DATA[0][11463], DATA[0][11462], DATA[0][11461], DATA[0][11460], DATA[0][11459], DATA[0][11458], DATA[0][11457], DATA[0][11456], DATA[0][11455], DATA[0][11454], DATA[0][11453], DATA[0][11452], DATA[0][11451], DATA[0][11450], DATA[0][11449], DATA[0][11448], DATA[0][11481], DATA[0][11480], DATA[0][11479], DATA[0][11478], DATA[0][11477], DATA[0][11476], DATA[0][11475], DATA[0][11474], DATA[0][11473], DATA[0][11472], DATA[0][11471], DATA[0][11470], DATA[0][11469], DATA[0][11468], DATA[0][11467], DATA[0][11466], DATA[0][11499], DATA[0][11498], DATA[0][11497], DATA[0][11496], DATA[0][11495], DATA[0][11494], DATA[0][11493], DATA[0][11492], DATA[0][11491], DATA[0][11490], DATA[0][11489], DATA[0][11488], DATA[0][11487], DATA[0][11486], DATA[0][11485], DATA[0][11484], DATA[0][11517], DATA[0][11516], DATA[0][11515], DATA[0][11514], DATA[0][11513], DATA[0][11512], DATA[0][11511], DATA[0][11510], DATA[0][11509], DATA[0][11508], DATA[0][11507], DATA[0][11506], DATA[0][11505], DATA[0][11504], DATA[0][11503], DATA[0][11502], DATA[0][11535], DATA[0][11534], DATA[0][11533], DATA[0][11532], DATA[0][11531], DATA[0][11530], DATA[0][11529], DATA[0][11528], DATA[0][11527], DATA[0][11526], DATA[0][11525], DATA[0][11524], DATA[0][11523], DATA[0][11522], DATA[0][11521], DATA[0][11520], DATA[0][11553], DATA[0][11552], DATA[0][11551], DATA[0][11550], DATA[0][11549], DATA[0][11548], DATA[0][11547], DATA[0][11546], DATA[0][11545], DATA[0][11544], DATA[0][11543], DATA[0][11542], DATA[0][11541], DATA[0][11540], DATA[0][11539], DATA[0][11538], DATA[0][11571], DATA[0][11570], DATA[0][11569], DATA[0][11568], DATA[0][11567], DATA[0][11566], DATA[0][11565], DATA[0][11564], DATA[0][11563], DATA[0][11562], DATA[0][11561], DATA[0][11560], DATA[0][11559], DATA[0][11558], DATA[0][11557], DATA[0][11556], DATA[0][11589], DATA[0][11588], DATA[0][11587], DATA[0][11586], DATA[0][11585], DATA[0][11584], DATA[0][11583], DATA[0][11582], DATA[0][11581], DATA[0][11580], DATA[0][11579], DATA[0][11578], DATA[0][11577], DATA[0][11576], DATA[0][11575], DATA[0][11574], DATA[0][11607], DATA[0][11606], DATA[0][11605], DATA[0][11604], DATA[0][11603], DATA[0][11602], DATA[0][11601], DATA[0][11600], DATA[0][11599], DATA[0][11598], DATA[0][11597], DATA[0][11596], DATA[0][11595], DATA[0][11594], DATA[0][11593], DATA[0][11592], DATA[0][11625], DATA[0][11624], DATA[0][11623], DATA[0][11622], DATA[0][11621], DATA[0][11620], DATA[0][11619], DATA[0][11618], DATA[0][11617], DATA[0][11616], DATA[0][11615], DATA[0][11614], DATA[0][11613], DATA[0][11612], DATA[0][11611], DATA[0][11610], DATA[0][11643], DATA[0][11642], DATA[0][11641], DATA[0][11640], DATA[0][11639], DATA[0][11638], DATA[0][11637], DATA[0][11636], DATA[0][11635], DATA[0][11634], DATA[0][11633], DATA[0][11632], DATA[0][11631], DATA[0][11630], DATA[0][11629], DATA[0][11628], DATA[0][11661], DATA[0][11660], DATA[0][11659], DATA[0][11658], DATA[0][11657], DATA[0][11656], DATA[0][11655], DATA[0][11654], DATA[0][11653], DATA[0][11652], DATA[0][11651], DATA[0][11650], DATA[0][11649], DATA[0][11648], DATA[0][11647], DATA[0][11646], DATA[0][11679], DATA[0][11678], DATA[0][11677], DATA[0][11676], DATA[0][11675], DATA[0][11674], DATA[0][11673], DATA[0][11672], DATA[0][11671], DATA[0][11670], DATA[0][11669], DATA[0][11668], DATA[0][11667], DATA[0][11666], DATA[0][11665], DATA[0][11664], DATA[0][11697], DATA[0][11696], DATA[0][11695], DATA[0][11694], DATA[0][11693], DATA[0][11692], DATA[0][11691], DATA[0][11690], DATA[0][11689], DATA[0][11688], DATA[0][11687], DATA[0][11686], DATA[0][11685], DATA[0][11684], DATA[0][11683], DATA[0][11682], DATA[0][11715], DATA[0][11714], DATA[0][11713], DATA[0][11712], DATA[0][11711], DATA[0][11710], DATA[0][11709], DATA[0][11708], DATA[0][11707], DATA[0][11706], DATA[0][11705], DATA[0][11704], DATA[0][11703], DATA[0][11702], DATA[0][11701], DATA[0][11700], DATA[0][11733], DATA[0][11732], DATA[0][11731], DATA[0][11730], DATA[0][11729], DATA[0][11728], DATA[0][11727], DATA[0][11726], DATA[0][11725], DATA[0][11724], DATA[0][11723], DATA[0][11722], DATA[0][11721], DATA[0][11720], DATA[0][11719], DATA[0][11718], DATA[0][11751], DATA[0][11750], DATA[0][11749], DATA[0][11748], DATA[0][11747], DATA[0][11746], DATA[0][11745], DATA[0][11744], DATA[0][11743], DATA[0][11742], DATA[0][11741], DATA[0][11740], DATA[0][11739], DATA[0][11738], DATA[0][11737], DATA[0][11736], DATA[0][11769], DATA[0][11768], DATA[0][11767], DATA[0][11766], DATA[0][11765], DATA[0][11764], DATA[0][11763], DATA[0][11762], DATA[0][11761], DATA[0][11760], DATA[0][11759], DATA[0][11758], DATA[0][11757], DATA[0][11756], DATA[0][11755], DATA[0][11754], DATA[0][11787], DATA[0][11786], DATA[0][11785], DATA[0][11784], DATA[0][11783], DATA[0][11782], DATA[0][11781], DATA[0][11780], DATA[0][11779], DATA[0][11778], DATA[0][11777], DATA[0][11776], DATA[0][11775], DATA[0][11774], DATA[0][11773], DATA[0][11772], DATA[0][11805], DATA[0][11804], DATA[0][11803], DATA[0][11802], DATA[0][11801], DATA[0][11800], DATA[0][11799], DATA[0][11798], DATA[0][11797], DATA[0][11796], DATA[0][11795], DATA[0][11794], DATA[0][11793], DATA[0][11792], DATA[0][11791], DATA[0][11790], DATA[0][11823], DATA[0][11822], DATA[0][11821], DATA[0][11820], DATA[0][11819], DATA[0][11818], DATA[0][11817], DATA[0][11816], DATA[0][11815], DATA[0][11814], DATA[0][11813], DATA[0][11812], DATA[0][11811], DATA[0][11810], DATA[0][11809], DATA[0][11808], DATA[0][11841], DATA[0][11840], DATA[0][11839], DATA[0][11838], DATA[0][11837], DATA[0][11836], DATA[0][11835], DATA[0][11834], DATA[0][11833], DATA[0][11832], DATA[0][11831], DATA[0][11830], DATA[0][11829], DATA[0][11828], DATA[0][11827], DATA[0][11826], DATA[0][11859], DATA[0][11858], DATA[0][11857], DATA[0][11856], DATA[0][11855], DATA[0][11854], DATA[0][11853], DATA[0][11852], DATA[0][11851], DATA[0][11850], DATA[0][11849], DATA[0][11848], DATA[0][11847], DATA[0][11846], DATA[0][11845], DATA[0][11844], DATA[0][11877], DATA[0][11876], DATA[0][11875], DATA[0][11874], DATA[0][11873], DATA[0][11872], DATA[0][11871], DATA[0][11870], DATA[0][11869], DATA[0][11868], DATA[0][11867], DATA[0][11866], DATA[0][11865], DATA[0][11864], DATA[0][11863], DATA[0][11862], DATA[0][11895], DATA[0][11894], DATA[0][11893], DATA[0][11892], DATA[0][11891], DATA[0][11890], DATA[0][11889], DATA[0][11888], DATA[0][11887], DATA[0][11886], DATA[0][11885], DATA[0][11884], DATA[0][11883], DATA[0][11882], DATA[0][11881], DATA[0][11880], DATA[0][11913], DATA[0][11912], DATA[0][11911], DATA[0][11910], DATA[0][11909], DATA[0][11908], DATA[0][11907], DATA[0][11906], DATA[0][11905], DATA[0][11904], DATA[0][11903], DATA[0][11902], DATA[0][11901], DATA[0][11900], DATA[0][11899], DATA[0][11898], DATA[0][11931], DATA[0][11930], DATA[0][11929], DATA[0][11928], DATA[0][11927], DATA[0][11926], DATA[0][11925], DATA[0][11924], DATA[0][11923], DATA[0][11922], DATA[0][11921], DATA[0][11920], DATA[0][11919], DATA[0][11918], DATA[0][11917], DATA[0][11916], DATA[0][11949], DATA[0][11948], DATA[0][11947], DATA[0][11946], DATA[0][11945], DATA[0][11944], DATA[0][11943], DATA[0][11942], DATA[0][11941], DATA[0][11940], DATA[0][11939], DATA[0][11938], DATA[0][11937], DATA[0][11936], DATA[0][11935], DATA[0][11934], DATA[0][11967], DATA[0][11966], DATA[0][11965], DATA[0][11964], DATA[0][11963], DATA[0][11962], DATA[0][11961], DATA[0][11960], DATA[0][11959], DATA[0][11958], DATA[0][11957], DATA[0][11956], DATA[0][11955], DATA[0][11954], DATA[0][11953], DATA[0][11952], DATA[0][11985], DATA[0][11984], DATA[0][11983], DATA[0][11982], DATA[0][11981], DATA[0][11980], DATA[0][11979], DATA[0][11978], DATA[0][11977], DATA[0][11976], DATA[0][11975], DATA[0][11974], DATA[0][11973], DATA[0][11972], DATA[0][11971], DATA[0][11970], DATA[0][12003], DATA[0][12002], DATA[0][12001], DATA[0][12000], DATA[0][11999], DATA[0][11998], DATA[0][11997], DATA[0][11996], DATA[0][11995], DATA[0][11994], DATA[0][11993], DATA[0][11992], DATA[0][11991], DATA[0][11990], DATA[0][11989], DATA[0][11988], DATA[0][12021], DATA[0][12020], DATA[0][12019], DATA[0][12018], DATA[0][12017], DATA[0][12016], DATA[0][12015], DATA[0][12014], DATA[0][12013], DATA[0][12012], DATA[0][12011], DATA[0][12010], DATA[0][12009], DATA[0][12008], DATA[0][12007], DATA[0][12006], DATA[0][12039], DATA[0][12038], DATA[0][12037], DATA[0][12036], DATA[0][12035], DATA[0][12034], DATA[0][12033], DATA[0][12032], DATA[0][12031], DATA[0][12030], DATA[0][12029], DATA[0][12028], DATA[0][12027], DATA[0][12026], DATA[0][12025], DATA[0][12024], DATA[0][12057], DATA[0][12056], DATA[0][12055], DATA[0][12054], DATA[0][12053], DATA[0][12052], DATA[0][12051], DATA[0][12050], DATA[0][12049], DATA[0][12048], DATA[0][12047], DATA[0][12046], DATA[0][12045], DATA[0][12044], DATA[0][12043], DATA[0][12042], DATA[0][12075], DATA[0][12074], DATA[0][12073], DATA[0][12072], DATA[0][12071], DATA[0][12070], DATA[0][12069], DATA[0][12068], DATA[0][12067], DATA[0][12066], DATA[0][12065], DATA[0][12064], DATA[0][12063], DATA[0][12062], DATA[0][12061], DATA[0][12060], DATA[0][12093], DATA[0][12092], DATA[0][12091], DATA[0][12090], DATA[0][12089], DATA[0][12088], DATA[0][12087], DATA[0][12086], DATA[0][12085], DATA[0][12084], DATA[0][12083], DATA[0][12082], DATA[0][12081], DATA[0][12080], DATA[0][12079], DATA[0][12078], DATA[0][12111], DATA[0][12110], DATA[0][12109], DATA[0][12108], DATA[0][12107], DATA[0][12106], DATA[0][12105], DATA[0][12104], DATA[0][12103], DATA[0][12102], DATA[0][12101], DATA[0][12100], DATA[0][12099], DATA[0][12098], DATA[0][12097], DATA[0][12096], DATA[0][12129], DATA[0][12128], DATA[0][12127], DATA[0][12126], DATA[0][12125], DATA[0][12124], DATA[0][12123], DATA[0][12122], DATA[0][12121], DATA[0][12120], DATA[0][12119], DATA[0][12118], DATA[0][12117], DATA[0][12116], DATA[0][12115], DATA[0][12114], DATA[0][12147], DATA[0][12146], DATA[0][12145], DATA[0][12144], DATA[0][12143], DATA[0][12142], DATA[0][12141], DATA[0][12140], DATA[0][12139], DATA[0][12138], DATA[0][12137], DATA[0][12136], DATA[0][12135], DATA[0][12134], DATA[0][12133], DATA[0][12132], DATA[0][12165], DATA[0][12164], DATA[0][12163], DATA[0][12162], DATA[0][12161], DATA[0][12160], DATA[0][12159], DATA[0][12158], DATA[0][12157], DATA[0][12156], DATA[0][12155], DATA[0][12154], DATA[0][12153], DATA[0][12152], DATA[0][12151], DATA[0][12150], DATA[0][12183], DATA[0][12182], DATA[0][12181], DATA[0][12180], DATA[0][12179], DATA[0][12178], DATA[0][12177], DATA[0][12176], DATA[0][12175], DATA[0][12174], DATA[0][12173], DATA[0][12172], DATA[0][12171], DATA[0][12170], DATA[0][12169], DATA[0][12168], DATA[0][12201], DATA[0][12200], DATA[0][12199], DATA[0][12198], DATA[0][12197], DATA[0][12196], DATA[0][12195], DATA[0][12194], DATA[0][12193], DATA[0][12192], DATA[0][12191], DATA[0][12190], DATA[0][12189], DATA[0][12188], DATA[0][12187], DATA[0][12186], DATA[0][12219], DATA[0][12218], DATA[0][12217], DATA[0][12216], DATA[0][12215], DATA[0][12214], DATA[0][12213], DATA[0][12212], DATA[0][12211], DATA[0][12210], DATA[0][12209], DATA[0][12208], DATA[0][12207], DATA[0][12206], DATA[0][12205], DATA[0][12204], DATA[0][12237], DATA[0][12236], DATA[0][12235], DATA[0][12234], DATA[0][12233], DATA[0][12232], DATA[0][12231], DATA[0][12230], DATA[0][12229], DATA[0][12228], DATA[0][12227], DATA[0][12226], DATA[0][12225], DATA[0][12224], DATA[0][12223], DATA[0][12222], DATA[0][12255], DATA[0][12254], DATA[0][12253], DATA[0][12252], DATA[0][12251], DATA[0][12250], DATA[0][12249], DATA[0][12248], DATA[0][12247], DATA[0][12246], DATA[0][12245], DATA[0][12244], DATA[0][12243], DATA[0][12242], DATA[0][12241], DATA[0][12240], DATA[0][12273], DATA[0][12272], DATA[0][12271], DATA[0][12270], DATA[0][12269], DATA[0][12268], DATA[0][12267], DATA[0][12266], DATA[0][12265], DATA[0][12264], DATA[0][12263], DATA[0][12262], DATA[0][12261], DATA[0][12260], DATA[0][12259], DATA[0][12258], DATA[0][12291], DATA[0][12290], DATA[0][12289], DATA[0][12288], DATA[0][12287], DATA[0][12286], DATA[0][12285], DATA[0][12284], DATA[0][12283], DATA[0][12282], DATA[0][12281], DATA[0][12280], DATA[0][12279], DATA[0][12278], DATA[0][12277], DATA[0][12276], DATA[0][12309], DATA[0][12308], DATA[0][12307], DATA[0][12306], DATA[0][12305], DATA[0][12304], DATA[0][12303], DATA[0][12302], DATA[0][12301], DATA[0][12300], DATA[0][12299], DATA[0][12298], DATA[0][12297], DATA[0][12296], DATA[0][12295], DATA[0][12294], DATA[0][12327], DATA[0][12326], DATA[0][12325], DATA[0][12324], DATA[0][12323], DATA[0][12322], DATA[0][12321], DATA[0][12320], DATA[0][12319], DATA[0][12318], DATA[0][12317], DATA[0][12316], DATA[0][12315], DATA[0][12314], DATA[0][12313], DATA[0][12312], DATA[0][12345], DATA[0][12344], DATA[0][12343], DATA[0][12342], DATA[0][12341], DATA[0][12340], DATA[0][12339], DATA[0][12338], DATA[0][12337], DATA[0][12336], DATA[0][12335], DATA[0][12334], DATA[0][12333], DATA[0][12332], DATA[0][12331], DATA[0][12330], DATA[0][12363], DATA[0][12362], DATA[0][12361], DATA[0][12360], DATA[0][12359], DATA[0][12358], DATA[0][12357], DATA[0][12356], DATA[0][12355], DATA[0][12354], DATA[0][12353], DATA[0][12352], DATA[0][12351], DATA[0][12350], DATA[0][12349], DATA[0][12348], DATA[0][12381], DATA[0][12380], DATA[0][12379], DATA[0][12378], DATA[0][12377], DATA[0][12376], DATA[0][12375], DATA[0][12374], DATA[0][12373], DATA[0][12372], DATA[0][12371], DATA[0][12370], DATA[0][12369], DATA[0][12368], DATA[0][12367], DATA[0][12366], DATA[0][12399], DATA[0][12398], DATA[0][12397], DATA[0][12396], DATA[0][12395], DATA[0][12394], DATA[0][12393], DATA[0][12392], DATA[0][12391], DATA[0][12390], DATA[0][12389], DATA[0][12388], DATA[0][12387], DATA[0][12386], DATA[0][12385], DATA[0][12384], DATA[0][12417], DATA[0][12416], DATA[0][12415], DATA[0][12414], DATA[0][12413], DATA[0][12412], DATA[0][12411], DATA[0][12410], DATA[0][12409], DATA[0][12408], DATA[0][12407], DATA[0][12406], DATA[0][12405], DATA[0][12404], DATA[0][12403], DATA[0][12402], DATA[0][12435], DATA[0][12434], DATA[0][12433], DATA[0][12432], DATA[0][12431], DATA[0][12430], DATA[0][12429], DATA[0][12428], DATA[0][12427], DATA[0][12426], DATA[0][12425], DATA[0][12424], DATA[0][12423], DATA[0][12422], DATA[0][12421], DATA[0][12420], DATA[0][12453], DATA[0][12452], DATA[0][12451], DATA[0][12450], DATA[0][12449], DATA[0][12448], DATA[0][12447], DATA[0][12446], DATA[0][12445], DATA[0][12444], DATA[0][12443], DATA[0][12442], DATA[0][12441], DATA[0][12440], DATA[0][12439], DATA[0][12438], DATA[0][12471], DATA[0][12470], DATA[0][12469], DATA[0][12468], DATA[0][12467], DATA[0][12466], DATA[0][12465], DATA[0][12464], DATA[0][12463], DATA[0][12462], DATA[0][12461], DATA[0][12460], DATA[0][12459], DATA[0][12458], DATA[0][12457], DATA[0][12456], DATA[0][12489], DATA[0][12488], DATA[0][12487], DATA[0][12486], DATA[0][12485], DATA[0][12484], DATA[0][12483], DATA[0][12482], DATA[0][12481], DATA[0][12480], DATA[0][12479], DATA[0][12478], DATA[0][12477], DATA[0][12476], DATA[0][12475], DATA[0][12474], DATA[0][12507], DATA[0][12506], DATA[0][12505], DATA[0][12504], DATA[0][12503], DATA[0][12502], DATA[0][12501], DATA[0][12500], DATA[0][12499], DATA[0][12498], DATA[0][12497], DATA[0][12496], DATA[0][12495], DATA[0][12494], DATA[0][12493], DATA[0][12492], DATA[0][12525], DATA[0][12524], DATA[0][12523], DATA[0][12522], DATA[0][12521], DATA[0][12520], DATA[0][12519], DATA[0][12518], DATA[0][12517], DATA[0][12516], DATA[0][12515], DATA[0][12514], DATA[0][12513], DATA[0][12512], DATA[0][12511], DATA[0][12510], DATA[0][12543], DATA[0][12542], DATA[0][12541], DATA[0][12540], DATA[0][12539], DATA[0][12538], DATA[0][12537], DATA[0][12536], DATA[0][12535], DATA[0][12534], DATA[0][12533], DATA[0][12532], DATA[0][12531], DATA[0][12530], DATA[0][12529], DATA[0][12528], DATA[0][12561], DATA[0][12560], DATA[0][12559], DATA[0][12558], DATA[0][12557], DATA[0][12556], DATA[0][12555], DATA[0][12554], DATA[0][12553], DATA[0][12552], DATA[0][12551], DATA[0][12550], DATA[0][12549], DATA[0][12548], DATA[0][12547], DATA[0][12546], DATA[0][12579], DATA[0][12578], DATA[0][12577], DATA[0][12576], DATA[0][12575], DATA[0][12574], DATA[0][12573], DATA[0][12572], DATA[0][12571], DATA[0][12570], DATA[0][12569], DATA[0][12568], DATA[0][12567], DATA[0][12566], DATA[0][12565], DATA[0][12564], DATA[0][12597], DATA[0][12596], DATA[0][12595], DATA[0][12594], DATA[0][12593], DATA[0][12592], DATA[0][12591], DATA[0][12590], DATA[0][12589], DATA[0][12588], DATA[0][12587], DATA[0][12586], DATA[0][12585], DATA[0][12584], DATA[0][12583], DATA[0][12582], DATA[0][12615], DATA[0][12614], DATA[0][12613], DATA[0][12612], DATA[0][12611], DATA[0][12610], DATA[0][12609], DATA[0][12608], DATA[0][12607], DATA[0][12606], DATA[0][12605], DATA[0][12604], DATA[0][12603], DATA[0][12602], DATA[0][12601], DATA[0][12600], DATA[0][12633], DATA[0][12632], DATA[0][12631], DATA[0][12630], DATA[0][12629], DATA[0][12628], DATA[0][12627], DATA[0][12626], DATA[0][12625], DATA[0][12624], DATA[0][12623], DATA[0][12622], DATA[0][12621], DATA[0][12620], DATA[0][12619], DATA[0][12618], DATA[0][12651], DATA[0][12650], DATA[0][12649], DATA[0][12648], DATA[0][12647], DATA[0][12646], DATA[0][12645], DATA[0][12644], DATA[0][12643], DATA[0][12642], DATA[0][12641], DATA[0][12640], DATA[0][12639], DATA[0][12638], DATA[0][12637], DATA[0][12636], DATA[0][12669], DATA[0][12668], DATA[0][12667], DATA[0][12666], DATA[0][12665], DATA[0][12664], DATA[0][12663], DATA[0][12662], DATA[0][12661], DATA[0][12660], DATA[0][12659], DATA[0][12658], DATA[0][12657], DATA[0][12656], DATA[0][12655], DATA[0][12654], DATA[0][12687], DATA[0][12686], DATA[0][12685], DATA[0][12684], DATA[0][12683], DATA[0][12682], DATA[0][12681], DATA[0][12680], DATA[0][12679], DATA[0][12678], DATA[0][12677], DATA[0][12676], DATA[0][12675], DATA[0][12674], DATA[0][12673], DATA[0][12672], DATA[0][12705], DATA[0][12704], DATA[0][12703], DATA[0][12702], DATA[0][12701], DATA[0][12700], DATA[0][12699], DATA[0][12698], DATA[0][12697], DATA[0][12696], DATA[0][12695], DATA[0][12694], DATA[0][12693], DATA[0][12692], DATA[0][12691], DATA[0][12690], DATA[0][12723], DATA[0][12722], DATA[0][12721], DATA[0][12720], DATA[0][12719], DATA[0][12718], DATA[0][12717], DATA[0][12716], DATA[0][12715], DATA[0][12714], DATA[0][12713], DATA[0][12712], DATA[0][12711], DATA[0][12710], DATA[0][12709], DATA[0][12708], DATA[0][12741], DATA[0][12740], DATA[0][12739], DATA[0][12738], DATA[0][12737], DATA[0][12736], DATA[0][12735], DATA[0][12734], DATA[0][12733], DATA[0][12732], DATA[0][12731], DATA[0][12730], DATA[0][12729], DATA[0][12728], DATA[0][12727], DATA[0][12726], DATA[0][12759], DATA[0][12758], DATA[0][12757], DATA[0][12756], DATA[0][12755], DATA[0][12754], DATA[0][12753], DATA[0][12752], DATA[0][12751], DATA[0][12750], DATA[0][12749], DATA[0][12748], DATA[0][12747], DATA[0][12746], DATA[0][12745], DATA[0][12744], DATA[0][12777], DATA[0][12776], DATA[0][12775], DATA[0][12774], DATA[0][12773], DATA[0][12772], DATA[0][12771], DATA[0][12770], DATA[0][12769], DATA[0][12768], DATA[0][12767], DATA[0][12766], DATA[0][12765], DATA[0][12764], DATA[0][12763], DATA[0][12762], DATA[0][12795], DATA[0][12794], DATA[0][12793], DATA[0][12792], DATA[0][12791], DATA[0][12790], DATA[0][12789], DATA[0][12788], DATA[0][12787], DATA[0][12786], DATA[0][12785], DATA[0][12784], DATA[0][12783], DATA[0][12782], DATA[0][12781], DATA[0][12780], DATA[0][12813], DATA[0][12812], DATA[0][12811], DATA[0][12810], DATA[0][12809], DATA[0][12808], DATA[0][12807], DATA[0][12806], DATA[0][12805], DATA[0][12804], DATA[0][12803], DATA[0][12802], DATA[0][12801], DATA[0][12800], DATA[0][12799], DATA[0][12798], DATA[0][12831], DATA[0][12830], DATA[0][12829], DATA[0][12828], DATA[0][12827], DATA[0][12826], DATA[0][12825], DATA[0][12824], DATA[0][12823], DATA[0][12822], DATA[0][12821], DATA[0][12820], DATA[0][12819], DATA[0][12818], DATA[0][12817], DATA[0][12816], DATA[0][12849], DATA[0][12848], DATA[0][12847], DATA[0][12846], DATA[0][12845], DATA[0][12844], DATA[0][12843], DATA[0][12842], DATA[0][12841], DATA[0][12840], DATA[0][12839], DATA[0][12838], DATA[0][12837], DATA[0][12836], DATA[0][12835], DATA[0][12834], DATA[0][12867], DATA[0][12866], DATA[0][12865], DATA[0][12864], DATA[0][12863], DATA[0][12862], DATA[0][12861], DATA[0][12860], DATA[0][12859], DATA[0][12858], DATA[0][12857], DATA[0][12856], DATA[0][12855], DATA[0][12854], DATA[0][12853], DATA[0][12852], DATA[0][12885], DATA[0][12884], DATA[0][12883], DATA[0][12882], DATA[0][12881], DATA[0][12880], DATA[0][12879], DATA[0][12878], DATA[0][12877], DATA[0][12876], DATA[0][12875], DATA[0][12874], DATA[0][12873], DATA[0][12872], DATA[0][12871], DATA[0][12870], DATA[0][12903], DATA[0][12902], DATA[0][12901], DATA[0][12900], DATA[0][12899], DATA[0][12898], DATA[0][12897], DATA[0][12896], DATA[0][12895], DATA[0][12894], DATA[0][12893], DATA[0][12892], DATA[0][12891], DATA[0][12890], DATA[0][12889], DATA[0][12888], DATA[0][12921], DATA[0][12920], DATA[0][12919], DATA[0][12918], DATA[0][12917], DATA[0][12916], DATA[0][12915], DATA[0][12914], DATA[0][12913], DATA[0][12912], DATA[0][12911], DATA[0][12910], DATA[0][12909], DATA[0][12908], DATA[0][12907], DATA[0][12906], DATA[0][12939], DATA[0][12938], DATA[0][12937], DATA[0][12936], DATA[0][12935], DATA[0][12934], DATA[0][12933], DATA[0][12932], DATA[0][12931], DATA[0][12930], DATA[0][12929], DATA[0][12928], DATA[0][12927], DATA[0][12926], DATA[0][12925], DATA[0][12924], DATA[0][12957], DATA[0][12956], DATA[0][12955], DATA[0][12954], DATA[0][12953], DATA[0][12952], DATA[0][12951], DATA[0][12950], DATA[0][12949], DATA[0][12948], DATA[0][12947], DATA[0][12946], DATA[0][12945], DATA[0][12944], DATA[0][12943], DATA[0][12942], DATA[0][12975], DATA[0][12974], DATA[0][12973], DATA[0][12972], DATA[0][12971], DATA[0][12970], DATA[0][12969], DATA[0][12968], DATA[0][12967], DATA[0][12966], DATA[0][12965], DATA[0][12964], DATA[0][12963], DATA[0][12962], DATA[0][12961], DATA[0][12960], DATA[0][12993], DATA[0][12992], DATA[0][12991], DATA[0][12990], DATA[0][12989], DATA[0][12988], DATA[0][12987], DATA[0][12986], DATA[0][12985], DATA[0][12984], DATA[0][12983], DATA[0][12982], DATA[0][12981], DATA[0][12980], DATA[0][12979], DATA[0][12978], DATA[0][13011], DATA[0][13010], DATA[0][13009], DATA[0][13008], DATA[0][13007], DATA[0][13006], DATA[0][13005], DATA[0][13004], DATA[0][13003], DATA[0][13002], DATA[0][13001], DATA[0][13000], DATA[0][12999], DATA[0][12998], DATA[0][12997], DATA[0][12996], DATA[0][13029], DATA[0][13028], DATA[0][13027], DATA[0][13026], DATA[0][13025], DATA[0][13024], DATA[0][13023], DATA[0][13022], DATA[0][13021], DATA[0][13020], DATA[0][13019], DATA[0][13018], DATA[0][13017], DATA[0][13016], DATA[0][13015], DATA[0][13014], DATA[0][13047], DATA[0][13046], DATA[0][13045], DATA[0][13044], DATA[0][13043], DATA[0][13042], DATA[0][13041], DATA[0][13040], DATA[0][13039], DATA[0][13038], DATA[0][13037], DATA[0][13036], DATA[0][13035], DATA[0][13034], DATA[0][13033], DATA[0][13032], DATA[0][13065], DATA[0][13064], DATA[0][13063], DATA[0][13062], DATA[0][13061], DATA[0][13060], DATA[0][13059], DATA[0][13058], DATA[0][13057], DATA[0][13056], DATA[0][13055], DATA[0][13054], DATA[0][13053], DATA[0][13052], DATA[0][13051], DATA[0][13050], DATA[0][13083], DATA[0][13082], DATA[0][13081], DATA[0][13080], DATA[0][13079], DATA[0][13078], DATA[0][13077], DATA[0][13076], DATA[0][13075], DATA[0][13074], DATA[0][13073], DATA[0][13072], DATA[0][13071], DATA[0][13070], DATA[0][13069], DATA[0][13068], DATA[0][13101], DATA[0][13100], DATA[0][13099], DATA[0][13098], DATA[0][13097], DATA[0][13096], DATA[0][13095], DATA[0][13094], DATA[0][13093], DATA[0][13092], DATA[0][13091], DATA[0][13090], DATA[0][13089], DATA[0][13088], DATA[0][13087], DATA[0][13086], DATA[0][13119], DATA[0][13118], DATA[0][13117], DATA[0][13116], DATA[0][13115], DATA[0][13114], DATA[0][13113], DATA[0][13112], DATA[0][13111], DATA[0][13110], DATA[0][13109], DATA[0][13108], DATA[0][13107], DATA[0][13106], DATA[0][13105], DATA[0][13104], DATA[0][13137], DATA[0][13136], DATA[0][13135], DATA[0][13134], DATA[0][13133], DATA[0][13132], DATA[0][13131], DATA[0][13130], DATA[0][13129], DATA[0][13128], DATA[0][13127], DATA[0][13126], DATA[0][13125], DATA[0][13124], DATA[0][13123], DATA[0][13122], DATA[0][13155], DATA[0][13154], DATA[0][13153], DATA[0][13152], DATA[0][13151], DATA[0][13150], DATA[0][13149], DATA[0][13148], DATA[0][13147], DATA[0][13146], DATA[0][13145], DATA[0][13144], DATA[0][13143], DATA[0][13142], DATA[0][13141], DATA[0][13140], DATA[0][13173], DATA[0][13172], DATA[0][13171], DATA[0][13170], DATA[0][13169], DATA[0][13168], DATA[0][13167], DATA[0][13166], DATA[0][13165], DATA[0][13164], DATA[0][13163], DATA[0][13162], DATA[0][13161], DATA[0][13160], DATA[0][13159], DATA[0][13158], DATA[0][13191], DATA[0][13190], DATA[0][13189], DATA[0][13188], DATA[0][13187], DATA[0][13186], DATA[0][13185], DATA[0][13184], DATA[0][13183], DATA[0][13182], DATA[0][13181], DATA[0][13180], DATA[0][13179], DATA[0][13178], DATA[0][13177], DATA[0][13176], DATA[0][13209], DATA[0][13208], DATA[0][13207], DATA[0][13206], DATA[0][13205], DATA[0][13204], DATA[0][13203], DATA[0][13202], DATA[0][13201], DATA[0][13200], DATA[0][13199], DATA[0][13198], DATA[0][13197], DATA[0][13196], DATA[0][13195], DATA[0][13194], DATA[0][13227], DATA[0][13226], DATA[0][13225], DATA[0][13224], DATA[0][13223], DATA[0][13222], DATA[0][13221], DATA[0][13220], DATA[0][13219], DATA[0][13218], DATA[0][13217], DATA[0][13216], DATA[0][13215], DATA[0][13214], DATA[0][13213], DATA[0][13212], DATA[0][13245], DATA[0][13244], DATA[0][13243], DATA[0][13242], DATA[0][13241], DATA[0][13240], DATA[0][13239], DATA[0][13238], DATA[0][13237], DATA[0][13236], DATA[0][13235], DATA[0][13234], DATA[0][13233], DATA[0][13232], DATA[0][13231], DATA[0][13230], DATA[0][13263], DATA[0][13262], DATA[0][13261], DATA[0][13260], DATA[0][13259], DATA[0][13258], DATA[0][13257], DATA[0][13256], DATA[0][13255], DATA[0][13254], DATA[0][13253], DATA[0][13252], DATA[0][13251], DATA[0][13250], DATA[0][13249], DATA[0][13248], DATA[0][13281], DATA[0][13280], DATA[0][13279], DATA[0][13278], DATA[0][13277], DATA[0][13276], DATA[0][13275], DATA[0][13274], DATA[0][13273], DATA[0][13272], DATA[0][13271], DATA[0][13270], DATA[0][13269], DATA[0][13268], DATA[0][13267], DATA[0][13266], DATA[0][13299], DATA[0][13298], DATA[0][13297], DATA[0][13296], DATA[0][13295], DATA[0][13294], DATA[0][13293], DATA[0][13292], DATA[0][13291], DATA[0][13290], DATA[0][13289], DATA[0][13288], DATA[0][13287], DATA[0][13286], DATA[0][13285], DATA[0][13284], DATA[0][13317], DATA[0][13316], DATA[0][13315], DATA[0][13314], DATA[0][13313], DATA[0][13312], DATA[0][13311], DATA[0][13310], DATA[0][13309], DATA[0][13308], DATA[0][13307], DATA[0][13306], DATA[0][13305], DATA[0][13304], DATA[0][13303], DATA[0][13302], DATA[0][13335], DATA[0][13334], DATA[0][13333], DATA[0][13332], DATA[0][13331], DATA[0][13330], DATA[0][13329], DATA[0][13328], DATA[0][13327], DATA[0][13326], DATA[0][13325], DATA[0][13324], DATA[0][13323], DATA[0][13322], DATA[0][13321], DATA[0][13320], DATA[0][13353], DATA[0][13352], DATA[0][13351], DATA[0][13350], DATA[0][13349], DATA[0][13348], DATA[0][13347], DATA[0][13346], DATA[0][13345], DATA[0][13344], DATA[0][13343], DATA[0][13342], DATA[0][13341], DATA[0][13340], DATA[0][13339], DATA[0][13338], DATA[0][13371], DATA[0][13370], DATA[0][13369], DATA[0][13368], DATA[0][13367], DATA[0][13366], DATA[0][13365], DATA[0][13364], DATA[0][13363], DATA[0][13362], DATA[0][13361], DATA[0][13360], DATA[0][13359], DATA[0][13358], DATA[0][13357], DATA[0][13356], DATA[0][13389], DATA[0][13388], DATA[0][13387], DATA[0][13386], DATA[0][13385], DATA[0][13384], DATA[0][13383], DATA[0][13382], DATA[0][13381], DATA[0][13380], DATA[0][13379], DATA[0][13378], DATA[0][13377], DATA[0][13376], DATA[0][13375], DATA[0][13374], DATA[0][13407], DATA[0][13406], DATA[0][13405], DATA[0][13404], DATA[0][13403], DATA[0][13402], DATA[0][13401], DATA[0][13400], DATA[0][13399], DATA[0][13398], DATA[0][13397], DATA[0][13396], DATA[0][13395], DATA[0][13394], DATA[0][13393], DATA[0][13392], DATA[0][13425], DATA[0][13424], DATA[0][13423], DATA[0][13422], DATA[0][13421], DATA[0][13420], DATA[0][13419], DATA[0][13418], DATA[0][13417], DATA[0][13416], DATA[0][13415], DATA[0][13414], DATA[0][13413], DATA[0][13412], DATA[0][13411], DATA[0][13410], DATA[0][13443], DATA[0][13442], DATA[0][13441], DATA[0][13440], DATA[0][13439], DATA[0][13438], DATA[0][13437], DATA[0][13436], DATA[0][13435], DATA[0][13434], DATA[0][13433], DATA[0][13432], DATA[0][13431], DATA[0][13430], DATA[0][13429], DATA[0][13428], DATA[0][13461], DATA[0][13460], DATA[0][13459], DATA[0][13458], DATA[0][13457], DATA[0][13456], DATA[0][13455], DATA[0][13454], DATA[0][13453], DATA[0][13452], DATA[0][13451], DATA[0][13450], DATA[0][13449], DATA[0][13448], DATA[0][13447], DATA[0][13446], DATA[0][13479], DATA[0][13478], DATA[0][13477], DATA[0][13476], DATA[0][13475], DATA[0][13474], DATA[0][13473], DATA[0][13472], DATA[0][13471], DATA[0][13470], DATA[0][13469], DATA[0][13468], DATA[0][13467], DATA[0][13466], DATA[0][13465], DATA[0][13464], DATA[0][13497], DATA[0][13496], DATA[0][13495], DATA[0][13494], DATA[0][13493], DATA[0][13492], DATA[0][13491], DATA[0][13490], DATA[0][13489], DATA[0][13488], DATA[0][13487], DATA[0][13486], DATA[0][13485], DATA[0][13484], DATA[0][13483], DATA[0][13482], DATA[0][13515], DATA[0][13514], DATA[0][13513], DATA[0][13512], DATA[0][13511], DATA[0][13510], DATA[0][13509], DATA[0][13508], DATA[0][13507], DATA[0][13506], DATA[0][13505], DATA[0][13504], DATA[0][13503], DATA[0][13502], DATA[0][13501], DATA[0][13500], DATA[0][13533], DATA[0][13532], DATA[0][13531], DATA[0][13530], DATA[0][13529], DATA[0][13528], DATA[0][13527], DATA[0][13526], DATA[0][13525], DATA[0][13524], DATA[0][13523], DATA[0][13522], DATA[0][13521], DATA[0][13520], DATA[0][13519], DATA[0][13518], DATA[0][13551], DATA[0][13550], DATA[0][13549], DATA[0][13548], DATA[0][13547], DATA[0][13546], DATA[0][13545], DATA[0][13544], DATA[0][13543], DATA[0][13542], DATA[0][13541], DATA[0][13540], DATA[0][13539], DATA[0][13538], DATA[0][13537], DATA[0][13536], DATA[0][13569], DATA[0][13568], DATA[0][13567], DATA[0][13566], DATA[0][13565], DATA[0][13564], DATA[0][13563], DATA[0][13562], DATA[0][13561], DATA[0][13560], DATA[0][13559], DATA[0][13558], DATA[0][13557], DATA[0][13556], DATA[0][13555], DATA[0][13554], DATA[0][13587], DATA[0][13586], DATA[0][13585], DATA[0][13584], DATA[0][13583], DATA[0][13582], DATA[0][13581], DATA[0][13580], DATA[0][13579], DATA[0][13578], DATA[0][13577], DATA[0][13576], DATA[0][13575], DATA[0][13574], DATA[0][13573], DATA[0][13572], DATA[0][13605], DATA[0][13604], DATA[0][13603], DATA[0][13602], DATA[0][13601], DATA[0][13600], DATA[0][13599], DATA[0][13598], DATA[0][13597], DATA[0][13596], DATA[0][13595], DATA[0][13594], DATA[0][13593], DATA[0][13592], DATA[0][13591], DATA[0][13590], DATA[0][13623], DATA[0][13622], DATA[0][13621], DATA[0][13620], DATA[0][13619], DATA[0][13618], DATA[0][13617], DATA[0][13616], DATA[0][13615], DATA[0][13614], DATA[0][13613], DATA[0][13612], DATA[0][13611], DATA[0][13610], DATA[0][13609], DATA[0][13608], DATA[0][13641], DATA[0][13640], DATA[0][13639], DATA[0][13638], DATA[0][13637], DATA[0][13636], DATA[0][13635], DATA[0][13634], DATA[0][13633], DATA[0][13632], DATA[0][13631], DATA[0][13630], DATA[0][13629], DATA[0][13628], DATA[0][13627], DATA[0][13626], DATA[0][13659], DATA[0][13658], DATA[0][13657], DATA[0][13656], DATA[0][13655], DATA[0][13654], DATA[0][13653], DATA[0][13652], DATA[0][13651], DATA[0][13650], DATA[0][13649], DATA[0][13648], DATA[0][13647], DATA[0][13646], DATA[0][13645], DATA[0][13644], DATA[0][13677], DATA[0][13676], DATA[0][13675], DATA[0][13674], DATA[0][13673], DATA[0][13672], DATA[0][13671], DATA[0][13670], DATA[0][13669], DATA[0][13668], DATA[0][13667], DATA[0][13666], DATA[0][13665], DATA[0][13664], DATA[0][13663], DATA[0][13662], DATA[0][13695], DATA[0][13694], DATA[0][13693], DATA[0][13692], DATA[0][13691], DATA[0][13690], DATA[0][13689], DATA[0][13688], DATA[0][13687], DATA[0][13686], DATA[0][13685], DATA[0][13684], DATA[0][13683], DATA[0][13682], DATA[0][13681], DATA[0][13680], DATA[0][13713], DATA[0][13712], DATA[0][13711], DATA[0][13710], DATA[0][13709], DATA[0][13708], DATA[0][13707], DATA[0][13706], DATA[0][13705], DATA[0][13704], DATA[0][13703], DATA[0][13702], DATA[0][13701], DATA[0][13700], DATA[0][13699], DATA[0][13698], DATA[0][13731], DATA[0][13730], DATA[0][13729], DATA[0][13728], DATA[0][13727], DATA[0][13726], DATA[0][13725], DATA[0][13724], DATA[0][13723], DATA[0][13722], DATA[0][13721], DATA[0][13720], DATA[0][13719], DATA[0][13718], DATA[0][13717], DATA[0][13716], DATA[0][13749], DATA[0][13748], DATA[0][13747], DATA[0][13746], DATA[0][13745], DATA[0][13744], DATA[0][13743], DATA[0][13742], DATA[0][13741], DATA[0][13740], DATA[0][13739], DATA[0][13738], DATA[0][13737], DATA[0][13736], DATA[0][13735], DATA[0][13734], DATA[0][13767], DATA[0][13766], DATA[0][13765], DATA[0][13764], DATA[0][13763], DATA[0][13762], DATA[0][13761], DATA[0][13760], DATA[0][13759], DATA[0][13758], DATA[0][13757], DATA[0][13756], DATA[0][13755], DATA[0][13754], DATA[0][13753], DATA[0][13752], DATA[0][13785], DATA[0][13784], DATA[0][13783], DATA[0][13782], DATA[0][13781], DATA[0][13780], DATA[0][13779], DATA[0][13778], DATA[0][13777], DATA[0][13776], DATA[0][13775], DATA[0][13774], DATA[0][13773], DATA[0][13772], DATA[0][13771], DATA[0][13770], DATA[0][13803], DATA[0][13802], DATA[0][13801], DATA[0][13800], DATA[0][13799], DATA[0][13798], DATA[0][13797], DATA[0][13796], DATA[0][13795], DATA[0][13794], DATA[0][13793], DATA[0][13792], DATA[0][13791], DATA[0][13790], DATA[0][13789], DATA[0][13788], DATA[0][13821], DATA[0][13820], DATA[0][13819], DATA[0][13818], DATA[0][13817], DATA[0][13816], DATA[0][13815], DATA[0][13814], DATA[0][13813], DATA[0][13812], DATA[0][13811], DATA[0][13810], DATA[0][13809], DATA[0][13808], DATA[0][13807], DATA[0][13806], DATA[0][13839], DATA[0][13838], DATA[0][13837], DATA[0][13836], DATA[0][13835], DATA[0][13834], DATA[0][13833], DATA[0][13832], DATA[0][13831], DATA[0][13830], DATA[0][13829], DATA[0][13828], DATA[0][13827], DATA[0][13826], DATA[0][13825], DATA[0][13824], DATA[0][13857], DATA[0][13856], DATA[0][13855], DATA[0][13854], DATA[0][13853], DATA[0][13852], DATA[0][13851], DATA[0][13850], DATA[0][13849], DATA[0][13848], DATA[0][13847], DATA[0][13846], DATA[0][13845], DATA[0][13844], DATA[0][13843], DATA[0][13842], DATA[0][13875], DATA[0][13874], DATA[0][13873], DATA[0][13872], DATA[0][13871], DATA[0][13870], DATA[0][13869], DATA[0][13868], DATA[0][13867], DATA[0][13866], DATA[0][13865], DATA[0][13864], DATA[0][13863], DATA[0][13862], DATA[0][13861], DATA[0][13860], DATA[0][13893], DATA[0][13892], DATA[0][13891], DATA[0][13890], DATA[0][13889], DATA[0][13888], DATA[0][13887], DATA[0][13886], DATA[0][13885], DATA[0][13884], DATA[0][13883], DATA[0][13882], DATA[0][13881], DATA[0][13880], DATA[0][13879], DATA[0][13878], DATA[0][13911], DATA[0][13910], DATA[0][13909], DATA[0][13908], DATA[0][13907], DATA[0][13906], DATA[0][13905], DATA[0][13904], DATA[0][13903], DATA[0][13902], DATA[0][13901], DATA[0][13900], DATA[0][13899], DATA[0][13898], DATA[0][13897], DATA[0][13896], DATA[0][13929], DATA[0][13928], DATA[0][13927], DATA[0][13926], DATA[0][13925], DATA[0][13924], DATA[0][13923], DATA[0][13922], DATA[0][13921], DATA[0][13920], DATA[0][13919], DATA[0][13918], DATA[0][13917], DATA[0][13916], DATA[0][13915], DATA[0][13914], DATA[0][13947], DATA[0][13946], DATA[0][13945], DATA[0][13944], DATA[0][13943], DATA[0][13942], DATA[0][13941], DATA[0][13940], DATA[0][13939], DATA[0][13938], DATA[0][13937], DATA[0][13936], DATA[0][13935], DATA[0][13934], DATA[0][13933], DATA[0][13932], DATA[0][13965], DATA[0][13964], DATA[0][13963], DATA[0][13962], DATA[0][13961], DATA[0][13960], DATA[0][13959], DATA[0][13958], DATA[0][13957], DATA[0][13956], DATA[0][13955], DATA[0][13954], DATA[0][13953], DATA[0][13952], DATA[0][13951], DATA[0][13950], DATA[0][13983], DATA[0][13982], DATA[0][13981], DATA[0][13980], DATA[0][13979], DATA[0][13978], DATA[0][13977], DATA[0][13976], DATA[0][13975], DATA[0][13974], DATA[0][13973], DATA[0][13972], DATA[0][13971], DATA[0][13970], DATA[0][13969], DATA[0][13968], DATA[0][14001], DATA[0][14000], DATA[0][13999], DATA[0][13998], DATA[0][13997], DATA[0][13996], DATA[0][13995], DATA[0][13994], DATA[0][13993], DATA[0][13992], DATA[0][13991], DATA[0][13990], DATA[0][13989], DATA[0][13988], DATA[0][13987], DATA[0][13986], DATA[0][14019], DATA[0][14018], DATA[0][14017], DATA[0][14016], DATA[0][14015], DATA[0][14014], DATA[0][14013], DATA[0][14012], DATA[0][14011], DATA[0][14010], DATA[0][14009], DATA[0][14008], DATA[0][14007], DATA[0][14006], DATA[0][14005], DATA[0][14004], DATA[0][14037], DATA[0][14036], DATA[0][14035], DATA[0][14034], DATA[0][14033], DATA[0][14032], DATA[0][14031], DATA[0][14030], DATA[0][14029], DATA[0][14028], DATA[0][14027], DATA[0][14026], DATA[0][14025], DATA[0][14024], DATA[0][14023], DATA[0][14022], DATA[0][14055], DATA[0][14054], DATA[0][14053], DATA[0][14052], DATA[0][14051], DATA[0][14050], DATA[0][14049], DATA[0][14048], DATA[0][14047], DATA[0][14046], DATA[0][14045], DATA[0][14044], DATA[0][14043], DATA[0][14042], DATA[0][14041], DATA[0][14040], DATA[0][14073], DATA[0][14072], DATA[0][14071], DATA[0][14070], DATA[0][14069], DATA[0][14068], DATA[0][14067], DATA[0][14066], DATA[0][14065], DATA[0][14064], DATA[0][14063], DATA[0][14062], DATA[0][14061], DATA[0][14060], DATA[0][14059], DATA[0][14058], DATA[0][14091], DATA[0][14090], DATA[0][14089], DATA[0][14088], DATA[0][14087], DATA[0][14086], DATA[0][14085], DATA[0][14084], DATA[0][14083], DATA[0][14082], DATA[0][14081], DATA[0][14080], DATA[0][14079], DATA[0][14078], DATA[0][14077], DATA[0][14076], DATA[0][14109], DATA[0][14108], DATA[0][14107], DATA[0][14106], DATA[0][14105], DATA[0][14104], DATA[0][14103], DATA[0][14102], DATA[0][14101], DATA[0][14100], DATA[0][14099], DATA[0][14098], DATA[0][14097], DATA[0][14096], DATA[0][14095], DATA[0][14094], DATA[0][14127], DATA[0][14126], DATA[0][14125], DATA[0][14124], DATA[0][14123], DATA[0][14122], DATA[0][14121], DATA[0][14120], DATA[0][14119], DATA[0][14118], DATA[0][14117], DATA[0][14116], DATA[0][14115], DATA[0][14114], DATA[0][14113], DATA[0][14112], DATA[0][14145], DATA[0][14144], DATA[0][14143], DATA[0][14142], DATA[0][14141], DATA[0][14140], DATA[0][14139], DATA[0][14138], DATA[0][14137], DATA[0][14136], DATA[0][14135], DATA[0][14134], DATA[0][14133], DATA[0][14132], DATA[0][14131], DATA[0][14130], DATA[0][14163], DATA[0][14162], DATA[0][14161], DATA[0][14160], DATA[0][14159], DATA[0][14158], DATA[0][14157], DATA[0][14156], DATA[0][14155], DATA[0][14154], DATA[0][14153], DATA[0][14152], DATA[0][14151], DATA[0][14150], DATA[0][14149], DATA[0][14148], DATA[0][14181], DATA[0][14180], DATA[0][14179], DATA[0][14178], DATA[0][14177], DATA[0][14176], DATA[0][14175], DATA[0][14174], DATA[0][14173], DATA[0][14172], DATA[0][14171], DATA[0][14170], DATA[0][14169], DATA[0][14168], DATA[0][14167], DATA[0][14166], DATA[0][14199], DATA[0][14198], DATA[0][14197], DATA[0][14196], DATA[0][14195], DATA[0][14194], DATA[0][14193], DATA[0][14192], DATA[0][14191], DATA[0][14190], DATA[0][14189], DATA[0][14188], DATA[0][14187], DATA[0][14186], DATA[0][14185], DATA[0][14184], DATA[0][14217], DATA[0][14216], DATA[0][14215], DATA[0][14214], DATA[0][14213], DATA[0][14212], DATA[0][14211], DATA[0][14210], DATA[0][14209], DATA[0][14208], DATA[0][14207], DATA[0][14206], DATA[0][14205], DATA[0][14204], DATA[0][14203], DATA[0][14202], DATA[0][14235], DATA[0][14234], DATA[0][14233], DATA[0][14232], DATA[0][14231], DATA[0][14230], DATA[0][14229], DATA[0][14228], DATA[0][14227], DATA[0][14226], DATA[0][14225], DATA[0][14224], DATA[0][14223], DATA[0][14222], DATA[0][14221], DATA[0][14220], DATA[0][14253], DATA[0][14252], DATA[0][14251], DATA[0][14250], DATA[0][14249], DATA[0][14248], DATA[0][14247], DATA[0][14246], DATA[0][14245], DATA[0][14244], DATA[0][14243], DATA[0][14242], DATA[0][14241], DATA[0][14240], DATA[0][14239], DATA[0][14238], DATA[0][14271], DATA[0][14270], DATA[0][14269], DATA[0][14268], DATA[0][14267], DATA[0][14266], DATA[0][14265], DATA[0][14264], DATA[0][14263], DATA[0][14262], DATA[0][14261], DATA[0][14260], DATA[0][14259], DATA[0][14258], DATA[0][14257], DATA[0][14256], DATA[0][14289], DATA[0][14288], DATA[0][14287], DATA[0][14286], DATA[0][14285], DATA[0][14284], DATA[0][14283], DATA[0][14282], DATA[0][14281], DATA[0][14280], DATA[0][14279], DATA[0][14278], DATA[0][14277], DATA[0][14276], DATA[0][14275], DATA[0][14274], DATA[0][14307], DATA[0][14306], DATA[0][14305], DATA[0][14304], DATA[0][14303], DATA[0][14302], DATA[0][14301], DATA[0][14300], DATA[0][14299], DATA[0][14298], DATA[0][14297], DATA[0][14296], DATA[0][14295], DATA[0][14294], DATA[0][14293], DATA[0][14292], DATA[0][14325], DATA[0][14324], DATA[0][14323], DATA[0][14322], DATA[0][14321], DATA[0][14320], DATA[0][14319], DATA[0][14318], DATA[0][14317], DATA[0][14316], DATA[0][14315], DATA[0][14314], DATA[0][14313], DATA[0][14312], DATA[0][14311], DATA[0][14310], DATA[0][14343], DATA[0][14342], DATA[0][14341], DATA[0][14340], DATA[0][14339], DATA[0][14338], DATA[0][14337], DATA[0][14336], DATA[0][14335], DATA[0][14334], DATA[0][14333], DATA[0][14332], DATA[0][14331], DATA[0][14330], DATA[0][14329], DATA[0][14328], DATA[0][14361], DATA[0][14360], DATA[0][14359], DATA[0][14358], DATA[0][14357], DATA[0][14356], DATA[0][14355], DATA[0][14354], DATA[0][14353], DATA[0][14352], DATA[0][14351], DATA[0][14350], DATA[0][14349], DATA[0][14348], DATA[0][14347], DATA[0][14346], DATA[0][14379], DATA[0][14378], DATA[0][14377], DATA[0][14376], DATA[0][14375], DATA[0][14374], DATA[0][14373], DATA[0][14372], DATA[0][14371], DATA[0][14370], DATA[0][14369], DATA[0][14368], DATA[0][14367], DATA[0][14366], DATA[0][14365], DATA[0][14364], DATA[0][14397], DATA[0][14396], DATA[0][14395], DATA[0][14394], DATA[0][14393], DATA[0][14392], DATA[0][14391], DATA[0][14390], DATA[0][14389], DATA[0][14388], DATA[0][14387], DATA[0][14386], DATA[0][14385], DATA[0][14384], DATA[0][14383], DATA[0][14382], DATA[0][14415], DATA[0][14414], DATA[0][14413], DATA[0][14412], DATA[0][14411], DATA[0][14410], DATA[0][14409], DATA[0][14408], DATA[0][14407], DATA[0][14406], DATA[0][14405], DATA[0][14404], DATA[0][14403], DATA[0][14402], DATA[0][14401], DATA[0][14400], DATA[0][14433], DATA[0][14432], DATA[0][14431], DATA[0][14430], DATA[0][14429], DATA[0][14428], DATA[0][14427], DATA[0][14426], DATA[0][14425], DATA[0][14424], DATA[0][14423], DATA[0][14422], DATA[0][14421], DATA[0][14420], DATA[0][14419], DATA[0][14418], DATA[0][14451], DATA[0][14450], DATA[0][14449], DATA[0][14448], DATA[0][14447], DATA[0][14446], DATA[0][14445], DATA[0][14444], DATA[0][14443], DATA[0][14442], DATA[0][14441], DATA[0][14440], DATA[0][14439], DATA[0][14438], DATA[0][14437], DATA[0][14436], DATA[0][14469], DATA[0][14468], DATA[0][14467], DATA[0][14466], DATA[0][14465], DATA[0][14464], DATA[0][14463], DATA[0][14462], DATA[0][14461], DATA[0][14460], DATA[0][14459], DATA[0][14458], DATA[0][14457], DATA[0][14456], DATA[0][14455], DATA[0][14454], DATA[0][14487], DATA[0][14486], DATA[0][14485], DATA[0][14484], DATA[0][14483], DATA[0][14482], DATA[0][14481], DATA[0][14480], DATA[0][14479], DATA[0][14478], DATA[0][14477], DATA[0][14476], DATA[0][14475], DATA[0][14474], DATA[0][14473], DATA[0][14472], DATA[0][14505], DATA[0][14504], DATA[0][14503], DATA[0][14502], DATA[0][14501], DATA[0][14500], DATA[0][14499], DATA[0][14498], DATA[0][14497], DATA[0][14496], DATA[0][14495], DATA[0][14494], DATA[0][14493], DATA[0][14492], DATA[0][14491], DATA[0][14490], DATA[0][14523], DATA[0][14522], DATA[0][14521], DATA[0][14520], DATA[0][14519], DATA[0][14518], DATA[0][14517], DATA[0][14516], DATA[0][14515], DATA[0][14514], DATA[0][14513], DATA[0][14512], DATA[0][14511], DATA[0][14510], DATA[0][14509], DATA[0][14508], DATA[0][14541], DATA[0][14540], DATA[0][14539], DATA[0][14538], DATA[0][14537], DATA[0][14536], DATA[0][14535], DATA[0][14534], DATA[0][14533], DATA[0][14532], DATA[0][14531], DATA[0][14530], DATA[0][14529], DATA[0][14528], DATA[0][14527], DATA[0][14526], DATA[0][14559], DATA[0][14558], DATA[0][14557], DATA[0][14556], DATA[0][14555], DATA[0][14554], DATA[0][14553], DATA[0][14552], DATA[0][14551], DATA[0][14550], DATA[0][14549], DATA[0][14548], DATA[0][14547], DATA[0][14546], DATA[0][14545], DATA[0][14544], DATA[0][14577], DATA[0][14576], DATA[0][14575], DATA[0][14574], DATA[0][14573], DATA[0][14572], DATA[0][14571], DATA[0][14570], DATA[0][14569], DATA[0][14568], DATA[0][14567], DATA[0][14566], DATA[0][14565], DATA[0][14564], DATA[0][14563], DATA[0][14562], DATA[0][14595], DATA[0][14594], DATA[0][14593], DATA[0][14592], DATA[0][14591], DATA[0][14590], DATA[0][14589], DATA[0][14588], DATA[0][14587], DATA[0][14586], DATA[0][14585], DATA[0][14584], DATA[0][14583], DATA[0][14582], DATA[0][14581], DATA[0][14580], DATA[0][14613], DATA[0][14612], DATA[0][14611], DATA[0][14610], DATA[0][14609], DATA[0][14608], DATA[0][14607], DATA[0][14606], DATA[0][14605], DATA[0][14604], DATA[0][14603], DATA[0][14602], DATA[0][14601], DATA[0][14600], DATA[0][14599], DATA[0][14598], DATA[0][14631], DATA[0][14630], DATA[0][14629], DATA[0][14628], DATA[0][14627], DATA[0][14626], DATA[0][14625], DATA[0][14624], DATA[0][14623], DATA[0][14622], DATA[0][14621], DATA[0][14620], DATA[0][14619], DATA[0][14618], DATA[0][14617], DATA[0][14616], DATA[0][14649], DATA[0][14648], DATA[0][14647], DATA[0][14646], DATA[0][14645], DATA[0][14644], DATA[0][14643], DATA[0][14642], DATA[0][14641], DATA[0][14640], DATA[0][14639], DATA[0][14638], DATA[0][14637], DATA[0][14636], DATA[0][14635], DATA[0][14634], DATA[0][14667], DATA[0][14666], DATA[0][14665], DATA[0][14664], DATA[0][14663], DATA[0][14662], DATA[0][14661], DATA[0][14660], DATA[0][14659], DATA[0][14658], DATA[0][14657], DATA[0][14656], DATA[0][14655], DATA[0][14654], DATA[0][14653], DATA[0][14652], DATA[0][14685], DATA[0][14684], DATA[0][14683], DATA[0][14682], DATA[0][14681], DATA[0][14680], DATA[0][14679], DATA[0][14678], DATA[0][14677], DATA[0][14676], DATA[0][14675], DATA[0][14674], DATA[0][14673], DATA[0][14672], DATA[0][14671], DATA[0][14670], DATA[0][14703], DATA[0][14702], DATA[0][14701], DATA[0][14700], DATA[0][14699], DATA[0][14698], DATA[0][14697], DATA[0][14696], DATA[0][14695], DATA[0][14694], DATA[0][14693], DATA[0][14692], DATA[0][14691], DATA[0][14690], DATA[0][14689], DATA[0][14688], DATA[0][14721], DATA[0][14720], DATA[0][14719], DATA[0][14718], DATA[0][14717], DATA[0][14716], DATA[0][14715], DATA[0][14714], DATA[0][14713], DATA[0][14712], DATA[0][14711], DATA[0][14710], DATA[0][14709], DATA[0][14708], DATA[0][14707], DATA[0][14706], DATA[0][14739], DATA[0][14738], DATA[0][14737], DATA[0][14736], DATA[0][14735], DATA[0][14734], DATA[0][14733], DATA[0][14732], DATA[0][14731], DATA[0][14730], DATA[0][14729], DATA[0][14728], DATA[0][14727], DATA[0][14726], DATA[0][14725], DATA[0][14724], DATA[0][14757], DATA[0][14756], DATA[0][14755], DATA[0][14754], DATA[0][14753], DATA[0][14752], DATA[0][14751], DATA[0][14750], DATA[0][14749], DATA[0][14748], DATA[0][14747], DATA[0][14746], DATA[0][14745], DATA[0][14744], DATA[0][14743], DATA[0][14742], DATA[0][14775], DATA[0][14774], DATA[0][14773], DATA[0][14772], DATA[0][14771], DATA[0][14770], DATA[0][14769], DATA[0][14768], DATA[0][14767], DATA[0][14766], DATA[0][14765], DATA[0][14764], DATA[0][14763], DATA[0][14762], DATA[0][14761], DATA[0][14760], DATA[0][14793], DATA[0][14792], DATA[0][14791], DATA[0][14790], DATA[0][14789], DATA[0][14788], DATA[0][14787], DATA[0][14786], DATA[0][14785], DATA[0][14784], DATA[0][14783], DATA[0][14782], DATA[0][14781], DATA[0][14780], DATA[0][14779], DATA[0][14778], DATA[0][14811], DATA[0][14810], DATA[0][14809], DATA[0][14808], DATA[0][14807], DATA[0][14806], DATA[0][14805], DATA[0][14804], DATA[0][14803], DATA[0][14802], DATA[0][14801], DATA[0][14800], DATA[0][14799], DATA[0][14798], DATA[0][14797], DATA[0][14796], DATA[0][14829], DATA[0][14828], DATA[0][14827], DATA[0][14826], DATA[0][14825], DATA[0][14824], DATA[0][14823], DATA[0][14822], DATA[0][14821], DATA[0][14820], DATA[0][14819], DATA[0][14818], DATA[0][14817], DATA[0][14816], DATA[0][14815], DATA[0][14814], DATA[0][14847], DATA[0][14846], DATA[0][14845], DATA[0][14844], DATA[0][14843], DATA[0][14842], DATA[0][14841], DATA[0][14840], DATA[0][14839], DATA[0][14838], DATA[0][14837], DATA[0][14836], DATA[0][14835], DATA[0][14834], DATA[0][14833], DATA[0][14832], DATA[0][14865], DATA[0][14864], DATA[0][14863], DATA[0][14862], DATA[0][14861], DATA[0][14860], DATA[0][14859], DATA[0][14858], DATA[0][14857], DATA[0][14856], DATA[0][14855], DATA[0][14854], DATA[0][14853], DATA[0][14852], DATA[0][14851], DATA[0][14850], DATA[0][14883], DATA[0][14882], DATA[0][14881], DATA[0][14880], DATA[0][14879], DATA[0][14878], DATA[0][14877], DATA[0][14876], DATA[0][14875], DATA[0][14874], DATA[0][14873], DATA[0][14872], DATA[0][14871], DATA[0][14870], DATA[0][14869], DATA[0][14868], DATA[0][14901], DATA[0][14900], DATA[0][14899], DATA[0][14898], DATA[0][14897], DATA[0][14896], DATA[0][14895], DATA[0][14894], DATA[0][14893], DATA[0][14892], DATA[0][14891], DATA[0][14890], DATA[0][14889], DATA[0][14888], DATA[0][14887], DATA[0][14886], DATA[0][14919], DATA[0][14918], DATA[0][14917], DATA[0][14916], DATA[0][14915], DATA[0][14914], DATA[0][14913], DATA[0][14912], DATA[0][14911], DATA[0][14910], DATA[0][14909], DATA[0][14908], DATA[0][14907], DATA[0][14906], DATA[0][14905], DATA[0][14904], DATA[0][14937], DATA[0][14936], DATA[0][14935], DATA[0][14934], DATA[0][14933], DATA[0][14932], DATA[0][14931], DATA[0][14930], DATA[0][14929], DATA[0][14928], DATA[0][14927], DATA[0][14926], DATA[0][14925], DATA[0][14924], DATA[0][14923], DATA[0][14922], DATA[0][14955], DATA[0][14954], DATA[0][14953], DATA[0][14952], DATA[0][14951], DATA[0][14950], DATA[0][14949], DATA[0][14948], DATA[0][14947], DATA[0][14946], DATA[0][14945], DATA[0][14944], DATA[0][14943], DATA[0][14942], DATA[0][14941], DATA[0][14940], DATA[0][14973], DATA[0][14972], DATA[0][14971], DATA[0][14970], DATA[0][14969], DATA[0][14968], DATA[0][14967], DATA[0][14966], DATA[0][14965], DATA[0][14964], DATA[0][14963], DATA[0][14962], DATA[0][14961], DATA[0][14960], DATA[0][14959], DATA[0][14958], DATA[0][14991], DATA[0][14990], DATA[0][14989], DATA[0][14988], DATA[0][14987], DATA[0][14986], DATA[0][14985], DATA[0][14984], DATA[0][14983], DATA[0][14982], DATA[0][14981], DATA[0][14980], DATA[0][14979], DATA[0][14978], DATA[0][14977], DATA[0][14976], DATA[0][15009], DATA[0][15008], DATA[0][15007], DATA[0][15006], DATA[0][15005], DATA[0][15004], DATA[0][15003], DATA[0][15002], DATA[0][15001], DATA[0][15000], DATA[0][14999], DATA[0][14998], DATA[0][14997], DATA[0][14996], DATA[0][14995], DATA[0][14994], DATA[0][15027], DATA[0][15026], DATA[0][15025], DATA[0][15024], DATA[0][15023], DATA[0][15022], DATA[0][15021], DATA[0][15020], DATA[0][15019], DATA[0][15018], DATA[0][15017], DATA[0][15016], DATA[0][15015], DATA[0][15014], DATA[0][15013], DATA[0][15012], DATA[0][15045], DATA[0][15044], DATA[0][15043], DATA[0][15042], DATA[0][15041], DATA[0][15040], DATA[0][15039], DATA[0][15038], DATA[0][15037], DATA[0][15036], DATA[0][15035], DATA[0][15034], DATA[0][15033], DATA[0][15032], DATA[0][15031], DATA[0][15030], DATA[0][15063], DATA[0][15062], DATA[0][15061], DATA[0][15060], DATA[0][15059], DATA[0][15058], DATA[0][15057], DATA[0][15056], DATA[0][15055], DATA[0][15054], DATA[0][15053], DATA[0][15052], DATA[0][15051], DATA[0][15050], DATA[0][15049], DATA[0][15048], DATA[0][15081], DATA[0][15080], DATA[0][15079], DATA[0][15078], DATA[0][15077], DATA[0][15076], DATA[0][15075], DATA[0][15074], DATA[0][15073], DATA[0][15072], DATA[0][15071], DATA[0][15070], DATA[0][15069], DATA[0][15068], DATA[0][15067], DATA[0][15066], DATA[0][15099], DATA[0][15098], DATA[0][15097], DATA[0][15096], DATA[0][15095], DATA[0][15094], DATA[0][15093], DATA[0][15092], DATA[0][15091], DATA[0][15090], DATA[0][15089], DATA[0][15088], DATA[0][15087], DATA[0][15086], DATA[0][15085], DATA[0][15084], DATA[0][15117], DATA[0][15116], DATA[0][15115], DATA[0][15114], DATA[0][15113], DATA[0][15112], DATA[0][15111], DATA[0][15110], DATA[0][15109], DATA[0][15108], DATA[0][15107], DATA[0][15106], DATA[0][15105], DATA[0][15104], DATA[0][15103], DATA[0][15102], DATA[0][15135], DATA[0][15134], DATA[0][15133], DATA[0][15132], DATA[0][15131], DATA[0][15130], DATA[0][15129], DATA[0][15128], DATA[0][15127], DATA[0][15126], DATA[0][15125], DATA[0][15124], DATA[0][15123], DATA[0][15122], DATA[0][15121], DATA[0][15120], DATA[0][15153], DATA[0][15152], DATA[0][15151], DATA[0][15150], DATA[0][15149], DATA[0][15148], DATA[0][15147], DATA[0][15146], DATA[0][15145], DATA[0][15144], DATA[0][15143], DATA[0][15142], DATA[0][15141], DATA[0][15140], DATA[0][15139], DATA[0][15138], DATA[0][15171], DATA[0][15170], DATA[0][15169], DATA[0][15168], DATA[0][15167], DATA[0][15166], DATA[0][15165], DATA[0][15164], DATA[0][15163], DATA[0][15162], DATA[0][15161], DATA[0][15160], DATA[0][15159], DATA[0][15158], DATA[0][15157], DATA[0][15156], DATA[0][15189], DATA[0][15188], DATA[0][15187], DATA[0][15186], DATA[0][15185], DATA[0][15184], DATA[0][15183], DATA[0][15182], DATA[0][15181], DATA[0][15180], DATA[0][15179], DATA[0][15178], DATA[0][15177], DATA[0][15176], DATA[0][15175], DATA[0][15174], DATA[0][15207], DATA[0][15206], DATA[0][15205], DATA[0][15204], DATA[0][15203], DATA[0][15202], DATA[0][15201], DATA[0][15200], DATA[0][15199], DATA[0][15198], DATA[0][15197], DATA[0][15196], DATA[0][15195], DATA[0][15194], DATA[0][15193], DATA[0][15192], DATA[0][15225], DATA[0][15224], DATA[0][15223], DATA[0][15222], DATA[0][15221], DATA[0][15220], DATA[0][15219], DATA[0][15218], DATA[0][15217], DATA[0][15216], DATA[0][15215], DATA[0][15214], DATA[0][15213], DATA[0][15212], DATA[0][15211], DATA[0][15210], DATA[0][15243], DATA[0][15242], DATA[0][15241], DATA[0][15240], DATA[0][15239], DATA[0][15238], DATA[0][15237], DATA[0][15236], DATA[0][15235], DATA[0][15234], DATA[0][15233], DATA[0][15232], DATA[0][15231], DATA[0][15230], DATA[0][15229], DATA[0][15228], DATA[0][15261], DATA[0][15260], DATA[0][15259], DATA[0][15258], DATA[0][15257], DATA[0][15256], DATA[0][15255], DATA[0][15254], DATA[0][15253], DATA[0][15252], DATA[0][15251], DATA[0][15250], DATA[0][15249], DATA[0][15248], DATA[0][15247], DATA[0][15246], DATA[0][15279], DATA[0][15278], DATA[0][15277], DATA[0][15276], DATA[0][15275], DATA[0][15274], DATA[0][15273], DATA[0][15272], DATA[0][15271], DATA[0][15270], DATA[0][15269], DATA[0][15268], DATA[0][15267], DATA[0][15266], DATA[0][15265], DATA[0][15264], DATA[0][15297], DATA[0][15296], DATA[0][15295], DATA[0][15294], DATA[0][15293], DATA[0][15292], DATA[0][15291], DATA[0][15290], DATA[0][15289], DATA[0][15288], DATA[0][15287], DATA[0][15286], DATA[0][15285], DATA[0][15284], DATA[0][15283], DATA[0][15282], DATA[0][15315], DATA[0][15314], DATA[0][15313], DATA[0][15312], DATA[0][15311], DATA[0][15310], DATA[0][15309], DATA[0][15308], DATA[0][15307], DATA[0][15306], DATA[0][15305], DATA[0][15304], DATA[0][15303], DATA[0][15302], DATA[0][15301], DATA[0][15300], DATA[0][15333], DATA[0][15332], DATA[0][15331], DATA[0][15330], DATA[0][15329], DATA[0][15328], DATA[0][15327], DATA[0][15326], DATA[0][15325], DATA[0][15324], DATA[0][15323], DATA[0][15322], DATA[0][15321], DATA[0][15320], DATA[0][15319], DATA[0][15318], DATA[0][15351], DATA[0][15350], DATA[0][15349], DATA[0][15348], DATA[0][15347], DATA[0][15346], DATA[0][15345], DATA[0][15344], DATA[0][15343], DATA[0][15342], DATA[0][15341], DATA[0][15340], DATA[0][15339], DATA[0][15338], DATA[0][15337], DATA[0][15336], DATA[0][15369], DATA[0][15368], DATA[0][15367], DATA[0][15366], DATA[0][15365], DATA[0][15364], DATA[0][15363], DATA[0][15362], DATA[0][15361], DATA[0][15360], DATA[0][15359], DATA[0][15358], DATA[0][15357], DATA[0][15356], DATA[0][15355], DATA[0][15354], DATA[0][15387], DATA[0][15386], DATA[0][15385], DATA[0][15384], DATA[0][15383], DATA[0][15382], DATA[0][15381], DATA[0][15380], DATA[0][15379], DATA[0][15378], DATA[0][15377], DATA[0][15376], DATA[0][15375], DATA[0][15374], DATA[0][15373], DATA[0][15372], DATA[0][15405], DATA[0][15404], DATA[0][15403], DATA[0][15402], DATA[0][15401], DATA[0][15400], DATA[0][15399], DATA[0][15398], DATA[0][15397], DATA[0][15396], DATA[0][15395], DATA[0][15394], DATA[0][15393], DATA[0][15392], DATA[0][15391], DATA[0][15390], DATA[0][15423], DATA[0][15422], DATA[0][15421], DATA[0][15420], DATA[0][15419], DATA[0][15418], DATA[0][15417], DATA[0][15416], DATA[0][15415], DATA[0][15414], DATA[0][15413], DATA[0][15412], DATA[0][15411], DATA[0][15410], DATA[0][15409], DATA[0][15408], DATA[0][15441], DATA[0][15440], DATA[0][15439], DATA[0][15438], DATA[0][15437], DATA[0][15436], DATA[0][15435], DATA[0][15434], DATA[0][15433], DATA[0][15432], DATA[0][15431], DATA[0][15430], DATA[0][15429], DATA[0][15428], DATA[0][15427], DATA[0][15426], DATA[0][15459], DATA[0][15458], DATA[0][15457], DATA[0][15456], DATA[0][15455], DATA[0][15454], DATA[0][15453], DATA[0][15452], DATA[0][15451], DATA[0][15450], DATA[0][15449], DATA[0][15448], DATA[0][15447], DATA[0][15446], DATA[0][15445], DATA[0][15444], DATA[0][15477], DATA[0][15476], DATA[0][15475], DATA[0][15474], DATA[0][15473], DATA[0][15472], DATA[0][15471], DATA[0][15470], DATA[0][15469], DATA[0][15468], DATA[0][15467], DATA[0][15466], DATA[0][15465], DATA[0][15464], DATA[0][15463], DATA[0][15462], DATA[0][15495], DATA[0][15494], DATA[0][15493], DATA[0][15492], DATA[0][15491], DATA[0][15490], DATA[0][15489], DATA[0][15488], DATA[0][15487], DATA[0][15486], DATA[0][15485], DATA[0][15484], DATA[0][15483], DATA[0][15482], DATA[0][15481], DATA[0][15480], DATA[0][15513], DATA[0][15512], DATA[0][15511], DATA[0][15510], DATA[0][15509], DATA[0][15508], DATA[0][15507], DATA[0][15506], DATA[0][15505], DATA[0][15504], DATA[0][15503], DATA[0][15502], DATA[0][15501], DATA[0][15500], DATA[0][15499], DATA[0][15498], DATA[0][15531], DATA[0][15530], DATA[0][15529], DATA[0][15528], DATA[0][15527], DATA[0][15526], DATA[0][15525], DATA[0][15524], DATA[0][15523], DATA[0][15522], DATA[0][15521], DATA[0][15520], DATA[0][15519], DATA[0][15518], DATA[0][15517], DATA[0][15516], DATA[0][15549], DATA[0][15548], DATA[0][15547], DATA[0][15546], DATA[0][15545], DATA[0][15544], DATA[0][15543], DATA[0][15542], DATA[0][15541], DATA[0][15540], DATA[0][15539], DATA[0][15538], DATA[0][15537], DATA[0][15536], DATA[0][15535], DATA[0][15534], DATA[0][15567], DATA[0][15566], DATA[0][15565], DATA[0][15564], DATA[0][15563], DATA[0][15562], DATA[0][15561], DATA[0][15560], DATA[0][15559], DATA[0][15558], DATA[0][15557], DATA[0][15556], DATA[0][15555], DATA[0][15554], DATA[0][15553], DATA[0][15552], DATA[0][15585], DATA[0][15584], DATA[0][15583], DATA[0][15582], DATA[0][15581], DATA[0][15580], DATA[0][15579], DATA[0][15578], DATA[0][15577], DATA[0][15576], DATA[0][15575], DATA[0][15574], DATA[0][15573], DATA[0][15572], DATA[0][15571], DATA[0][15570], DATA[0][15603], DATA[0][15602], DATA[0][15601], DATA[0][15600], DATA[0][15599], DATA[0][15598], DATA[0][15597], DATA[0][15596], DATA[0][15595], DATA[0][15594], DATA[0][15593], DATA[0][15592], DATA[0][15591], DATA[0][15590], DATA[0][15589], DATA[0][15588], DATA[0][15621], DATA[0][15620], DATA[0][15619], DATA[0][15618], DATA[0][15617], DATA[0][15616], DATA[0][15615], DATA[0][15614], DATA[0][15613], DATA[0][15612], DATA[0][15611], DATA[0][15610], DATA[0][15609], DATA[0][15608], DATA[0][15607], DATA[0][15606], DATA[0][15639], DATA[0][15638], DATA[0][15637], DATA[0][15636], DATA[0][15635], DATA[0][15634], DATA[0][15633], DATA[0][15632], DATA[0][15631], DATA[0][15630], DATA[0][15629], DATA[0][15628], DATA[0][15627], DATA[0][15626], DATA[0][15625], DATA[0][15624], DATA[0][15657], DATA[0][15656], DATA[0][15655], DATA[0][15654], DATA[0][15653], DATA[0][15652], DATA[0][15651], DATA[0][15650], DATA[0][15649], DATA[0][15648], DATA[0][15647], DATA[0][15646], DATA[0][15645], DATA[0][15644], DATA[0][15643], DATA[0][15642], DATA[0][15675], DATA[0][15674], DATA[0][15673], DATA[0][15672], DATA[0][15671], DATA[0][15670], DATA[0][15669], DATA[0][15668], DATA[0][15667], DATA[0][15666], DATA[0][15665], DATA[0][15664], DATA[0][15663], DATA[0][15662], DATA[0][15661], DATA[0][15660], DATA[0][15693], DATA[0][15692], DATA[0][15691], DATA[0][15690], DATA[0][15689], DATA[0][15688], DATA[0][15687], DATA[0][15686], DATA[0][15685], DATA[0][15684], DATA[0][15683], DATA[0][15682], DATA[0][15681], DATA[0][15680], DATA[0][15679], DATA[0][15678], DATA[0][15711], DATA[0][15710], DATA[0][15709], DATA[0][15708], DATA[0][15707], DATA[0][15706], DATA[0][15705], DATA[0][15704], DATA[0][15703], DATA[0][15702], DATA[0][15701], DATA[0][15700], DATA[0][15699], DATA[0][15698], DATA[0][15697], DATA[0][15696], DATA[0][15729], DATA[0][15728], DATA[0][15727], DATA[0][15726], DATA[0][15725], DATA[0][15724], DATA[0][15723], DATA[0][15722], DATA[0][15721], DATA[0][15720], DATA[0][15719], DATA[0][15718], DATA[0][15717], DATA[0][15716], DATA[0][15715], DATA[0][15714], DATA[0][15747], DATA[0][15746], DATA[0][15745], DATA[0][15744], DATA[0][15743], DATA[0][15742], DATA[0][15741], DATA[0][15740], DATA[0][15739], DATA[0][15738], DATA[0][15737], DATA[0][15736], DATA[0][15735], DATA[0][15734], DATA[0][15733], DATA[0][15732], DATA[0][15765], DATA[0][15764], DATA[0][15763], DATA[0][15762], DATA[0][15761], DATA[0][15760], DATA[0][15759], DATA[0][15758], DATA[0][15757], DATA[0][15756], DATA[0][15755], DATA[0][15754], DATA[0][15753], DATA[0][15752], DATA[0][15751], DATA[0][15750], DATA[0][15783], DATA[0][15782], DATA[0][15781], DATA[0][15780], DATA[0][15779], DATA[0][15778], DATA[0][15777], DATA[0][15776], DATA[0][15775], DATA[0][15774], DATA[0][15773], DATA[0][15772], DATA[0][15771], DATA[0][15770], DATA[0][15769], DATA[0][15768], DATA[0][15801], DATA[0][15800], DATA[0][15799], DATA[0][15798], DATA[0][15797], DATA[0][15796], DATA[0][15795], DATA[0][15794], DATA[0][15793], DATA[0][15792], DATA[0][15791], DATA[0][15790], DATA[0][15789], DATA[0][15788], DATA[0][15787], DATA[0][15786], DATA[0][15819], DATA[0][15818], DATA[0][15817], DATA[0][15816], DATA[0][15815], DATA[0][15814], DATA[0][15813], DATA[0][15812], DATA[0][15811], DATA[0][15810], DATA[0][15809], DATA[0][15808], DATA[0][15807], DATA[0][15806], DATA[0][15805], DATA[0][15804], DATA[0][15837], DATA[0][15836], DATA[0][15835], DATA[0][15834], DATA[0][15833], DATA[0][15832], DATA[0][15831], DATA[0][15830], DATA[0][15829], DATA[0][15828], DATA[0][15827], DATA[0][15826], DATA[0][15825], DATA[0][15824], DATA[0][15823], DATA[0][15822], DATA[0][15855], DATA[0][15854], DATA[0][15853], DATA[0][15852], DATA[0][15851], DATA[0][15850], DATA[0][15849], DATA[0][15848], DATA[0][15847], DATA[0][15846], DATA[0][15845], DATA[0][15844], DATA[0][15843], DATA[0][15842], DATA[0][15841], DATA[0][15840], DATA[0][15873], DATA[0][15872], DATA[0][15871], DATA[0][15870], DATA[0][15869], DATA[0][15868], DATA[0][15867], DATA[0][15866], DATA[0][15865], DATA[0][15864], DATA[0][15863], DATA[0][15862], DATA[0][15861], DATA[0][15860], DATA[0][15859], DATA[0][15858], DATA[0][15891], DATA[0][15890], DATA[0][15889], DATA[0][15888], DATA[0][15887], DATA[0][15886], DATA[0][15885], DATA[0][15884], DATA[0][15883], DATA[0][15882], DATA[0][15881], DATA[0][15880], DATA[0][15879], DATA[0][15878], DATA[0][15877], DATA[0][15876], DATA[0][15909], DATA[0][15908], DATA[0][15907], DATA[0][15906], DATA[0][15905], DATA[0][15904], DATA[0][15903], DATA[0][15902], DATA[0][15901], DATA[0][15900], DATA[0][15899], DATA[0][15898], DATA[0][15897], DATA[0][15896], DATA[0][15895], DATA[0][15894], DATA[0][15927], DATA[0][15926], DATA[0][15925], DATA[0][15924], DATA[0][15923], DATA[0][15922], DATA[0][15921], DATA[0][15920], DATA[0][15919], DATA[0][15918], DATA[0][15917], DATA[0][15916], DATA[0][15915], DATA[0][15914], DATA[0][15913], DATA[0][15912], DATA[0][15945], DATA[0][15944], DATA[0][15943], DATA[0][15942], DATA[0][15941], DATA[0][15940], DATA[0][15939], DATA[0][15938], DATA[0][15937], DATA[0][15936], DATA[0][15935], DATA[0][15934], DATA[0][15933], DATA[0][15932], DATA[0][15931], DATA[0][15930], DATA[0][15963], DATA[0][15962], DATA[0][15961], DATA[0][15960], DATA[0][15959], DATA[0][15958], DATA[0][15957], DATA[0][15956], DATA[0][15955], DATA[0][15954], DATA[0][15953], DATA[0][15952], DATA[0][15951], DATA[0][15950], DATA[0][15949], DATA[0][15948], DATA[0][15981], DATA[0][15980], DATA[0][15979], DATA[0][15978], DATA[0][15977], DATA[0][15976], DATA[0][15975], DATA[0][15974], DATA[0][15973], DATA[0][15972], DATA[0][15971], DATA[0][15970], DATA[0][15969], DATA[0][15968], DATA[0][15967], DATA[0][15966], DATA[0][15999], DATA[0][15998], DATA[0][15997], DATA[0][15996], DATA[0][15995], DATA[0][15994], DATA[0][15993], DATA[0][15992], DATA[0][15991], DATA[0][15990], DATA[0][15989], DATA[0][15988], DATA[0][15987], DATA[0][15986], DATA[0][15985], DATA[0][15984], DATA[0][16017], DATA[0][16016], DATA[0][16015], DATA[0][16014], DATA[0][16013], DATA[0][16012], DATA[0][16011], DATA[0][16010], DATA[0][16009], DATA[0][16008], DATA[0][16007], DATA[0][16006], DATA[0][16005], DATA[0][16004], DATA[0][16003], DATA[0][16002], DATA[0][16035], DATA[0][16034], DATA[0][16033], DATA[0][16032], DATA[0][16031], DATA[0][16030], DATA[0][16029], DATA[0][16028], DATA[0][16027], DATA[0][16026], DATA[0][16025], DATA[0][16024], DATA[0][16023], DATA[0][16022], DATA[0][16021], DATA[0][16020], DATA[0][16053], DATA[0][16052], DATA[0][16051], DATA[0][16050], DATA[0][16049], DATA[0][16048], DATA[0][16047], DATA[0][16046], DATA[0][16045], DATA[0][16044], DATA[0][16043], DATA[0][16042], DATA[0][16041], DATA[0][16040], DATA[0][16039], DATA[0][16038], DATA[0][16071], DATA[0][16070], DATA[0][16069], DATA[0][16068], DATA[0][16067], DATA[0][16066], DATA[0][16065], DATA[0][16064], DATA[0][16063], DATA[0][16062], DATA[0][16061], DATA[0][16060], DATA[0][16059], DATA[0][16058], DATA[0][16057], DATA[0][16056], DATA[0][16089], DATA[0][16088], DATA[0][16087], DATA[0][16086], DATA[0][16085], DATA[0][16084], DATA[0][16083], DATA[0][16082], DATA[0][16081], DATA[0][16080], DATA[0][16079], DATA[0][16078], DATA[0][16077], DATA[0][16076], DATA[0][16075], DATA[0][16074], DATA[0][16107], DATA[0][16106], DATA[0][16105], DATA[0][16104], DATA[0][16103], DATA[0][16102], DATA[0][16101], DATA[0][16100], DATA[0][16099], DATA[0][16098], DATA[0][16097], DATA[0][16096], DATA[0][16095], DATA[0][16094], DATA[0][16093], DATA[0][16092], DATA[0][16125], DATA[0][16124], DATA[0][16123], DATA[0][16122], DATA[0][16121], DATA[0][16120], DATA[0][16119], DATA[0][16118], DATA[0][16117], DATA[0][16116], DATA[0][16115], DATA[0][16114], DATA[0][16113], DATA[0][16112], DATA[0][16111], DATA[0][16110], DATA[0][16143], DATA[0][16142], DATA[0][16141], DATA[0][16140], DATA[0][16139], DATA[0][16138], DATA[0][16137], DATA[0][16136], DATA[0][16135], DATA[0][16134], DATA[0][16133], DATA[0][16132], DATA[0][16131], DATA[0][16130], DATA[0][16129], DATA[0][16128], DATA[0][16161], DATA[0][16160], DATA[0][16159], DATA[0][16158], DATA[0][16157], DATA[0][16156], DATA[0][16155], DATA[0][16154], DATA[0][16153], DATA[0][16152], DATA[0][16151], DATA[0][16150], DATA[0][16149], DATA[0][16148], DATA[0][16147], DATA[0][16146], DATA[0][16179], DATA[0][16178], DATA[0][16177], DATA[0][16176], DATA[0][16175], DATA[0][16174], DATA[0][16173], DATA[0][16172], DATA[0][16171], DATA[0][16170], DATA[0][16169], DATA[0][16168], DATA[0][16167], DATA[0][16166], DATA[0][16165], DATA[0][16164], DATA[0][16197], DATA[0][16196], DATA[0][16195], DATA[0][16194], DATA[0][16193], DATA[0][16192], DATA[0][16191], DATA[0][16190], DATA[0][16189], DATA[0][16188], DATA[0][16187], DATA[0][16186], DATA[0][16185], DATA[0][16184], DATA[0][16183], DATA[0][16182], DATA[0][16215], DATA[0][16214], DATA[0][16213], DATA[0][16212], DATA[0][16211], DATA[0][16210], DATA[0][16209], DATA[0][16208], DATA[0][16207], DATA[0][16206], DATA[0][16205], DATA[0][16204], DATA[0][16203], DATA[0][16202], DATA[0][16201], DATA[0][16200], DATA[0][16233], DATA[0][16232], DATA[0][16231], DATA[0][16230], DATA[0][16229], DATA[0][16228], DATA[0][16227], DATA[0][16226], DATA[0][16225], DATA[0][16224], DATA[0][16223], DATA[0][16222], DATA[0][16221], DATA[0][16220], DATA[0][16219], DATA[0][16218], DATA[0][16251], DATA[0][16250], DATA[0][16249], DATA[0][16248], DATA[0][16247], DATA[0][16246], DATA[0][16245], DATA[0][16244], DATA[0][16243], DATA[0][16242], DATA[0][16241], DATA[0][16240], DATA[0][16239], DATA[0][16238], DATA[0][16237], DATA[0][16236], DATA[0][16269], DATA[0][16268], DATA[0][16267], DATA[0][16266], DATA[0][16265], DATA[0][16264], DATA[0][16263], DATA[0][16262], DATA[0][16261], DATA[0][16260], DATA[0][16259], DATA[0][16258], DATA[0][16257], DATA[0][16256], DATA[0][16255], DATA[0][16254], DATA[0][16287], DATA[0][16286], DATA[0][16285], DATA[0][16284], DATA[0][16283], DATA[0][16282], DATA[0][16281], DATA[0][16280], DATA[0][16279], DATA[0][16278], DATA[0][16277], DATA[0][16276], DATA[0][16275], DATA[0][16274], DATA[0][16273], DATA[0][16272], DATA[0][16305], DATA[0][16304], DATA[0][16303], DATA[0][16302], DATA[0][16301], DATA[0][16300], DATA[0][16299], DATA[0][16298], DATA[0][16297], DATA[0][16296], DATA[0][16295], DATA[0][16294], DATA[0][16293], DATA[0][16292], DATA[0][16291], DATA[0][16290], DATA[0][16323], DATA[0][16322], DATA[0][16321], DATA[0][16320], DATA[0][16319], DATA[0][16318], DATA[0][16317], DATA[0][16316], DATA[0][16315], DATA[0][16314], DATA[0][16313], DATA[0][16312], DATA[0][16311], DATA[0][16310], DATA[0][16309], DATA[0][16308], DATA[0][16341], DATA[0][16340], DATA[0][16339], DATA[0][16338], DATA[0][16337], DATA[0][16336], DATA[0][16335], DATA[0][16334], DATA[0][16333], DATA[0][16332], DATA[0][16331], DATA[0][16330], DATA[0][16329], DATA[0][16328], DATA[0][16327], DATA[0][16326], DATA[0][16359], DATA[0][16358], DATA[0][16357], DATA[0][16356], DATA[0][16355], DATA[0][16354], DATA[0][16353], DATA[0][16352], DATA[0][16351], DATA[0][16350], DATA[0][16349], DATA[0][16348], DATA[0][16347], DATA[0][16346], DATA[0][16345], DATA[0][16344], DATA[0][16377], DATA[0][16376], DATA[0][16375], DATA[0][16374], DATA[0][16373], DATA[0][16372], DATA[0][16371], DATA[0][16370], DATA[0][16369], DATA[0][16368], DATA[0][16367], DATA[0][16366], DATA[0][16365], DATA[0][16364], DATA[0][16363], DATA[0][16362], DATA[0][16395], DATA[0][16394], DATA[0][16393], DATA[0][16392], DATA[0][16391], DATA[0][16390], DATA[0][16389], DATA[0][16388], DATA[0][16387], DATA[0][16386], DATA[0][16385], DATA[0][16384], DATA[0][16383], DATA[0][16382], DATA[0][16381], DATA[0][16380], DATA[0][16413], DATA[0][16412], DATA[0][16411], DATA[0][16410], DATA[0][16409], DATA[0][16408], DATA[0][16407], DATA[0][16406], DATA[0][16405], DATA[0][16404], DATA[0][16403], DATA[0][16402], DATA[0][16401], DATA[0][16400], DATA[0][16399], DATA[0][16398], DATA[0][16431], DATA[0][16430], DATA[0][16429], DATA[0][16428], DATA[0][16427], DATA[0][16426], DATA[0][16425], DATA[0][16424], DATA[0][16423], DATA[0][16422], DATA[0][16421], DATA[0][16420], DATA[0][16419], DATA[0][16418], DATA[0][16417], DATA[0][16416], DATA[0][16449], DATA[0][16448], DATA[0][16447], DATA[0][16446], DATA[0][16445], DATA[0][16444], DATA[0][16443], DATA[0][16442], DATA[0][16441], DATA[0][16440], DATA[0][16439], DATA[0][16438], DATA[0][16437], DATA[0][16436], DATA[0][16435], DATA[0][16434], DATA[0][16467], DATA[0][16466], DATA[0][16465], DATA[0][16464], DATA[0][16463], DATA[0][16462], DATA[0][16461], DATA[0][16460], DATA[0][16459], DATA[0][16458], DATA[0][16457], DATA[0][16456], DATA[0][16455], DATA[0][16454], DATA[0][16453], DATA[0][16452], DATA[0][16485], DATA[0][16484], DATA[0][16483], DATA[0][16482], DATA[0][16481], DATA[0][16480], DATA[0][16479], DATA[0][16478], DATA[0][16477], DATA[0][16476], DATA[0][16475], DATA[0][16474], DATA[0][16473], DATA[0][16472], DATA[0][16471], DATA[0][16470], DATA[0][16503], DATA[0][16502], DATA[0][16501], DATA[0][16500], DATA[0][16499], DATA[0][16498], DATA[0][16497], DATA[0][16496], DATA[0][16495], DATA[0][16494], DATA[0][16493], DATA[0][16492], DATA[0][16491], DATA[0][16490], DATA[0][16489], DATA[0][16488], DATA[0][16521], DATA[0][16520], DATA[0][16519], DATA[0][16518], DATA[0][16517], DATA[0][16516], DATA[0][16515], DATA[0][16514], DATA[0][16513], DATA[0][16512], DATA[0][16511], DATA[0][16510], DATA[0][16509], DATA[0][16508], DATA[0][16507], DATA[0][16506], DATA[0][16539], DATA[0][16538], DATA[0][16537], DATA[0][16536], DATA[0][16535], DATA[0][16534], DATA[0][16533], DATA[0][16532], DATA[0][16531], DATA[0][16530], DATA[0][16529], DATA[0][16528], DATA[0][16527], DATA[0][16526], DATA[0][16525], DATA[0][16524], DATA[0][16557], DATA[0][16556], DATA[0][16555], DATA[0][16554], DATA[0][16553], DATA[0][16552], DATA[0][16551], DATA[0][16550], DATA[0][16549], DATA[0][16548], DATA[0][16547], DATA[0][16546], DATA[0][16545], DATA[0][16544], DATA[0][16543], DATA[0][16542], DATA[0][16575], DATA[0][16574], DATA[0][16573], DATA[0][16572], DATA[0][16571], DATA[0][16570], DATA[0][16569], DATA[0][16568], DATA[0][16567], DATA[0][16566], DATA[0][16565], DATA[0][16564], DATA[0][16563], DATA[0][16562], DATA[0][16561], DATA[0][16560], DATA[0][16593], DATA[0][16592], DATA[0][16591], DATA[0][16590], DATA[0][16589], DATA[0][16588], DATA[0][16587], DATA[0][16586], DATA[0][16585], DATA[0][16584], DATA[0][16583], DATA[0][16582], DATA[0][16581], DATA[0][16580], DATA[0][16579], DATA[0][16578], DATA[0][16611], DATA[0][16610], DATA[0][16609], DATA[0][16608], DATA[0][16607], DATA[0][16606], DATA[0][16605], DATA[0][16604], DATA[0][16603], DATA[0][16602], DATA[0][16601], DATA[0][16600], DATA[0][16599], DATA[0][16598], DATA[0][16597], DATA[0][16596], DATA[0][16629], DATA[0][16628], DATA[0][16627], DATA[0][16626], DATA[0][16625], DATA[0][16624], DATA[0][16623], DATA[0][16622], DATA[0][16621], DATA[0][16620], DATA[0][16619], DATA[0][16618], DATA[0][16617], DATA[0][16616], DATA[0][16615], DATA[0][16614], DATA[0][16647], DATA[0][16646], DATA[0][16645], DATA[0][16644], DATA[0][16643], DATA[0][16642], DATA[0][16641], DATA[0][16640], DATA[0][16639], DATA[0][16638], DATA[0][16637], DATA[0][16636], DATA[0][16635], DATA[0][16634], DATA[0][16633], DATA[0][16632], DATA[0][16665], DATA[0][16664], DATA[0][16663], DATA[0][16662], DATA[0][16661], DATA[0][16660], DATA[0][16659], DATA[0][16658], DATA[0][16657], DATA[0][16656], DATA[0][16655], DATA[0][16654], DATA[0][16653], DATA[0][16652], DATA[0][16651], DATA[0][16650], DATA[0][16683], DATA[0][16682], DATA[0][16681], DATA[0][16680], DATA[0][16679], DATA[0][16678], DATA[0][16677], DATA[0][16676], DATA[0][16675], DATA[0][16674], DATA[0][16673], DATA[0][16672], DATA[0][16671], DATA[0][16670], DATA[0][16669], DATA[0][16668], DATA[0][16701], DATA[0][16700], DATA[0][16699], DATA[0][16698], DATA[0][16697], DATA[0][16696], DATA[0][16695], DATA[0][16694], DATA[0][16693], DATA[0][16692], DATA[0][16691], DATA[0][16690], DATA[0][16689], DATA[0][16688], DATA[0][16687], DATA[0][16686], DATA[0][16719], DATA[0][16718], DATA[0][16717], DATA[0][16716], DATA[0][16715], DATA[0][16714], DATA[0][16713], DATA[0][16712], DATA[0][16711], DATA[0][16710], DATA[0][16709], DATA[0][16708], DATA[0][16707], DATA[0][16706], DATA[0][16705], DATA[0][16704], DATA[0][16737], DATA[0][16736], DATA[0][16735], DATA[0][16734], DATA[0][16733], DATA[0][16732], DATA[0][16731], DATA[0][16730], DATA[0][16729], DATA[0][16728], DATA[0][16727], DATA[0][16726], DATA[0][16725], DATA[0][16724], DATA[0][16723], DATA[0][16722], DATA[0][16755], DATA[0][16754], DATA[0][16753], DATA[0][16752], DATA[0][16751], DATA[0][16750], DATA[0][16749], DATA[0][16748], DATA[0][16747], DATA[0][16746], DATA[0][16745], DATA[0][16744], DATA[0][16743], DATA[0][16742], DATA[0][16741], DATA[0][16740], DATA[0][16773], DATA[0][16772], DATA[0][16771], DATA[0][16770], DATA[0][16769], DATA[0][16768], DATA[0][16767], DATA[0][16766], DATA[0][16765], DATA[0][16764], DATA[0][16763], DATA[0][16762], DATA[0][16761], DATA[0][16760], DATA[0][16759], DATA[0][16758], DATA[0][16791], DATA[0][16790], DATA[0][16789], DATA[0][16788], DATA[0][16787], DATA[0][16786], DATA[0][16785], DATA[0][16784], DATA[0][16783], DATA[0][16782], DATA[0][16781], DATA[0][16780], DATA[0][16779], DATA[0][16778], DATA[0][16777], DATA[0][16776], DATA[0][16809], DATA[0][16808], DATA[0][16807], DATA[0][16806], DATA[0][16805], DATA[0][16804], DATA[0][16803], DATA[0][16802], DATA[0][16801], DATA[0][16800], DATA[0][16799], DATA[0][16798], DATA[0][16797], DATA[0][16796], DATA[0][16795], DATA[0][16794], DATA[0][16827], DATA[0][16826], DATA[0][16825], DATA[0][16824], DATA[0][16823], DATA[0][16822], DATA[0][16821], DATA[0][16820], DATA[0][16819], DATA[0][16818], DATA[0][16817], DATA[0][16816], DATA[0][16815], DATA[0][16814], DATA[0][16813], DATA[0][16812], DATA[0][16845], DATA[0][16844], DATA[0][16843], DATA[0][16842], DATA[0][16841], DATA[0][16840], DATA[0][16839], DATA[0][16838], DATA[0][16837], DATA[0][16836], DATA[0][16835], DATA[0][16834], DATA[0][16833], DATA[0][16832], DATA[0][16831], DATA[0][16830], DATA[0][16863], DATA[0][16862], DATA[0][16861], DATA[0][16860], DATA[0][16859], DATA[0][16858], DATA[0][16857], DATA[0][16856], DATA[0][16855], DATA[0][16854], DATA[0][16853], DATA[0][16852], DATA[0][16851], DATA[0][16850], DATA[0][16849], DATA[0][16848], DATA[0][16881], DATA[0][16880], DATA[0][16879], DATA[0][16878], DATA[0][16877], DATA[0][16876], DATA[0][16875], DATA[0][16874], DATA[0][16873], DATA[0][16872], DATA[0][16871], DATA[0][16870], DATA[0][16869], DATA[0][16868], DATA[0][16867], DATA[0][16866], DATA[0][16899], DATA[0][16898], DATA[0][16897], DATA[0][16896], DATA[0][16895], DATA[0][16894], DATA[0][16893], DATA[0][16892], DATA[0][16891], DATA[0][16890], DATA[0][16889], DATA[0][16888], DATA[0][16887], DATA[0][16886], DATA[0][16885], DATA[0][16884], DATA[0][16917], DATA[0][16916], DATA[0][16915], DATA[0][16914], DATA[0][16913], DATA[0][16912], DATA[0][16911], DATA[0][16910], DATA[0][16909], DATA[0][16908], DATA[0][16907], DATA[0][16906], DATA[0][16905], DATA[0][16904], DATA[0][16903], DATA[0][16902], DATA[0][16935], DATA[0][16934], DATA[0][16933], DATA[0][16932], DATA[0][16931], DATA[0][16930], DATA[0][16929], DATA[0][16928], DATA[0][16927], DATA[0][16926], DATA[0][16925], DATA[0][16924], DATA[0][16923], DATA[0][16922], DATA[0][16921], DATA[0][16920], DATA[0][16953], DATA[0][16952], DATA[0][16951], DATA[0][16950], DATA[0][16949], DATA[0][16948], DATA[0][16947], DATA[0][16946], DATA[0][16945], DATA[0][16944], DATA[0][16943], DATA[0][16942], DATA[0][16941], DATA[0][16940], DATA[0][16939], DATA[0][16938], DATA[0][16971], DATA[0][16970], DATA[0][16969], DATA[0][16968], DATA[0][16967], DATA[0][16966], DATA[0][16965], DATA[0][16964], DATA[0][16963], DATA[0][16962], DATA[0][16961], DATA[0][16960], DATA[0][16959], DATA[0][16958], DATA[0][16957], DATA[0][16956], DATA[0][16989], DATA[0][16988], DATA[0][16987], DATA[0][16986], DATA[0][16985], DATA[0][16984], DATA[0][16983], DATA[0][16982], DATA[0][16981], DATA[0][16980], DATA[0][16979], DATA[0][16978], DATA[0][16977], DATA[0][16976], DATA[0][16975], DATA[0][16974], DATA[0][17007], DATA[0][17006], DATA[0][17005], DATA[0][17004], DATA[0][17003], DATA[0][17002], DATA[0][17001], DATA[0][17000], DATA[0][16999], DATA[0][16998], DATA[0][16997], DATA[0][16996], DATA[0][16995], DATA[0][16994], DATA[0][16993], DATA[0][16992], DATA[0][17025], DATA[0][17024], DATA[0][17023], DATA[0][17022], DATA[0][17021], DATA[0][17020], DATA[0][17019], DATA[0][17018], DATA[0][17017], DATA[0][17016], DATA[0][17015], DATA[0][17014], DATA[0][17013], DATA[0][17012], DATA[0][17011], DATA[0][17010], DATA[0][17043], DATA[0][17042], DATA[0][17041], DATA[0][17040], DATA[0][17039], DATA[0][17038], DATA[0][17037], DATA[0][17036], DATA[0][17035], DATA[0][17034], DATA[0][17033], DATA[0][17032], DATA[0][17031], DATA[0][17030], DATA[0][17029], DATA[0][17028], DATA[0][17061], DATA[0][17060], DATA[0][17059], DATA[0][17058], DATA[0][17057], DATA[0][17056], DATA[0][17055], DATA[0][17054], DATA[0][17053], DATA[0][17052], DATA[0][17051], DATA[0][17050], DATA[0][17049], DATA[0][17048], DATA[0][17047], DATA[0][17046], DATA[0][17079], DATA[0][17078], DATA[0][17077], DATA[0][17076], DATA[0][17075], DATA[0][17074], DATA[0][17073], DATA[0][17072], DATA[0][17071], DATA[0][17070], DATA[0][17069], DATA[0][17068], DATA[0][17067], DATA[0][17066], DATA[0][17065], DATA[0][17064], DATA[0][17097], DATA[0][17096], DATA[0][17095], DATA[0][17094], DATA[0][17093], DATA[0][17092], DATA[0][17091], DATA[0][17090], DATA[0][17089], DATA[0][17088], DATA[0][17087], DATA[0][17086], DATA[0][17085], DATA[0][17084], DATA[0][17083], DATA[0][17082], DATA[0][17115], DATA[0][17114], DATA[0][17113], DATA[0][17112], DATA[0][17111], DATA[0][17110], DATA[0][17109], DATA[0][17108], DATA[0][17107], DATA[0][17106], DATA[0][17105], DATA[0][17104], DATA[0][17103], DATA[0][17102], DATA[0][17101], DATA[0][17100], DATA[0][17133], DATA[0][17132], DATA[0][17131], DATA[0][17130], DATA[0][17129], DATA[0][17128], DATA[0][17127], DATA[0][17126], DATA[0][17125], DATA[0][17124], DATA[0][17123], DATA[0][17122], DATA[0][17121], DATA[0][17120], DATA[0][17119], DATA[0][17118], DATA[0][17151], DATA[0][17150], DATA[0][17149], DATA[0][17148], DATA[0][17147], DATA[0][17146], DATA[0][17145], DATA[0][17144], DATA[0][17143], DATA[0][17142], DATA[0][17141], DATA[0][17140], DATA[0][17139], DATA[0][17138], DATA[0][17137], DATA[0][17136], DATA[0][17169], DATA[0][17168], DATA[0][17167], DATA[0][17166], DATA[0][17165], DATA[0][17164], DATA[0][17163], DATA[0][17162], DATA[0][17161], DATA[0][17160], DATA[0][17159], DATA[0][17158], DATA[0][17157], DATA[0][17156], DATA[0][17155], DATA[0][17154], DATA[0][17187], DATA[0][17186], DATA[0][17185], DATA[0][17184], DATA[0][17183], DATA[0][17182], DATA[0][17181], DATA[0][17180], DATA[0][17179], DATA[0][17178], DATA[0][17177], DATA[0][17176], DATA[0][17175], DATA[0][17174], DATA[0][17173], DATA[0][17172], DATA[0][17205], DATA[0][17204], DATA[0][17203], DATA[0][17202], DATA[0][17201], DATA[0][17200], DATA[0][17199], DATA[0][17198], DATA[0][17197], DATA[0][17196], DATA[0][17195], DATA[0][17194], DATA[0][17193], DATA[0][17192], DATA[0][17191], DATA[0][17190], DATA[0][17223], DATA[0][17222], DATA[0][17221], DATA[0][17220], DATA[0][17219], DATA[0][17218], DATA[0][17217], DATA[0][17216], DATA[0][17215], DATA[0][17214], DATA[0][17213], DATA[0][17212], DATA[0][17211], DATA[0][17210], DATA[0][17209], DATA[0][17208], DATA[0][17241], DATA[0][17240], DATA[0][17239], DATA[0][17238], DATA[0][17237], DATA[0][17236], DATA[0][17235], DATA[0][17234], DATA[0][17233], DATA[0][17232], DATA[0][17231], DATA[0][17230], DATA[0][17229], DATA[0][17228], DATA[0][17227], DATA[0][17226], DATA[0][17259], DATA[0][17258], DATA[0][17257], DATA[0][17256], DATA[0][17255], DATA[0][17254], DATA[0][17253], DATA[0][17252], DATA[0][17251], DATA[0][17250], DATA[0][17249], DATA[0][17248], DATA[0][17247], DATA[0][17246], DATA[0][17245], DATA[0][17244], DATA[0][17277], DATA[0][17276], DATA[0][17275], DATA[0][17274], DATA[0][17273], DATA[0][17272], DATA[0][17271], DATA[0][17270], DATA[0][17269], DATA[0][17268], DATA[0][17267], DATA[0][17266], DATA[0][17265], DATA[0][17264], DATA[0][17263], DATA[0][17262], DATA[0][17295], DATA[0][17294], DATA[0][17293], DATA[0][17292], DATA[0][17291], DATA[0][17290], DATA[0][17289], DATA[0][17288], DATA[0][17287], DATA[0][17286], DATA[0][17285], DATA[0][17284], DATA[0][17283], DATA[0][17282], DATA[0][17281], DATA[0][17280], DATA[0][17313], DATA[0][17312], DATA[0][17311], DATA[0][17310], DATA[0][17309], DATA[0][17308], DATA[0][17307], DATA[0][17306], DATA[0][17305], DATA[0][17304], DATA[0][17303], DATA[0][17302], DATA[0][17301], DATA[0][17300], DATA[0][17299], DATA[0][17298], DATA[0][17331], DATA[0][17330], DATA[0][17329], DATA[0][17328], DATA[0][17327], DATA[0][17326], DATA[0][17325], DATA[0][17324], DATA[0][17323], DATA[0][17322], DATA[0][17321], DATA[0][17320], DATA[0][17319], DATA[0][17318], DATA[0][17317], DATA[0][17316], DATA[0][17349], DATA[0][17348], DATA[0][17347], DATA[0][17346], DATA[0][17345], DATA[0][17344], DATA[0][17343], DATA[0][17342], DATA[0][17341], DATA[0][17340], DATA[0][17339], DATA[0][17338], DATA[0][17337], DATA[0][17336], DATA[0][17335], DATA[0][17334], DATA[0][17367], DATA[0][17366], DATA[0][17365], DATA[0][17364], DATA[0][17363], DATA[0][17362], DATA[0][17361], DATA[0][17360], DATA[0][17359], DATA[0][17358], DATA[0][17357], DATA[0][17356], DATA[0][17355], DATA[0][17354], DATA[0][17353], DATA[0][17352], DATA[0][17385], DATA[0][17384], DATA[0][17383], DATA[0][17382], DATA[0][17381], DATA[0][17380], DATA[0][17379], DATA[0][17378], DATA[0][17377], DATA[0][17376], DATA[0][17375], DATA[0][17374], DATA[0][17373], DATA[0][17372], DATA[0][17371], DATA[0][17370], DATA[0][17403], DATA[0][17402], DATA[0][17401], DATA[0][17400], DATA[0][17399], DATA[0][17398], DATA[0][17397], DATA[0][17396], DATA[0][17395], DATA[0][17394], DATA[0][17393], DATA[0][17392], DATA[0][17391], DATA[0][17390], DATA[0][17389], DATA[0][17388], DATA[0][17421], DATA[0][17420], DATA[0][17419], DATA[0][17418], DATA[0][17417], DATA[0][17416], DATA[0][17415], DATA[0][17414], DATA[0][17413], DATA[0][17412], DATA[0][17411], DATA[0][17410], DATA[0][17409], DATA[0][17408], DATA[0][17407], DATA[0][17406], DATA[0][17439], DATA[0][17438], DATA[0][17437], DATA[0][17436], DATA[0][17435], DATA[0][17434], DATA[0][17433], DATA[0][17432], DATA[0][17431], DATA[0][17430], DATA[0][17429], DATA[0][17428], DATA[0][17427], DATA[0][17426], DATA[0][17425], DATA[0][17424], DATA[0][17457], DATA[0][17456], DATA[0][17455], DATA[0][17454], DATA[0][17453], DATA[0][17452], DATA[0][17451], DATA[0][17450], DATA[0][17449], DATA[0][17448], DATA[0][17447], DATA[0][17446], DATA[0][17445], DATA[0][17444], DATA[0][17443], DATA[0][17442], DATA[0][17475], DATA[0][17474], DATA[0][17473], DATA[0][17472], DATA[0][17471], DATA[0][17470], DATA[0][17469], DATA[0][17468], DATA[0][17467], DATA[0][17466], DATA[0][17465], DATA[0][17464], DATA[0][17463], DATA[0][17462], DATA[0][17461], DATA[0][17460], DATA[0][17493], DATA[0][17492], DATA[0][17491], DATA[0][17490], DATA[0][17489], DATA[0][17488], DATA[0][17487], DATA[0][17486], DATA[0][17485], DATA[0][17484], DATA[0][17483], DATA[0][17482], DATA[0][17481], DATA[0][17480], DATA[0][17479], DATA[0][17478], DATA[0][17511], DATA[0][17510], DATA[0][17509], DATA[0][17508], DATA[0][17507], DATA[0][17506], DATA[0][17505], DATA[0][17504], DATA[0][17503], DATA[0][17502], DATA[0][17501], DATA[0][17500], DATA[0][17499], DATA[0][17498], DATA[0][17497], DATA[0][17496], DATA[0][17529], DATA[0][17528], DATA[0][17527], DATA[0][17526], DATA[0][17525], DATA[0][17524], DATA[0][17523], DATA[0][17522], DATA[0][17521], DATA[0][17520], DATA[0][17519], DATA[0][17518], DATA[0][17517], DATA[0][17516], DATA[0][17515], DATA[0][17514], DATA[0][17547], DATA[0][17546], DATA[0][17545], DATA[0][17544], DATA[0][17543], DATA[0][17542], DATA[0][17541], DATA[0][17540], DATA[0][17539], DATA[0][17538], DATA[0][17537], DATA[0][17536], DATA[0][17535], DATA[0][17534], DATA[0][17533], DATA[0][17532], DATA[0][17565], DATA[0][17564], DATA[0][17563], DATA[0][17562], DATA[0][17561], DATA[0][17560], DATA[0][17559], DATA[0][17558], DATA[0][17557], DATA[0][17556], DATA[0][17555], DATA[0][17554], DATA[0][17553], DATA[0][17552], DATA[0][17551], DATA[0][17550], DATA[0][17583], DATA[0][17582], DATA[0][17581], DATA[0][17580], DATA[0][17579], DATA[0][17578], DATA[0][17577], DATA[0][17576], DATA[0][17575], DATA[0][17574], DATA[0][17573], DATA[0][17572], DATA[0][17571], DATA[0][17570], DATA[0][17569], DATA[0][17568], DATA[0][17601], DATA[0][17600], DATA[0][17599], DATA[0][17598], DATA[0][17597], DATA[0][17596], DATA[0][17595], DATA[0][17594], DATA[0][17593], DATA[0][17592], DATA[0][17591], DATA[0][17590], DATA[0][17589], DATA[0][17588], DATA[0][17587], DATA[0][17586], DATA[0][17619], DATA[0][17618], DATA[0][17617], DATA[0][17616], DATA[0][17615], DATA[0][17614], DATA[0][17613], DATA[0][17612], DATA[0][17611], DATA[0][17610], DATA[0][17609], DATA[0][17608], DATA[0][17607], DATA[0][17606], DATA[0][17605], DATA[0][17604], DATA[0][17637], DATA[0][17636], DATA[0][17635], DATA[0][17634], DATA[0][17633], DATA[0][17632], DATA[0][17631], DATA[0][17630], DATA[0][17629], DATA[0][17628], DATA[0][17627], DATA[0][17626], DATA[0][17625], DATA[0][17624], DATA[0][17623], DATA[0][17622], DATA[0][17655], DATA[0][17654], DATA[0][17653], DATA[0][17652], DATA[0][17651], DATA[0][17650], DATA[0][17649], DATA[0][17648], DATA[0][17647], DATA[0][17646], DATA[0][17645], DATA[0][17644], DATA[0][17643], DATA[0][17642], DATA[0][17641], DATA[0][17640], DATA[0][17673], DATA[0][17672], DATA[0][17671], DATA[0][17670], DATA[0][17669], DATA[0][17668], DATA[0][17667], DATA[0][17666], DATA[0][17665], DATA[0][17664], DATA[0][17663], DATA[0][17662], DATA[0][17661], DATA[0][17660], DATA[0][17659], DATA[0][17658], DATA[0][17691], DATA[0][17690], DATA[0][17689], DATA[0][17688], DATA[0][17687], DATA[0][17686], DATA[0][17685], DATA[0][17684], DATA[0][17683], DATA[0][17682], DATA[0][17681], DATA[0][17680], DATA[0][17679], DATA[0][17678], DATA[0][17677], DATA[0][17676], DATA[0][17709], DATA[0][17708], DATA[0][17707], DATA[0][17706], DATA[0][17705], DATA[0][17704], DATA[0][17703], DATA[0][17702], DATA[0][17701], DATA[0][17700], DATA[0][17699], DATA[0][17698], DATA[0][17697], DATA[0][17696], DATA[0][17695], DATA[0][17694], DATA[0][17727], DATA[0][17726], DATA[0][17725], DATA[0][17724], DATA[0][17723], DATA[0][17722], DATA[0][17721], DATA[0][17720], DATA[0][17719], DATA[0][17718], DATA[0][17717], DATA[0][17716], DATA[0][17715], DATA[0][17714], DATA[0][17713], DATA[0][17712], DATA[0][17745], DATA[0][17744], DATA[0][17743], DATA[0][17742], DATA[0][17741], DATA[0][17740], DATA[0][17739], DATA[0][17738], DATA[0][17737], DATA[0][17736], DATA[0][17735], DATA[0][17734], DATA[0][17733], DATA[0][17732], DATA[0][17731], DATA[0][17730], DATA[0][17763], DATA[0][17762], DATA[0][17761], DATA[0][17760], DATA[0][17759], DATA[0][17758], DATA[0][17757], DATA[0][17756], DATA[0][17755], DATA[0][17754], DATA[0][17753], DATA[0][17752], DATA[0][17751], DATA[0][17750], DATA[0][17749], DATA[0][17748], DATA[0][17781], DATA[0][17780], DATA[0][17779], DATA[0][17778], DATA[0][17777], DATA[0][17776], DATA[0][17775], DATA[0][17774], DATA[0][17773], DATA[0][17772], DATA[0][17771], DATA[0][17770], DATA[0][17769], DATA[0][17768], DATA[0][17767], DATA[0][17766], DATA[0][17799], DATA[0][17798], DATA[0][17797], DATA[0][17796], DATA[0][17795], DATA[0][17794], DATA[0][17793], DATA[0][17792], DATA[0][17791], DATA[0][17790], DATA[0][17789], DATA[0][17788], DATA[0][17787], DATA[0][17786], DATA[0][17785], DATA[0][17784], DATA[0][17817], DATA[0][17816], DATA[0][17815], DATA[0][17814], DATA[0][17813], DATA[0][17812], DATA[0][17811], DATA[0][17810], DATA[0][17809], DATA[0][17808], DATA[0][17807], DATA[0][17806], DATA[0][17805], DATA[0][17804], DATA[0][17803], DATA[0][17802], DATA[0][17835], DATA[0][17834], DATA[0][17833], DATA[0][17832], DATA[0][17831], DATA[0][17830], DATA[0][17829], DATA[0][17828], DATA[0][17827], DATA[0][17826], DATA[0][17825], DATA[0][17824], DATA[0][17823], DATA[0][17822], DATA[0][17821], DATA[0][17820], DATA[0][17853], DATA[0][17852], DATA[0][17851], DATA[0][17850], DATA[0][17849], DATA[0][17848], DATA[0][17847], DATA[0][17846], DATA[0][17845], DATA[0][17844], DATA[0][17843], DATA[0][17842], DATA[0][17841], DATA[0][17840], DATA[0][17839], DATA[0][17838], DATA[0][17871], DATA[0][17870], DATA[0][17869], DATA[0][17868], DATA[0][17867], DATA[0][17866], DATA[0][17865], DATA[0][17864], DATA[0][17863], DATA[0][17862], DATA[0][17861], DATA[0][17860], DATA[0][17859], DATA[0][17858], DATA[0][17857], DATA[0][17856], DATA[0][17889], DATA[0][17888], DATA[0][17887], DATA[0][17886], DATA[0][17885], DATA[0][17884], DATA[0][17883], DATA[0][17882], DATA[0][17881], DATA[0][17880], DATA[0][17879], DATA[0][17878], DATA[0][17877], DATA[0][17876], DATA[0][17875], DATA[0][17874], DATA[0][17907], DATA[0][17906], DATA[0][17905], DATA[0][17904], DATA[0][17903], DATA[0][17902], DATA[0][17901], DATA[0][17900], DATA[0][17899], DATA[0][17898], DATA[0][17897], DATA[0][17896], DATA[0][17895], DATA[0][17894], DATA[0][17893], DATA[0][17892], DATA[0][17925], DATA[0][17924], DATA[0][17923], DATA[0][17922], DATA[0][17921], DATA[0][17920], DATA[0][17919], DATA[0][17918], DATA[0][17917], DATA[0][17916], DATA[0][17915], DATA[0][17914], DATA[0][17913], DATA[0][17912], DATA[0][17911], DATA[0][17910], DATA[0][17943], DATA[0][17942], DATA[0][17941], DATA[0][17940], DATA[0][17939], DATA[0][17938], DATA[0][17937], DATA[0][17936], DATA[0][17935], DATA[0][17934], DATA[0][17933], DATA[0][17932], DATA[0][17931], DATA[0][17930], DATA[0][17929], DATA[0][17928], DATA[0][17961], DATA[0][17960], DATA[0][17959], DATA[0][17958], DATA[0][17957], DATA[0][17956], DATA[0][17955], DATA[0][17954], DATA[0][17953], DATA[0][17952], DATA[0][17951], DATA[0][17950], DATA[0][17949], DATA[0][17948], DATA[0][17947], DATA[0][17946], DATA[0][17979], DATA[0][17978], DATA[0][17977], DATA[0][17976], DATA[0][17975], DATA[0][17974], DATA[0][17973], DATA[0][17972], DATA[0][17971], DATA[0][17970], DATA[0][17969], DATA[0][17968], DATA[0][17967], DATA[0][17966], DATA[0][17965], DATA[0][17964], DATA[0][17997], DATA[0][17996], DATA[0][17995], DATA[0][17994], DATA[0][17993], DATA[0][17992], DATA[0][17991], DATA[0][17990], DATA[0][17989], DATA[0][17988], DATA[0][17987], DATA[0][17986], DATA[0][17985], DATA[0][17984], DATA[0][17983], DATA[0][17982], DATA[0][18015], DATA[0][18014], DATA[0][18013], DATA[0][18012], DATA[0][18011], DATA[0][18010], DATA[0][18009], DATA[0][18008], DATA[0][18007], DATA[0][18006], DATA[0][18005], DATA[0][18004], DATA[0][18003], DATA[0][18002], DATA[0][18001], DATA[0][18000], DATA[0][18033], DATA[0][18032], DATA[0][18031], DATA[0][18030], DATA[0][18029], DATA[0][18028], DATA[0][18027], DATA[0][18026], DATA[0][18025], DATA[0][18024], DATA[0][18023], DATA[0][18022], DATA[0][18021], DATA[0][18020], DATA[0][18019], DATA[0][18018], DATA[0][18051], DATA[0][18050], DATA[0][18049], DATA[0][18048], DATA[0][18047], DATA[0][18046], DATA[0][18045], DATA[0][18044], DATA[0][18043], DATA[0][18042], DATA[0][18041], DATA[0][18040], DATA[0][18039], DATA[0][18038], DATA[0][18037], DATA[0][18036], DATA[0][18069], DATA[0][18068], DATA[0][18067], DATA[0][18066], DATA[0][18065], DATA[0][18064], DATA[0][18063], DATA[0][18062], DATA[0][18061], DATA[0][18060], DATA[0][18059], DATA[0][18058], DATA[0][18057], DATA[0][18056], DATA[0][18055], DATA[0][18054], DATA[0][18087], DATA[0][18086], DATA[0][18085], DATA[0][18084], DATA[0][18083], DATA[0][18082], DATA[0][18081], DATA[0][18080], DATA[0][18079], DATA[0][18078], DATA[0][18077], DATA[0][18076], DATA[0][18075], DATA[0][18074], DATA[0][18073], DATA[0][18072], DATA[0][18105], DATA[0][18104], DATA[0][18103], DATA[0][18102], DATA[0][18101], DATA[0][18100], DATA[0][18099], DATA[0][18098], DATA[0][18097], DATA[0][18096], DATA[0][18095], DATA[0][18094], DATA[0][18093], DATA[0][18092], DATA[0][18091], DATA[0][18090], DATA[0][18123], DATA[0][18122], DATA[0][18121], DATA[0][18120], DATA[0][18119], DATA[0][18118], DATA[0][18117], DATA[0][18116], DATA[0][18115], DATA[0][18114], DATA[0][18113], DATA[0][18112], DATA[0][18111], DATA[0][18110], DATA[0][18109], DATA[0][18108], DATA[0][18141], DATA[0][18140], DATA[0][18139], DATA[0][18138], DATA[0][18137], DATA[0][18136], DATA[0][18135], DATA[0][18134], DATA[0][18133], DATA[0][18132], DATA[0][18131], DATA[0][18130], DATA[0][18129], DATA[0][18128], DATA[0][18127], DATA[0][18126], DATA[0][18159], DATA[0][18158], DATA[0][18157], DATA[0][18156], DATA[0][18155], DATA[0][18154], DATA[0][18153], DATA[0][18152], DATA[0][18151], DATA[0][18150], DATA[0][18149], DATA[0][18148], DATA[0][18147], DATA[0][18146], DATA[0][18145], DATA[0][18144], DATA[0][18177], DATA[0][18176], DATA[0][18175], DATA[0][18174], DATA[0][18173], DATA[0][18172], DATA[0][18171], DATA[0][18170], DATA[0][18169], DATA[0][18168], DATA[0][18167], DATA[0][18166], DATA[0][18165], DATA[0][18164], DATA[0][18163], DATA[0][18162], DATA[0][18195], DATA[0][18194], DATA[0][18193], DATA[0][18192], DATA[0][18191], DATA[0][18190], DATA[0][18189], DATA[0][18188], DATA[0][18187], DATA[0][18186], DATA[0][18185], DATA[0][18184], DATA[0][18183], DATA[0][18182], DATA[0][18181], DATA[0][18180], DATA[0][18213], DATA[0][18212], DATA[0][18211], DATA[0][18210], DATA[0][18209], DATA[0][18208], DATA[0][18207], DATA[0][18206], DATA[0][18205], DATA[0][18204], DATA[0][18203], DATA[0][18202], DATA[0][18201], DATA[0][18200], DATA[0][18199], DATA[0][18198], DATA[0][18231], DATA[0][18230], DATA[0][18229], DATA[0][18228], DATA[0][18227], DATA[0][18226], DATA[0][18225], DATA[0][18224], DATA[0][18223], DATA[0][18222], DATA[0][18221], DATA[0][18220], DATA[0][18219], DATA[0][18218], DATA[0][18217], DATA[0][18216], DATA[0][18249], DATA[0][18248], DATA[0][18247], DATA[0][18246], DATA[0][18245], DATA[0][18244], DATA[0][18243], DATA[0][18242], DATA[0][18241], DATA[0][18240], DATA[0][18239], DATA[0][18238], DATA[0][18237], DATA[0][18236], DATA[0][18235], DATA[0][18234], DATA[0][18267], DATA[0][18266], DATA[0][18265], DATA[0][18264], DATA[0][18263], DATA[0][18262], DATA[0][18261], DATA[0][18260], DATA[0][18259], DATA[0][18258], DATA[0][18257], DATA[0][18256], DATA[0][18255], DATA[0][18254], DATA[0][18253], DATA[0][18252], DATA[0][18285], DATA[0][18284], DATA[0][18283], DATA[0][18282], DATA[0][18281], DATA[0][18280], DATA[0][18279], DATA[0][18278], DATA[0][18277], DATA[0][18276], DATA[0][18275], DATA[0][18274], DATA[0][18273], DATA[0][18272], DATA[0][18271], DATA[0][18270], DATA[0][18303], DATA[0][18302], DATA[0][18301], DATA[0][18300], DATA[0][18299], DATA[0][18298], DATA[0][18297], DATA[0][18296], DATA[0][18295], DATA[0][18294], DATA[0][18293], DATA[0][18292], DATA[0][18291], DATA[0][18290], DATA[0][18289], DATA[0][18288], DATA[0][18321], DATA[0][18320], DATA[0][18319], DATA[0][18318], DATA[0][18317], DATA[0][18316], DATA[0][18315], DATA[0][18314], DATA[0][18313], DATA[0][18312], DATA[0][18311], DATA[0][18310], DATA[0][18309], DATA[0][18308], DATA[0][18307], DATA[0][18306], DATA[0][18339], DATA[0][18338], DATA[0][18337], DATA[0][18336], DATA[0][18335], DATA[0][18334], DATA[0][18333], DATA[0][18332], DATA[0][18331], DATA[0][18330], DATA[0][18329], DATA[0][18328], DATA[0][18327], DATA[0][18326], DATA[0][18325], DATA[0][18324], DATA[0][18357], DATA[0][18356], DATA[0][18355], DATA[0][18354], DATA[0][18353], DATA[0][18352], DATA[0][18351], DATA[0][18350], DATA[0][18349], DATA[0][18348], DATA[0][18347], DATA[0][18346], DATA[0][18345], DATA[0][18344], DATA[0][18343], DATA[0][18342], DATA[0][18375], DATA[0][18374], DATA[0][18373], DATA[0][18372], DATA[0][18371], DATA[0][18370], DATA[0][18369], DATA[0][18368], DATA[0][18367], DATA[0][18366], DATA[0][18365], DATA[0][18364], DATA[0][18363], DATA[0][18362], DATA[0][18361], DATA[0][18360], DATA[0][18393], DATA[0][18392], DATA[0][18391], DATA[0][18390], DATA[0][18389], DATA[0][18388], DATA[0][18387], DATA[0][18386], DATA[0][18385], DATA[0][18384], DATA[0][18383], DATA[0][18382], DATA[0][18381], DATA[0][18380], DATA[0][18379], DATA[0][18378], DATA[0][18411], DATA[0][18410], DATA[0][18409], DATA[0][18408], DATA[0][18407], DATA[0][18406], DATA[0][18405], DATA[0][18404], DATA[0][18403], DATA[0][18402], DATA[0][18401], DATA[0][18400], DATA[0][18399], DATA[0][18398], DATA[0][18397], DATA[0][18396], DATA[0][18429], DATA[0][18428], DATA[0][18427], DATA[0][18426], DATA[0][18425], DATA[0][18424], DATA[0][18423], DATA[0][18422], DATA[0][18421], DATA[0][18420], DATA[0][18419], DATA[0][18418], DATA[0][18417], DATA[0][18416], DATA[0][18415], DATA[0][18414], DATA[0][18447], DATA[0][18446], DATA[0][18445], DATA[0][18444], DATA[0][18443], DATA[0][18442], DATA[0][18441], DATA[0][18440], DATA[0][18439], DATA[0][18438], DATA[0][18437], DATA[0][18436], DATA[0][18435], DATA[0][18434], DATA[0][18433], DATA[0][18432], DATA[0][18465], DATA[0][18464], DATA[0][18463], DATA[0][18462], DATA[0][18461], DATA[0][18460], DATA[0][18459], DATA[0][18458], DATA[0][18457], DATA[0][18456], DATA[0][18455], DATA[0][18454], DATA[0][18453], DATA[0][18452], DATA[0][18451], DATA[0][18450], DATA[0][18483], DATA[0][18482], DATA[0][18481], DATA[0][18480], DATA[0][18479], DATA[0][18478], DATA[0][18477], DATA[0][18476], DATA[0][18475], DATA[0][18474], DATA[0][18473], DATA[0][18472], DATA[0][18471], DATA[0][18470], DATA[0][18469], DATA[0][18468], DATA[0][18501], DATA[0][18500], DATA[0][18499], DATA[0][18498], DATA[0][18497], DATA[0][18496], DATA[0][18495], DATA[0][18494], DATA[0][18493], DATA[0][18492], DATA[0][18491], DATA[0][18490], DATA[0][18489], DATA[0][18488], DATA[0][18487], DATA[0][18486], DATA[0][18519], DATA[0][18518], DATA[0][18517], DATA[0][18516], DATA[0][18515], DATA[0][18514], DATA[0][18513], DATA[0][18512], DATA[0][18511], DATA[0][18510], DATA[0][18509], DATA[0][18508], DATA[0][18507], DATA[0][18506], DATA[0][18505], DATA[0][18504], DATA[0][18537], DATA[0][18536], DATA[0][18535], DATA[0][18534], DATA[0][18533], DATA[0][18532], DATA[0][18531], DATA[0][18530], DATA[0][18529], DATA[0][18528], DATA[0][18527], DATA[0][18526], DATA[0][18525], DATA[0][18524], DATA[0][18523], DATA[0][18522], DATA[0][18555], DATA[0][18554], DATA[0][18553], DATA[0][18552], DATA[0][18551], DATA[0][18550], DATA[0][18549], DATA[0][18548], DATA[0][18547], DATA[0][18546], DATA[0][18545], DATA[0][18544], DATA[0][18543], DATA[0][18542], DATA[0][18541], DATA[0][18540], DATA[0][18573], DATA[0][18572], DATA[0][18571], DATA[0][18570], DATA[0][18569], DATA[0][18568], DATA[0][18567], DATA[0][18566], DATA[0][18565], DATA[0][18564], DATA[0][18563], DATA[0][18562], DATA[0][18561], DATA[0][18560], DATA[0][18559], DATA[0][18558]];
				attribute DATAP @[DATA[0][9377], DATA[0][9376], DATA[0][9395], DATA[0][9394], DATA[0][9413], DATA[0][9412], DATA[0][9431], DATA[0][9430], DATA[0][9449], DATA[0][9448], DATA[0][9467], DATA[0][9466], DATA[0][9485], DATA[0][9484], DATA[0][9503], DATA[0][9502], DATA[0][9521], DATA[0][9520], DATA[0][9539], DATA[0][9538], DATA[0][9557], DATA[0][9556], DATA[0][9575], DATA[0][9574], DATA[0][9593], DATA[0][9592], DATA[0][9611], DATA[0][9610], DATA[0][9629], DATA[0][9628], DATA[0][9647], DATA[0][9646], DATA[0][9665], DATA[0][9664], DATA[0][9683], DATA[0][9682], DATA[0][9701], DATA[0][9700], DATA[0][9719], DATA[0][9718], DATA[0][9737], DATA[0][9736], DATA[0][9755], DATA[0][9754], DATA[0][9773], DATA[0][9772], DATA[0][9791], DATA[0][9790], DATA[0][9809], DATA[0][9808], DATA[0][9827], DATA[0][9826], DATA[0][9845], DATA[0][9844], DATA[0][9863], DATA[0][9862], DATA[0][9881], DATA[0][9880], DATA[0][9899], DATA[0][9898], DATA[0][9917], DATA[0][9916], DATA[0][9935], DATA[0][9934], DATA[0][9953], DATA[0][9952], DATA[0][9971], DATA[0][9970], DATA[0][9989], DATA[0][9988], DATA[0][10007], DATA[0][10006], DATA[0][10025], DATA[0][10024], DATA[0][10043], DATA[0][10042], DATA[0][10061], DATA[0][10060], DATA[0][10079], DATA[0][10078], DATA[0][10097], DATA[0][10096], DATA[0][10115], DATA[0][10114], DATA[0][10133], DATA[0][10132], DATA[0][10151], DATA[0][10150], DATA[0][10169], DATA[0][10168], DATA[0][10187], DATA[0][10186], DATA[0][10205], DATA[0][10204], DATA[0][10223], DATA[0][10222], DATA[0][10241], DATA[0][10240], DATA[0][10259], DATA[0][10258], DATA[0][10277], DATA[0][10276], DATA[0][10295], DATA[0][10294], DATA[0][10313], DATA[0][10312], DATA[0][10331], DATA[0][10330], DATA[0][10349], DATA[0][10348], DATA[0][10367], DATA[0][10366], DATA[0][10385], DATA[0][10384], DATA[0][10403], DATA[0][10402], DATA[0][10421], DATA[0][10420], DATA[0][10439], DATA[0][10438], DATA[0][10457], DATA[0][10456], DATA[0][10475], DATA[0][10474], DATA[0][10493], DATA[0][10492], DATA[0][10511], DATA[0][10510], DATA[0][10529], DATA[0][10528], DATA[0][10547], DATA[0][10546], DATA[0][10565], DATA[0][10564], DATA[0][10583], DATA[0][10582], DATA[0][10601], DATA[0][10600], DATA[0][10619], DATA[0][10618], DATA[0][10637], DATA[0][10636], DATA[0][10655], DATA[0][10654], DATA[0][10673], DATA[0][10672], DATA[0][10691], DATA[0][10690], DATA[0][10709], DATA[0][10708], DATA[0][10727], DATA[0][10726], DATA[0][10745], DATA[0][10744], DATA[0][10763], DATA[0][10762], DATA[0][10781], DATA[0][10780], DATA[0][10799], DATA[0][10798], DATA[0][10817], DATA[0][10816], DATA[0][10835], DATA[0][10834], DATA[0][10853], DATA[0][10852], DATA[0][10871], DATA[0][10870], DATA[0][10889], DATA[0][10888], DATA[0][10907], DATA[0][10906], DATA[0][10925], DATA[0][10924], DATA[0][10943], DATA[0][10942], DATA[0][10961], DATA[0][10960], DATA[0][10979], DATA[0][10978], DATA[0][10997], DATA[0][10996], DATA[0][11015], DATA[0][11014], DATA[0][11033], DATA[0][11032], DATA[0][11051], DATA[0][11050], DATA[0][11069], DATA[0][11068], DATA[0][11087], DATA[0][11086], DATA[0][11105], DATA[0][11104], DATA[0][11123], DATA[0][11122], DATA[0][11141], DATA[0][11140], DATA[0][11159], DATA[0][11158], DATA[0][11177], DATA[0][11176], DATA[0][11195], DATA[0][11194], DATA[0][11213], DATA[0][11212], DATA[0][11231], DATA[0][11230], DATA[0][11249], DATA[0][11248], DATA[0][11267], DATA[0][11266], DATA[0][11285], DATA[0][11284], DATA[0][11303], DATA[0][11302], DATA[0][11321], DATA[0][11320], DATA[0][11339], DATA[0][11338], DATA[0][11357], DATA[0][11356], DATA[0][11375], DATA[0][11374], DATA[0][11393], DATA[0][11392], DATA[0][11411], DATA[0][11410], DATA[0][11429], DATA[0][11428], DATA[0][11447], DATA[0][11446], DATA[0][11465], DATA[0][11464], DATA[0][11483], DATA[0][11482], DATA[0][11501], DATA[0][11500], DATA[0][11519], DATA[0][11518], DATA[0][11537], DATA[0][11536], DATA[0][11555], DATA[0][11554], DATA[0][11573], DATA[0][11572], DATA[0][11591], DATA[0][11590], DATA[0][11609], DATA[0][11608], DATA[0][11627], DATA[0][11626], DATA[0][11645], DATA[0][11644], DATA[0][11663], DATA[0][11662], DATA[0][11681], DATA[0][11680], DATA[0][11699], DATA[0][11698], DATA[0][11717], DATA[0][11716], DATA[0][11735], DATA[0][11734], DATA[0][11753], DATA[0][11752], DATA[0][11771], DATA[0][11770], DATA[0][11789], DATA[0][11788], DATA[0][11807], DATA[0][11806], DATA[0][11825], DATA[0][11824], DATA[0][11843], DATA[0][11842], DATA[0][11861], DATA[0][11860], DATA[0][11879], DATA[0][11878], DATA[0][11897], DATA[0][11896], DATA[0][11915], DATA[0][11914], DATA[0][11933], DATA[0][11932], DATA[0][11951], DATA[0][11950], DATA[0][11969], DATA[0][11968], DATA[0][11987], DATA[0][11986], DATA[0][12005], DATA[0][12004], DATA[0][12023], DATA[0][12022], DATA[0][12041], DATA[0][12040], DATA[0][12059], DATA[0][12058], DATA[0][12077], DATA[0][12076], DATA[0][12095], DATA[0][12094], DATA[0][12113], DATA[0][12112], DATA[0][12131], DATA[0][12130], DATA[0][12149], DATA[0][12148], DATA[0][12167], DATA[0][12166], DATA[0][12185], DATA[0][12184], DATA[0][12203], DATA[0][12202], DATA[0][12221], DATA[0][12220], DATA[0][12239], DATA[0][12238], DATA[0][12257], DATA[0][12256], DATA[0][12275], DATA[0][12274], DATA[0][12293], DATA[0][12292], DATA[0][12311], DATA[0][12310], DATA[0][12329], DATA[0][12328], DATA[0][12347], DATA[0][12346], DATA[0][12365], DATA[0][12364], DATA[0][12383], DATA[0][12382], DATA[0][12401], DATA[0][12400], DATA[0][12419], DATA[0][12418], DATA[0][12437], DATA[0][12436], DATA[0][12455], DATA[0][12454], DATA[0][12473], DATA[0][12472], DATA[0][12491], DATA[0][12490], DATA[0][12509], DATA[0][12508], DATA[0][12527], DATA[0][12526], DATA[0][12545], DATA[0][12544], DATA[0][12563], DATA[0][12562], DATA[0][12581], DATA[0][12580], DATA[0][12599], DATA[0][12598], DATA[0][12617], DATA[0][12616], DATA[0][12635], DATA[0][12634], DATA[0][12653], DATA[0][12652], DATA[0][12671], DATA[0][12670], DATA[0][12689], DATA[0][12688], DATA[0][12707], DATA[0][12706], DATA[0][12725], DATA[0][12724], DATA[0][12743], DATA[0][12742], DATA[0][12761], DATA[0][12760], DATA[0][12779], DATA[0][12778], DATA[0][12797], DATA[0][12796], DATA[0][12815], DATA[0][12814], DATA[0][12833], DATA[0][12832], DATA[0][12851], DATA[0][12850], DATA[0][12869], DATA[0][12868], DATA[0][12887], DATA[0][12886], DATA[0][12905], DATA[0][12904], DATA[0][12923], DATA[0][12922], DATA[0][12941], DATA[0][12940], DATA[0][12959], DATA[0][12958], DATA[0][12977], DATA[0][12976], DATA[0][12995], DATA[0][12994], DATA[0][13013], DATA[0][13012], DATA[0][13031], DATA[0][13030], DATA[0][13049], DATA[0][13048], DATA[0][13067], DATA[0][13066], DATA[0][13085], DATA[0][13084], DATA[0][13103], DATA[0][13102], DATA[0][13121], DATA[0][13120], DATA[0][13139], DATA[0][13138], DATA[0][13157], DATA[0][13156], DATA[0][13175], DATA[0][13174], DATA[0][13193], DATA[0][13192], DATA[0][13211], DATA[0][13210], DATA[0][13229], DATA[0][13228], DATA[0][13247], DATA[0][13246], DATA[0][13265], DATA[0][13264], DATA[0][13283], DATA[0][13282], DATA[0][13301], DATA[0][13300], DATA[0][13319], DATA[0][13318], DATA[0][13337], DATA[0][13336], DATA[0][13355], DATA[0][13354], DATA[0][13373], DATA[0][13372], DATA[0][13391], DATA[0][13390], DATA[0][13409], DATA[0][13408], DATA[0][13427], DATA[0][13426], DATA[0][13445], DATA[0][13444], DATA[0][13463], DATA[0][13462], DATA[0][13481], DATA[0][13480], DATA[0][13499], DATA[0][13498], DATA[0][13517], DATA[0][13516], DATA[0][13535], DATA[0][13534], DATA[0][13553], DATA[0][13552], DATA[0][13571], DATA[0][13570], DATA[0][13589], DATA[0][13588], DATA[0][13607], DATA[0][13606], DATA[0][13625], DATA[0][13624], DATA[0][13643], DATA[0][13642], DATA[0][13661], DATA[0][13660], DATA[0][13679], DATA[0][13678], DATA[0][13697], DATA[0][13696], DATA[0][13715], DATA[0][13714], DATA[0][13733], DATA[0][13732], DATA[0][13751], DATA[0][13750], DATA[0][13769], DATA[0][13768], DATA[0][13787], DATA[0][13786], DATA[0][13805], DATA[0][13804], DATA[0][13823], DATA[0][13822], DATA[0][13841], DATA[0][13840], DATA[0][13859], DATA[0][13858], DATA[0][13877], DATA[0][13876], DATA[0][13895], DATA[0][13894], DATA[0][13913], DATA[0][13912], DATA[0][13931], DATA[0][13930], DATA[0][13949], DATA[0][13948], DATA[0][13967], DATA[0][13966], DATA[0][13985], DATA[0][13984], DATA[0][14003], DATA[0][14002], DATA[0][14021], DATA[0][14020], DATA[0][14039], DATA[0][14038], DATA[0][14057], DATA[0][14056], DATA[0][14075], DATA[0][14074], DATA[0][14093], DATA[0][14092], DATA[0][14111], DATA[0][14110], DATA[0][14129], DATA[0][14128], DATA[0][14147], DATA[0][14146], DATA[0][14165], DATA[0][14164], DATA[0][14183], DATA[0][14182], DATA[0][14201], DATA[0][14200], DATA[0][14219], DATA[0][14218], DATA[0][14237], DATA[0][14236], DATA[0][14255], DATA[0][14254], DATA[0][14273], DATA[0][14272], DATA[0][14291], DATA[0][14290], DATA[0][14309], DATA[0][14308], DATA[0][14327], DATA[0][14326], DATA[0][14345], DATA[0][14344], DATA[0][14363], DATA[0][14362], DATA[0][14381], DATA[0][14380], DATA[0][14399], DATA[0][14398], DATA[0][14417], DATA[0][14416], DATA[0][14435], DATA[0][14434], DATA[0][14453], DATA[0][14452], DATA[0][14471], DATA[0][14470], DATA[0][14489], DATA[0][14488], DATA[0][14507], DATA[0][14506], DATA[0][14525], DATA[0][14524], DATA[0][14543], DATA[0][14542], DATA[0][14561], DATA[0][14560], DATA[0][14579], DATA[0][14578], DATA[0][14597], DATA[0][14596], DATA[0][14615], DATA[0][14614], DATA[0][14633], DATA[0][14632], DATA[0][14651], DATA[0][14650], DATA[0][14669], DATA[0][14668], DATA[0][14687], DATA[0][14686], DATA[0][14705], DATA[0][14704], DATA[0][14723], DATA[0][14722], DATA[0][14741], DATA[0][14740], DATA[0][14759], DATA[0][14758], DATA[0][14777], DATA[0][14776], DATA[0][14795], DATA[0][14794], DATA[0][14813], DATA[0][14812], DATA[0][14831], DATA[0][14830], DATA[0][14849], DATA[0][14848], DATA[0][14867], DATA[0][14866], DATA[0][14885], DATA[0][14884], DATA[0][14903], DATA[0][14902], DATA[0][14921], DATA[0][14920], DATA[0][14939], DATA[0][14938], DATA[0][14957], DATA[0][14956], DATA[0][14975], DATA[0][14974], DATA[0][14993], DATA[0][14992], DATA[0][15011], DATA[0][15010], DATA[0][15029], DATA[0][15028], DATA[0][15047], DATA[0][15046], DATA[0][15065], DATA[0][15064], DATA[0][15083], DATA[0][15082], DATA[0][15101], DATA[0][15100], DATA[0][15119], DATA[0][15118], DATA[0][15137], DATA[0][15136], DATA[0][15155], DATA[0][15154], DATA[0][15173], DATA[0][15172], DATA[0][15191], DATA[0][15190], DATA[0][15209], DATA[0][15208], DATA[0][15227], DATA[0][15226], DATA[0][15245], DATA[0][15244], DATA[0][15263], DATA[0][15262], DATA[0][15281], DATA[0][15280], DATA[0][15299], DATA[0][15298], DATA[0][15317], DATA[0][15316], DATA[0][15335], DATA[0][15334], DATA[0][15353], DATA[0][15352], DATA[0][15371], DATA[0][15370], DATA[0][15389], DATA[0][15388], DATA[0][15407], DATA[0][15406], DATA[0][15425], DATA[0][15424], DATA[0][15443], DATA[0][15442], DATA[0][15461], DATA[0][15460], DATA[0][15479], DATA[0][15478], DATA[0][15497], DATA[0][15496], DATA[0][15515], DATA[0][15514], DATA[0][15533], DATA[0][15532], DATA[0][15551], DATA[0][15550], DATA[0][15569], DATA[0][15568], DATA[0][15587], DATA[0][15586], DATA[0][15605], DATA[0][15604], DATA[0][15623], DATA[0][15622], DATA[0][15641], DATA[0][15640], DATA[0][15659], DATA[0][15658], DATA[0][15677], DATA[0][15676], DATA[0][15695], DATA[0][15694], DATA[0][15713], DATA[0][15712], DATA[0][15731], DATA[0][15730], DATA[0][15749], DATA[0][15748], DATA[0][15767], DATA[0][15766], DATA[0][15785], DATA[0][15784], DATA[0][15803], DATA[0][15802], DATA[0][15821], DATA[0][15820], DATA[0][15839], DATA[0][15838], DATA[0][15857], DATA[0][15856], DATA[0][15875], DATA[0][15874], DATA[0][15893], DATA[0][15892], DATA[0][15911], DATA[0][15910], DATA[0][15929], DATA[0][15928], DATA[0][15947], DATA[0][15946], DATA[0][15965], DATA[0][15964], DATA[0][15983], DATA[0][15982], DATA[0][16001], DATA[0][16000], DATA[0][16019], DATA[0][16018], DATA[0][16037], DATA[0][16036], DATA[0][16055], DATA[0][16054], DATA[0][16073], DATA[0][16072], DATA[0][16091], DATA[0][16090], DATA[0][16109], DATA[0][16108], DATA[0][16127], DATA[0][16126], DATA[0][16145], DATA[0][16144], DATA[0][16163], DATA[0][16162], DATA[0][16181], DATA[0][16180], DATA[0][16199], DATA[0][16198], DATA[0][16217], DATA[0][16216], DATA[0][16235], DATA[0][16234], DATA[0][16253], DATA[0][16252], DATA[0][16271], DATA[0][16270], DATA[0][16289], DATA[0][16288], DATA[0][16307], DATA[0][16306], DATA[0][16325], DATA[0][16324], DATA[0][16343], DATA[0][16342], DATA[0][16361], DATA[0][16360], DATA[0][16379], DATA[0][16378], DATA[0][16397], DATA[0][16396], DATA[0][16415], DATA[0][16414], DATA[0][16433], DATA[0][16432], DATA[0][16451], DATA[0][16450], DATA[0][16469], DATA[0][16468], DATA[0][16487], DATA[0][16486], DATA[0][16505], DATA[0][16504], DATA[0][16523], DATA[0][16522], DATA[0][16541], DATA[0][16540], DATA[0][16559], DATA[0][16558], DATA[0][16577], DATA[0][16576], DATA[0][16595], DATA[0][16594], DATA[0][16613], DATA[0][16612], DATA[0][16631], DATA[0][16630], DATA[0][16649], DATA[0][16648], DATA[0][16667], DATA[0][16666], DATA[0][16685], DATA[0][16684], DATA[0][16703], DATA[0][16702], DATA[0][16721], DATA[0][16720], DATA[0][16739], DATA[0][16738], DATA[0][16757], DATA[0][16756], DATA[0][16775], DATA[0][16774], DATA[0][16793], DATA[0][16792], DATA[0][16811], DATA[0][16810], DATA[0][16829], DATA[0][16828], DATA[0][16847], DATA[0][16846], DATA[0][16865], DATA[0][16864], DATA[0][16883], DATA[0][16882], DATA[0][16901], DATA[0][16900], DATA[0][16919], DATA[0][16918], DATA[0][16937], DATA[0][16936], DATA[0][16955], DATA[0][16954], DATA[0][16973], DATA[0][16972], DATA[0][16991], DATA[0][16990], DATA[0][17009], DATA[0][17008], DATA[0][17027], DATA[0][17026], DATA[0][17045], DATA[0][17044], DATA[0][17063], DATA[0][17062], DATA[0][17081], DATA[0][17080], DATA[0][17099], DATA[0][17098], DATA[0][17117], DATA[0][17116], DATA[0][17135], DATA[0][17134], DATA[0][17153], DATA[0][17152], DATA[0][17171], DATA[0][17170], DATA[0][17189], DATA[0][17188], DATA[0][17207], DATA[0][17206], DATA[0][17225], DATA[0][17224], DATA[0][17243], DATA[0][17242], DATA[0][17261], DATA[0][17260], DATA[0][17279], DATA[0][17278], DATA[0][17297], DATA[0][17296], DATA[0][17315], DATA[0][17314], DATA[0][17333], DATA[0][17332], DATA[0][17351], DATA[0][17350], DATA[0][17369], DATA[0][17368], DATA[0][17387], DATA[0][17386], DATA[0][17405], DATA[0][17404], DATA[0][17423], DATA[0][17422], DATA[0][17441], DATA[0][17440], DATA[0][17459], DATA[0][17458], DATA[0][17477], DATA[0][17476], DATA[0][17495], DATA[0][17494], DATA[0][17513], DATA[0][17512], DATA[0][17531], DATA[0][17530], DATA[0][17549], DATA[0][17548], DATA[0][17567], DATA[0][17566], DATA[0][17585], DATA[0][17584], DATA[0][17603], DATA[0][17602], DATA[0][17621], DATA[0][17620], DATA[0][17639], DATA[0][17638], DATA[0][17657], DATA[0][17656], DATA[0][17675], DATA[0][17674], DATA[0][17693], DATA[0][17692], DATA[0][17711], DATA[0][17710], DATA[0][17729], DATA[0][17728], DATA[0][17747], DATA[0][17746], DATA[0][17765], DATA[0][17764], DATA[0][17783], DATA[0][17782], DATA[0][17801], DATA[0][17800], DATA[0][17819], DATA[0][17818], DATA[0][17837], DATA[0][17836], DATA[0][17855], DATA[0][17854], DATA[0][17873], DATA[0][17872], DATA[0][17891], DATA[0][17890], DATA[0][17909], DATA[0][17908], DATA[0][17927], DATA[0][17926], DATA[0][17945], DATA[0][17944], DATA[0][17963], DATA[0][17962], DATA[0][17981], DATA[0][17980], DATA[0][17999], DATA[0][17998], DATA[0][18017], DATA[0][18016], DATA[0][18035], DATA[0][18034], DATA[0][18053], DATA[0][18052], DATA[0][18071], DATA[0][18070], DATA[0][18089], DATA[0][18088], DATA[0][18107], DATA[0][18106], DATA[0][18125], DATA[0][18124], DATA[0][18143], DATA[0][18142], DATA[0][18161], DATA[0][18160], DATA[0][18179], DATA[0][18178], DATA[0][18197], DATA[0][18196], DATA[0][18215], DATA[0][18214], DATA[0][18233], DATA[0][18232], DATA[0][18251], DATA[0][18250], DATA[0][18269], DATA[0][18268], DATA[0][18287], DATA[0][18286], DATA[0][18305], DATA[0][18304], DATA[0][18323], DATA[0][18322], DATA[0][18341], DATA[0][18340], DATA[0][18359], DATA[0][18358], DATA[0][18377], DATA[0][18376], DATA[0][18395], DATA[0][18394], DATA[0][18413], DATA[0][18412], DATA[0][18431], DATA[0][18430], DATA[0][18449], DATA[0][18448], DATA[0][18467], DATA[0][18466], DATA[0][18485], DATA[0][18484], DATA[0][18503], DATA[0][18502], DATA[0][18521], DATA[0][18520], DATA[0][18539], DATA[0][18538], DATA[0][18557], DATA[0][18556], DATA[0][18575], DATA[0][18574]];
			}

			bel BRAM[1] {
				input CLKA = CELL[2].IMUX_CLK[0];
				input CLKB = CELL[2].IMUX_CLK[1];
				input ENA = CELL[1].IMUX_LOGICIN[25];
				input ENB = CELL[2].IMUX_LOGICIN[34];
				input RSTA = CELL[2].IMUX_SR[0];
				input RSTB = CELL[2].IMUX_SR[1];
				input REGCEA = CELL[2].IMUX_LOGICIN[29];
				input REGCEB = CELL[2].IMUX_LOGICIN[59];
				input ADDRA[0] = CELL[0].IMUX_LOGICIN[31];
				input ADDRA[1] = CELL[0].IMUX_LOGICIN[41];
				input ADDRA[2] = CELL[0].IMUX_LOGICIN[58];
				input ADDRA[3] = CELL[0].IMUX_LOGICIN[1];
				input ADDRA[4] = CELL[0].IMUX_LOGICIN[28];
				input ADDRA[5] = CELL[0].IMUX_LOGICIN[29];
				input ADDRA[6] = CELL[0].IMUX_LOGICIN[59];
				input ADDRA[7] = CELL[0].IMUX_LOGICIN[52];
				input ADDRA[8] = CELL[0].IMUX_LOGICIN[2];
				input ADDRA[9] = CELL[0].IMUX_LOGICIN[14];
				input ADDRA[10] = CELL[0].IMUX_LOGICIN[39];
				input ADDRA[11] = CELL[0].IMUX_LOGICIN[37];
				input ADDRA[12] = CELL[0].IMUX_LOGICIN[8];
				input ADDRB[0] = CELL[3].IMUX_LOGICIN[24];
				input ADDRB[1] = CELL[3].IMUX_LOGICIN[15];
				input ADDRB[2] = CELL[3].IMUX_LOGICIN[7];
				input ADDRB[3] = CELL[3].IMUX_LOGICIN[42];
				input ADDRB[4] = CELL[3].IMUX_LOGICIN[5];
				input ADDRB[5] = CELL[3].IMUX_LOGICIN[36];
				input ADDRB[6] = CELL[3].IMUX_LOGICIN[12];
				input ADDRB[7] = CELL[3].IMUX_LOGICIN[20];
				input ADDRB[8] = CELL[3].IMUX_LOGICIN[16];
				input ADDRB[9] = CELL[3].IMUX_LOGICIN[45];
				input ADDRB[10] = CELL[3].IMUX_LOGICIN[17];
				input ADDRB[11] = CELL[3].IMUX_LOGICIN[34];
				input ADDRB[12] = CELL[3].IMUX_LOGICIN[48];
				input WEA[0] = ^CELL[3].IMUX_LOGICIN[58] @!MAIN[3][23][62];
				input WEA[1] = ^CELL[3].IMUX_LOGICIN[44] @!MAIN[3][23][60];
				input WEB[0] = ^CELL[0].IMUX_LOGICIN[54] @!MAIN[3][23][52];
				input WEB[1] = ^CELL[0].IMUX_LOGICIN[34] @!MAIN[3][23][54];
				input DIA[0] = CELL[2].IMUX_LOGICIN[15];
				input DIA[1] = CELL[2].IMUX_LOGICIN[7];
				input DIA[2] = CELL[2].IMUX_LOGICIN[36];
				input DIA[3] = CELL[2].IMUX_LOGICIN[16];
				input DIA[4] = CELL[2].IMUX_LOGICIN[20];
				input DIA[5] = CELL[2].IMUX_LOGICIN[38];
				input DIA[6] = CELL[2].IMUX_LOGICIN[23];
				input DIA[7] = CELL[2].IMUX_LOGICIN[48];
				input DIA[8] = CELL[2].IMUX_LOGICIN[26];
				input DIA[9] = CELL[2].IMUX_LOGICIN[30];
				input DIA[10] = CELL[2].IMUX_LOGICIN[41];
				input DIA[11] = CELL[2].IMUX_LOGICIN[3];
				input DIA[12] = CELL[2].IMUX_LOGICIN[19];
				input DIA[13] = CELL[2].IMUX_LOGICIN[28];
				input DIA[14] = CELL[2].IMUX_LOGICIN[27];
				input DIA[15] = CELL[2].IMUX_LOGICIN[9];
				input DIB[0] = CELL[3].IMUX_LOGICIN[62];
				input DIB[1] = CELL[3].IMUX_LOGICIN[47];
				input DIB[2] = CELL[3].IMUX_LOGICIN[38];
				input DIB[3] = CELL[3].IMUX_LOGICIN[23];
				input DIB[4] = CELL[3].IMUX_LOGICIN[54];
				input DIB[5] = CELL[3].IMUX_LOGICIN[57];
				input DIB[6] = CELL[3].IMUX_LOGICIN[4];
				input DIB[7] = CELL[3].IMUX_LOGICIN[55];
				input DIB[8] = CELL[3].IMUX_LOGICIN[3];
				input DIB[9] = CELL[3].IMUX_LOGICIN[1];
				input DIB[10] = CELL[3].IMUX_LOGICIN[19];
				input DIB[11] = CELL[3].IMUX_LOGICIN[27];
				input DIB[12] = CELL[3].IMUX_LOGICIN[59];
				input DIB[13] = CELL[3].IMUX_LOGICIN[9];
				input DIB[14] = CELL[3].IMUX_LOGICIN[39];
				input DIB[15] = CELL[3].IMUX_LOGICIN[8];
				input DIPA[0] = CELL[2].IMUX_LOGICIN[44];
				input DIPA[1] = CELL[2].IMUX_LOGICIN[55];
				input DIPB[0] = CELL[3].IMUX_LOGICIN[26];
				input DIPB[1] = CELL[3].IMUX_LOGICIN[41];
				output DOA[0] = CELL[2].OUT_BEL[2];
				output DOA[1] = CELL[2].OUT_BEL[14];
				output DOA[2] = CELL[2].OUT_BEL[0];
				output DOA[3] = CELL[2].OUT_BEL[10];
				output DOA[4] = CELL[2].OUT_BEL[8];
				output DOA[5] = CELL[2].OUT_BEL[18];
				output DOA[6] = CELL[2].OUT_BEL[13];
				output DOA[7] = CELL[2].OUT_BEL[4];
				output DOA[8] = CELL[3].OUT_BEL[7];
				output DOA[9] = CELL[3].OUT_BEL[5];
				output DOA[10] = CELL[3].OUT_BEL[17];
				output DOA[11] = CELL[3].OUT_BEL[15];
				output DOA[12] = CELL[3].OUT_BEL[18];
				output DOA[13] = CELL[3].OUT_BEL[4];
				output DOA[14] = CELL[3].OUT_BEL[16];
				output DOA[15] = CELL[3].OUT_BEL[11];
				output DOB[0] = CELL[2].OUT_BEL[19];
				output DOB[1] = CELL[2].OUT_BEL[12];
				output DOB[2] = CELL[2].OUT_BEL[5];
				output DOB[3] = CELL[2].OUT_BEL[17];
				output DOB[4] = CELL[2].OUT_BEL[1];
				output DOB[5] = CELL[2].OUT_BEL[20];
				output DOB[6] = CELL[2].OUT_BEL[6];
				output DOB[7] = CELL[2].OUT_BEL[16];
				output DOB[8] = CELL[3].OUT_BEL[12];
				output DOB[9] = CELL[3].OUT_BEL[10];
				output DOB[10] = CELL[3].OUT_BEL[22];
				output DOB[11] = CELL[3].OUT_BEL[3];
				output DOB[12] = CELL[3].OUT_BEL[20];
				output DOB[13] = CELL[3].OUT_BEL[6];
				output DOB[14] = CELL[3].OUT_BEL[21];
				output DOB[15] = CELL[3].OUT_BEL[9];
				output DOPA[0] = CELL[2].OUT_BEL[22];
				output DOPA[1] = CELL[3].OUT_BEL[8];
				output DOPB[0] = CELL[2].OUT_BEL[3];
				output DOPB[1] = CELL[3].OUT_BEL[1];
				attribute CLKA_INV @!MAIN[3][23][58];
				attribute CLKB_INV @!MAIN[3][23][56];
				attribute ENA_INV @!MAIN[2][24][32];
				attribute ENB_INV @!MAIN[2][24][31];
				attribute RSTA_INV @MAIN[3][23][59];
				attribute RSTB_INV @!MAIN[3][23][53];
				attribute REGCEA_INV @!MAIN[3][23][61];
				attribute REGCEB_INV @!MAIN[3][23][51];
				attribute COMBINE @MAIN[3][23][49];
				attribute RAM_MODE @[MAIN[3][23][47], MAIN[3][23][48]] {
					SP = 0b00,
					TDP = 0b01,
					SDP = 0b10,
				}
				attribute DATA_WIDTH_A @[MAIN[3][24][51], MAIN[3][24][53], MAIN[3][24][55]] {
					_0 = 0b111,
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute DATA_WIDTH_B @[MAIN[3][24][52], MAIN[3][24][56], MAIN[3][24][54]] {
					_0 = 0b111,
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_MODE_A @[MAIN[3][24][57], MAIN[3][24][59]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WRITE_MODE_B @[MAIN[3][24][58], MAIN[3][24][60]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute DOA_REG @MAIN[3][24][45];
				attribute DOB_REG @MAIN[3][24][46];
				attribute EN_RSTRAM_A @MAIN[3][24][38];
				attribute EN_RSTRAM_B @MAIN[2][24][41];
				attribute RSTTYPE_A @[MAIN[3][24][47]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
				attribute RSTTYPE_B @[MAIN[3][24][48]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
				attribute RST_PRIORITY_A @[MAIN[3][24][49]] {
					SR = 0b0,
					CE = 0b1,
				}
				attribute RST_PRIORITY_B @[MAIN[3][24][50]] {
					SR = 0b0,
					CE = 0b1,
				}
				attribute INIT_A @[MAIN[3][22][36], MAIN[2][22][28], MAIN[3][22][60], MAIN[3][22][54], MAIN[3][22][48], MAIN[3][22][41], MAIN[3][22][30], MAIN[3][22][23], MAIN[3][22][17], MAIN[3][22][12], MAIN[2][22][52], MAIN[2][22][46], MAIN[2][22][40], MAIN[2][22][33], MAIN[2][22][22], MAIN[2][22][15], MAIN[2][22][9], MAIN[2][22][4]];
				attribute INIT_B @[MAIN[3][22][39], MAIN[2][22][31], MAIN[3][22][63], MAIN[3][22][57], MAIN[3][22][51], MAIN[3][22][45], MAIN[3][22][33], MAIN[3][22][26], MAIN[3][22][21], MAIN[3][22][15], MAIN[2][22][54], MAIN[2][22][48], MAIN[2][22][43], MAIN[2][22][37], MAIN[2][22][24], MAIN[2][22][18], MAIN[2][22][12], MAIN[2][22][7]];
				attribute SRVAL_A @[MAIN[3][22][34], MAIN[2][22][26], MAIN[3][22][58], MAIN[3][22][52], MAIN[3][22][46], MAIN[3][22][40], MAIN[3][22][28], MAIN[3][22][22], MAIN[3][22][16], MAIN[3][22][10], MAIN[2][22][50], MAIN[2][22][44], MAIN[2][22][38], MAIN[2][22][32], MAIN[2][22][20], MAIN[2][22][14], MAIN[2][22][8], MAIN[2][22][1]];
				attribute SRVAL_B @[MAIN[3][22][37], MAIN[2][22][29], MAIN[3][22][61], MAIN[3][22][55], MAIN[3][22][49], MAIN[3][22][43], MAIN[3][22][31], MAIN[3][22][24], MAIN[3][22][18], MAIN[3][22][13], MAIN[2][22][53], MAIN[2][22][47], MAIN[2][22][41], MAIN[2][22][34], MAIN[2][22][23], MAIN[2][22][16], MAIN[2][22][10], MAIN[2][22][5]];
				attribute BW_EN_A @MAIN[3][24][62];
				attribute BW_EN_B @MAIN[3][24][61];
				attribute DDEL_A @[MAIN[2][24][39], MAIN[2][24][37], MAIN[2][24][36]];
				attribute DDEL_B @[MAIN[3][24][39], MAIN[3][24][40], MAIN[3][24][41]];
				attribute WDEL_A @[!MAIN[2][24][34], MAIN[2][24][40], MAIN[2][24][35]];
				attribute WDEL_B @[!MAIN[3][24][43], MAIN[3][24][37], MAIN[3][24][42]];
				attribute EN_WEAK_WRITE_A @MAIN[3][23][55];
				attribute EN_WEAK_WRITE_B @MAIN[3][23][46];
				attribute WEAK_WRITE_VAL_A @[MAIN[3][23][50]];
				attribute WEAK_WRITE_VAL_B @[MAIN[3][23][45]];
				attribute DATA @[DATA[0][159], DATA[0][158], DATA[0][157], DATA[0][156], DATA[0][155], DATA[0][154], DATA[0][153], DATA[0][152], DATA[0][151], DATA[0][150], DATA[0][149], DATA[0][148], DATA[0][147], DATA[0][146], DATA[0][145], DATA[0][144], DATA[0][177], DATA[0][176], DATA[0][175], DATA[0][174], DATA[0][173], DATA[0][172], DATA[0][171], DATA[0][170], DATA[0][169], DATA[0][168], DATA[0][167], DATA[0][166], DATA[0][165], DATA[0][164], DATA[0][163], DATA[0][162], DATA[0][195], DATA[0][194], DATA[0][193], DATA[0][192], DATA[0][191], DATA[0][190], DATA[0][189], DATA[0][188], DATA[0][187], DATA[0][186], DATA[0][185], DATA[0][184], DATA[0][183], DATA[0][182], DATA[0][181], DATA[0][180], DATA[0][213], DATA[0][212], DATA[0][211], DATA[0][210], DATA[0][209], DATA[0][208], DATA[0][207], DATA[0][206], DATA[0][205], DATA[0][204], DATA[0][203], DATA[0][202], DATA[0][201], DATA[0][200], DATA[0][199], DATA[0][198], DATA[0][231], DATA[0][230], DATA[0][229], DATA[0][228], DATA[0][227], DATA[0][226], DATA[0][225], DATA[0][224], DATA[0][223], DATA[0][222], DATA[0][221], DATA[0][220], DATA[0][219], DATA[0][218], DATA[0][217], DATA[0][216], DATA[0][249], DATA[0][248], DATA[0][247], DATA[0][246], DATA[0][245], DATA[0][244], DATA[0][243], DATA[0][242], DATA[0][241], DATA[0][240], DATA[0][239], DATA[0][238], DATA[0][237], DATA[0][236], DATA[0][235], DATA[0][234], DATA[0][267], DATA[0][266], DATA[0][265], DATA[0][264], DATA[0][263], DATA[0][262], DATA[0][261], DATA[0][260], DATA[0][259], DATA[0][258], DATA[0][257], DATA[0][256], DATA[0][255], DATA[0][254], DATA[0][253], DATA[0][252], DATA[0][285], DATA[0][284], DATA[0][283], DATA[0][282], DATA[0][281], DATA[0][280], DATA[0][279], DATA[0][278], DATA[0][277], DATA[0][276], DATA[0][275], DATA[0][274], DATA[0][273], DATA[0][272], DATA[0][271], DATA[0][270], DATA[0][303], DATA[0][302], DATA[0][301], DATA[0][300], DATA[0][299], DATA[0][298], DATA[0][297], DATA[0][296], DATA[0][295], DATA[0][294], DATA[0][293], DATA[0][292], DATA[0][291], DATA[0][290], DATA[0][289], DATA[0][288], DATA[0][321], DATA[0][320], DATA[0][319], DATA[0][318], DATA[0][317], DATA[0][316], DATA[0][315], DATA[0][314], DATA[0][313], DATA[0][312], DATA[0][311], DATA[0][310], DATA[0][309], DATA[0][308], DATA[0][307], DATA[0][306], DATA[0][339], DATA[0][338], DATA[0][337], DATA[0][336], DATA[0][335], DATA[0][334], DATA[0][333], DATA[0][332], DATA[0][331], DATA[0][330], DATA[0][329], DATA[0][328], DATA[0][327], DATA[0][326], DATA[0][325], DATA[0][324], DATA[0][357], DATA[0][356], DATA[0][355], DATA[0][354], DATA[0][353], DATA[0][352], DATA[0][351], DATA[0][350], DATA[0][349], DATA[0][348], DATA[0][347], DATA[0][346], DATA[0][345], DATA[0][344], DATA[0][343], DATA[0][342], DATA[0][375], DATA[0][374], DATA[0][373], DATA[0][372], DATA[0][371], DATA[0][370], DATA[0][369], DATA[0][368], DATA[0][367], DATA[0][366], DATA[0][365], DATA[0][364], DATA[0][363], DATA[0][362], DATA[0][361], DATA[0][360], DATA[0][393], DATA[0][392], DATA[0][391], DATA[0][390], DATA[0][389], DATA[0][388], DATA[0][387], DATA[0][386], DATA[0][385], DATA[0][384], DATA[0][383], DATA[0][382], DATA[0][381], DATA[0][380], DATA[0][379], DATA[0][378], DATA[0][411], DATA[0][410], DATA[0][409], DATA[0][408], DATA[0][407], DATA[0][406], DATA[0][405], DATA[0][404], DATA[0][403], DATA[0][402], DATA[0][401], DATA[0][400], DATA[0][399], DATA[0][398], DATA[0][397], DATA[0][396], DATA[0][429], DATA[0][428], DATA[0][427], DATA[0][426], DATA[0][425], DATA[0][424], DATA[0][423], DATA[0][422], DATA[0][421], DATA[0][420], DATA[0][419], DATA[0][418], DATA[0][417], DATA[0][416], DATA[0][415], DATA[0][414], DATA[0][447], DATA[0][446], DATA[0][445], DATA[0][444], DATA[0][443], DATA[0][442], DATA[0][441], DATA[0][440], DATA[0][439], DATA[0][438], DATA[0][437], DATA[0][436], DATA[0][435], DATA[0][434], DATA[0][433], DATA[0][432], DATA[0][465], DATA[0][464], DATA[0][463], DATA[0][462], DATA[0][461], DATA[0][460], DATA[0][459], DATA[0][458], DATA[0][457], DATA[0][456], DATA[0][455], DATA[0][454], DATA[0][453], DATA[0][452], DATA[0][451], DATA[0][450], DATA[0][483], DATA[0][482], DATA[0][481], DATA[0][480], DATA[0][479], DATA[0][478], DATA[0][477], DATA[0][476], DATA[0][475], DATA[0][474], DATA[0][473], DATA[0][472], DATA[0][471], DATA[0][470], DATA[0][469], DATA[0][468], DATA[0][501], DATA[0][500], DATA[0][499], DATA[0][498], DATA[0][497], DATA[0][496], DATA[0][495], DATA[0][494], DATA[0][493], DATA[0][492], DATA[0][491], DATA[0][490], DATA[0][489], DATA[0][488], DATA[0][487], DATA[0][486], DATA[0][519], DATA[0][518], DATA[0][517], DATA[0][516], DATA[0][515], DATA[0][514], DATA[0][513], DATA[0][512], DATA[0][511], DATA[0][510], DATA[0][509], DATA[0][508], DATA[0][507], DATA[0][506], DATA[0][505], DATA[0][504], DATA[0][537], DATA[0][536], DATA[0][535], DATA[0][534], DATA[0][533], DATA[0][532], DATA[0][531], DATA[0][530], DATA[0][529], DATA[0][528], DATA[0][527], DATA[0][526], DATA[0][525], DATA[0][524], DATA[0][523], DATA[0][522], DATA[0][555], DATA[0][554], DATA[0][553], DATA[0][552], DATA[0][551], DATA[0][550], DATA[0][549], DATA[0][548], DATA[0][547], DATA[0][546], DATA[0][545], DATA[0][544], DATA[0][543], DATA[0][542], DATA[0][541], DATA[0][540], DATA[0][573], DATA[0][572], DATA[0][571], DATA[0][570], DATA[0][569], DATA[0][568], DATA[0][567], DATA[0][566], DATA[0][565], DATA[0][564], DATA[0][563], DATA[0][562], DATA[0][561], DATA[0][560], DATA[0][559], DATA[0][558], DATA[0][591], DATA[0][590], DATA[0][589], DATA[0][588], DATA[0][587], DATA[0][586], DATA[0][585], DATA[0][584], DATA[0][583], DATA[0][582], DATA[0][581], DATA[0][580], DATA[0][579], DATA[0][578], DATA[0][577], DATA[0][576], DATA[0][609], DATA[0][608], DATA[0][607], DATA[0][606], DATA[0][605], DATA[0][604], DATA[0][603], DATA[0][602], DATA[0][601], DATA[0][600], DATA[0][599], DATA[0][598], DATA[0][597], DATA[0][596], DATA[0][595], DATA[0][594], DATA[0][627], DATA[0][626], DATA[0][625], DATA[0][624], DATA[0][623], DATA[0][622], DATA[0][621], DATA[0][620], DATA[0][619], DATA[0][618], DATA[0][617], DATA[0][616], DATA[0][615], DATA[0][614], DATA[0][613], DATA[0][612], DATA[0][645], DATA[0][644], DATA[0][643], DATA[0][642], DATA[0][641], DATA[0][640], DATA[0][639], DATA[0][638], DATA[0][637], DATA[0][636], DATA[0][635], DATA[0][634], DATA[0][633], DATA[0][632], DATA[0][631], DATA[0][630], DATA[0][663], DATA[0][662], DATA[0][661], DATA[0][660], DATA[0][659], DATA[0][658], DATA[0][657], DATA[0][656], DATA[0][655], DATA[0][654], DATA[0][653], DATA[0][652], DATA[0][651], DATA[0][650], DATA[0][649], DATA[0][648], DATA[0][681], DATA[0][680], DATA[0][679], DATA[0][678], DATA[0][677], DATA[0][676], DATA[0][675], DATA[0][674], DATA[0][673], DATA[0][672], DATA[0][671], DATA[0][670], DATA[0][669], DATA[0][668], DATA[0][667], DATA[0][666], DATA[0][699], DATA[0][698], DATA[0][697], DATA[0][696], DATA[0][695], DATA[0][694], DATA[0][693], DATA[0][692], DATA[0][691], DATA[0][690], DATA[0][689], DATA[0][688], DATA[0][687], DATA[0][686], DATA[0][685], DATA[0][684], DATA[0][717], DATA[0][716], DATA[0][715], DATA[0][714], DATA[0][713], DATA[0][712], DATA[0][711], DATA[0][710], DATA[0][709], DATA[0][708], DATA[0][707], DATA[0][706], DATA[0][705], DATA[0][704], DATA[0][703], DATA[0][702], DATA[0][735], DATA[0][734], DATA[0][733], DATA[0][732], DATA[0][731], DATA[0][730], DATA[0][729], DATA[0][728], DATA[0][727], DATA[0][726], DATA[0][725], DATA[0][724], DATA[0][723], DATA[0][722], DATA[0][721], DATA[0][720], DATA[0][753], DATA[0][752], DATA[0][751], DATA[0][750], DATA[0][749], DATA[0][748], DATA[0][747], DATA[0][746], DATA[0][745], DATA[0][744], DATA[0][743], DATA[0][742], DATA[0][741], DATA[0][740], DATA[0][739], DATA[0][738], DATA[0][771], DATA[0][770], DATA[0][769], DATA[0][768], DATA[0][767], DATA[0][766], DATA[0][765], DATA[0][764], DATA[0][763], DATA[0][762], DATA[0][761], DATA[0][760], DATA[0][759], DATA[0][758], DATA[0][757], DATA[0][756], DATA[0][789], DATA[0][788], DATA[0][787], DATA[0][786], DATA[0][785], DATA[0][784], DATA[0][783], DATA[0][782], DATA[0][781], DATA[0][780], DATA[0][779], DATA[0][778], DATA[0][777], DATA[0][776], DATA[0][775], DATA[0][774], DATA[0][807], DATA[0][806], DATA[0][805], DATA[0][804], DATA[0][803], DATA[0][802], DATA[0][801], DATA[0][800], DATA[0][799], DATA[0][798], DATA[0][797], DATA[0][796], DATA[0][795], DATA[0][794], DATA[0][793], DATA[0][792], DATA[0][825], DATA[0][824], DATA[0][823], DATA[0][822], DATA[0][821], DATA[0][820], DATA[0][819], DATA[0][818], DATA[0][817], DATA[0][816], DATA[0][815], DATA[0][814], DATA[0][813], DATA[0][812], DATA[0][811], DATA[0][810], DATA[0][843], DATA[0][842], DATA[0][841], DATA[0][840], DATA[0][839], DATA[0][838], DATA[0][837], DATA[0][836], DATA[0][835], DATA[0][834], DATA[0][833], DATA[0][832], DATA[0][831], DATA[0][830], DATA[0][829], DATA[0][828], DATA[0][861], DATA[0][860], DATA[0][859], DATA[0][858], DATA[0][857], DATA[0][856], DATA[0][855], DATA[0][854], DATA[0][853], DATA[0][852], DATA[0][851], DATA[0][850], DATA[0][849], DATA[0][848], DATA[0][847], DATA[0][846], DATA[0][879], DATA[0][878], DATA[0][877], DATA[0][876], DATA[0][875], DATA[0][874], DATA[0][873], DATA[0][872], DATA[0][871], DATA[0][870], DATA[0][869], DATA[0][868], DATA[0][867], DATA[0][866], DATA[0][865], DATA[0][864], DATA[0][897], DATA[0][896], DATA[0][895], DATA[0][894], DATA[0][893], DATA[0][892], DATA[0][891], DATA[0][890], DATA[0][889], DATA[0][888], DATA[0][887], DATA[0][886], DATA[0][885], DATA[0][884], DATA[0][883], DATA[0][882], DATA[0][915], DATA[0][914], DATA[0][913], DATA[0][912], DATA[0][911], DATA[0][910], DATA[0][909], DATA[0][908], DATA[0][907], DATA[0][906], DATA[0][905], DATA[0][904], DATA[0][903], DATA[0][902], DATA[0][901], DATA[0][900], DATA[0][933], DATA[0][932], DATA[0][931], DATA[0][930], DATA[0][929], DATA[0][928], DATA[0][927], DATA[0][926], DATA[0][925], DATA[0][924], DATA[0][923], DATA[0][922], DATA[0][921], DATA[0][920], DATA[0][919], DATA[0][918], DATA[0][951], DATA[0][950], DATA[0][949], DATA[0][948], DATA[0][947], DATA[0][946], DATA[0][945], DATA[0][944], DATA[0][943], DATA[0][942], DATA[0][941], DATA[0][940], DATA[0][939], DATA[0][938], DATA[0][937], DATA[0][936], DATA[0][969], DATA[0][968], DATA[0][967], DATA[0][966], DATA[0][965], DATA[0][964], DATA[0][963], DATA[0][962], DATA[0][961], DATA[0][960], DATA[0][959], DATA[0][958], DATA[0][957], DATA[0][956], DATA[0][955], DATA[0][954], DATA[0][987], DATA[0][986], DATA[0][985], DATA[0][984], DATA[0][983], DATA[0][982], DATA[0][981], DATA[0][980], DATA[0][979], DATA[0][978], DATA[0][977], DATA[0][976], DATA[0][975], DATA[0][974], DATA[0][973], DATA[0][972], DATA[0][1005], DATA[0][1004], DATA[0][1003], DATA[0][1002], DATA[0][1001], DATA[0][1000], DATA[0][999], DATA[0][998], DATA[0][997], DATA[0][996], DATA[0][995], DATA[0][994], DATA[0][993], DATA[0][992], DATA[0][991], DATA[0][990], DATA[0][1023], DATA[0][1022], DATA[0][1021], DATA[0][1020], DATA[0][1019], DATA[0][1018], DATA[0][1017], DATA[0][1016], DATA[0][1015], DATA[0][1014], DATA[0][1013], DATA[0][1012], DATA[0][1011], DATA[0][1010], DATA[0][1009], DATA[0][1008], DATA[0][1041], DATA[0][1040], DATA[0][1039], DATA[0][1038], DATA[0][1037], DATA[0][1036], DATA[0][1035], DATA[0][1034], DATA[0][1033], DATA[0][1032], DATA[0][1031], DATA[0][1030], DATA[0][1029], DATA[0][1028], DATA[0][1027], DATA[0][1026], DATA[0][1059], DATA[0][1058], DATA[0][1057], DATA[0][1056], DATA[0][1055], DATA[0][1054], DATA[0][1053], DATA[0][1052], DATA[0][1051], DATA[0][1050], DATA[0][1049], DATA[0][1048], DATA[0][1047], DATA[0][1046], DATA[0][1045], DATA[0][1044], DATA[0][1077], DATA[0][1076], DATA[0][1075], DATA[0][1074], DATA[0][1073], DATA[0][1072], DATA[0][1071], DATA[0][1070], DATA[0][1069], DATA[0][1068], DATA[0][1067], DATA[0][1066], DATA[0][1065], DATA[0][1064], DATA[0][1063], DATA[0][1062], DATA[0][1095], DATA[0][1094], DATA[0][1093], DATA[0][1092], DATA[0][1091], DATA[0][1090], DATA[0][1089], DATA[0][1088], DATA[0][1087], DATA[0][1086], DATA[0][1085], DATA[0][1084], DATA[0][1083], DATA[0][1082], DATA[0][1081], DATA[0][1080], DATA[0][1113], DATA[0][1112], DATA[0][1111], DATA[0][1110], DATA[0][1109], DATA[0][1108], DATA[0][1107], DATA[0][1106], DATA[0][1105], DATA[0][1104], DATA[0][1103], DATA[0][1102], DATA[0][1101], DATA[0][1100], DATA[0][1099], DATA[0][1098], DATA[0][1131], DATA[0][1130], DATA[0][1129], DATA[0][1128], DATA[0][1127], DATA[0][1126], DATA[0][1125], DATA[0][1124], DATA[0][1123], DATA[0][1122], DATA[0][1121], DATA[0][1120], DATA[0][1119], DATA[0][1118], DATA[0][1117], DATA[0][1116], DATA[0][1149], DATA[0][1148], DATA[0][1147], DATA[0][1146], DATA[0][1145], DATA[0][1144], DATA[0][1143], DATA[0][1142], DATA[0][1141], DATA[0][1140], DATA[0][1139], DATA[0][1138], DATA[0][1137], DATA[0][1136], DATA[0][1135], DATA[0][1134], DATA[0][1167], DATA[0][1166], DATA[0][1165], DATA[0][1164], DATA[0][1163], DATA[0][1162], DATA[0][1161], DATA[0][1160], DATA[0][1159], DATA[0][1158], DATA[0][1157], DATA[0][1156], DATA[0][1155], DATA[0][1154], DATA[0][1153], DATA[0][1152], DATA[0][1185], DATA[0][1184], DATA[0][1183], DATA[0][1182], DATA[0][1181], DATA[0][1180], DATA[0][1179], DATA[0][1178], DATA[0][1177], DATA[0][1176], DATA[0][1175], DATA[0][1174], DATA[0][1173], DATA[0][1172], DATA[0][1171], DATA[0][1170], DATA[0][1203], DATA[0][1202], DATA[0][1201], DATA[0][1200], DATA[0][1199], DATA[0][1198], DATA[0][1197], DATA[0][1196], DATA[0][1195], DATA[0][1194], DATA[0][1193], DATA[0][1192], DATA[0][1191], DATA[0][1190], DATA[0][1189], DATA[0][1188], DATA[0][1221], DATA[0][1220], DATA[0][1219], DATA[0][1218], DATA[0][1217], DATA[0][1216], DATA[0][1215], DATA[0][1214], DATA[0][1213], DATA[0][1212], DATA[0][1211], DATA[0][1210], DATA[0][1209], DATA[0][1208], DATA[0][1207], DATA[0][1206], DATA[0][1239], DATA[0][1238], DATA[0][1237], DATA[0][1236], DATA[0][1235], DATA[0][1234], DATA[0][1233], DATA[0][1232], DATA[0][1231], DATA[0][1230], DATA[0][1229], DATA[0][1228], DATA[0][1227], DATA[0][1226], DATA[0][1225], DATA[0][1224], DATA[0][1257], DATA[0][1256], DATA[0][1255], DATA[0][1254], DATA[0][1253], DATA[0][1252], DATA[0][1251], DATA[0][1250], DATA[0][1249], DATA[0][1248], DATA[0][1247], DATA[0][1246], DATA[0][1245], DATA[0][1244], DATA[0][1243], DATA[0][1242], DATA[0][1275], DATA[0][1274], DATA[0][1273], DATA[0][1272], DATA[0][1271], DATA[0][1270], DATA[0][1269], DATA[0][1268], DATA[0][1267], DATA[0][1266], DATA[0][1265], DATA[0][1264], DATA[0][1263], DATA[0][1262], DATA[0][1261], DATA[0][1260], DATA[0][1293], DATA[0][1292], DATA[0][1291], DATA[0][1290], DATA[0][1289], DATA[0][1288], DATA[0][1287], DATA[0][1286], DATA[0][1285], DATA[0][1284], DATA[0][1283], DATA[0][1282], DATA[0][1281], DATA[0][1280], DATA[0][1279], DATA[0][1278], DATA[0][1311], DATA[0][1310], DATA[0][1309], DATA[0][1308], DATA[0][1307], DATA[0][1306], DATA[0][1305], DATA[0][1304], DATA[0][1303], DATA[0][1302], DATA[0][1301], DATA[0][1300], DATA[0][1299], DATA[0][1298], DATA[0][1297], DATA[0][1296], DATA[0][1329], DATA[0][1328], DATA[0][1327], DATA[0][1326], DATA[0][1325], DATA[0][1324], DATA[0][1323], DATA[0][1322], DATA[0][1321], DATA[0][1320], DATA[0][1319], DATA[0][1318], DATA[0][1317], DATA[0][1316], DATA[0][1315], DATA[0][1314], DATA[0][1347], DATA[0][1346], DATA[0][1345], DATA[0][1344], DATA[0][1343], DATA[0][1342], DATA[0][1341], DATA[0][1340], DATA[0][1339], DATA[0][1338], DATA[0][1337], DATA[0][1336], DATA[0][1335], DATA[0][1334], DATA[0][1333], DATA[0][1332], DATA[0][1365], DATA[0][1364], DATA[0][1363], DATA[0][1362], DATA[0][1361], DATA[0][1360], DATA[0][1359], DATA[0][1358], DATA[0][1357], DATA[0][1356], DATA[0][1355], DATA[0][1354], DATA[0][1353], DATA[0][1352], DATA[0][1351], DATA[0][1350], DATA[0][1383], DATA[0][1382], DATA[0][1381], DATA[0][1380], DATA[0][1379], DATA[0][1378], DATA[0][1377], DATA[0][1376], DATA[0][1375], DATA[0][1374], DATA[0][1373], DATA[0][1372], DATA[0][1371], DATA[0][1370], DATA[0][1369], DATA[0][1368], DATA[0][1401], DATA[0][1400], DATA[0][1399], DATA[0][1398], DATA[0][1397], DATA[0][1396], DATA[0][1395], DATA[0][1394], DATA[0][1393], DATA[0][1392], DATA[0][1391], DATA[0][1390], DATA[0][1389], DATA[0][1388], DATA[0][1387], DATA[0][1386], DATA[0][1419], DATA[0][1418], DATA[0][1417], DATA[0][1416], DATA[0][1415], DATA[0][1414], DATA[0][1413], DATA[0][1412], DATA[0][1411], DATA[0][1410], DATA[0][1409], DATA[0][1408], DATA[0][1407], DATA[0][1406], DATA[0][1405], DATA[0][1404], DATA[0][1437], DATA[0][1436], DATA[0][1435], DATA[0][1434], DATA[0][1433], DATA[0][1432], DATA[0][1431], DATA[0][1430], DATA[0][1429], DATA[0][1428], DATA[0][1427], DATA[0][1426], DATA[0][1425], DATA[0][1424], DATA[0][1423], DATA[0][1422], DATA[0][1455], DATA[0][1454], DATA[0][1453], DATA[0][1452], DATA[0][1451], DATA[0][1450], DATA[0][1449], DATA[0][1448], DATA[0][1447], DATA[0][1446], DATA[0][1445], DATA[0][1444], DATA[0][1443], DATA[0][1442], DATA[0][1441], DATA[0][1440], DATA[0][1473], DATA[0][1472], DATA[0][1471], DATA[0][1470], DATA[0][1469], DATA[0][1468], DATA[0][1467], DATA[0][1466], DATA[0][1465], DATA[0][1464], DATA[0][1463], DATA[0][1462], DATA[0][1461], DATA[0][1460], DATA[0][1459], DATA[0][1458], DATA[0][1491], DATA[0][1490], DATA[0][1489], DATA[0][1488], DATA[0][1487], DATA[0][1486], DATA[0][1485], DATA[0][1484], DATA[0][1483], DATA[0][1482], DATA[0][1481], DATA[0][1480], DATA[0][1479], DATA[0][1478], DATA[0][1477], DATA[0][1476], DATA[0][1509], DATA[0][1508], DATA[0][1507], DATA[0][1506], DATA[0][1505], DATA[0][1504], DATA[0][1503], DATA[0][1502], DATA[0][1501], DATA[0][1500], DATA[0][1499], DATA[0][1498], DATA[0][1497], DATA[0][1496], DATA[0][1495], DATA[0][1494], DATA[0][1527], DATA[0][1526], DATA[0][1525], DATA[0][1524], DATA[0][1523], DATA[0][1522], DATA[0][1521], DATA[0][1520], DATA[0][1519], DATA[0][1518], DATA[0][1517], DATA[0][1516], DATA[0][1515], DATA[0][1514], DATA[0][1513], DATA[0][1512], DATA[0][1545], DATA[0][1544], DATA[0][1543], DATA[0][1542], DATA[0][1541], DATA[0][1540], DATA[0][1539], DATA[0][1538], DATA[0][1537], DATA[0][1536], DATA[0][1535], DATA[0][1534], DATA[0][1533], DATA[0][1532], DATA[0][1531], DATA[0][1530], DATA[0][1563], DATA[0][1562], DATA[0][1561], DATA[0][1560], DATA[0][1559], DATA[0][1558], DATA[0][1557], DATA[0][1556], DATA[0][1555], DATA[0][1554], DATA[0][1553], DATA[0][1552], DATA[0][1551], DATA[0][1550], DATA[0][1549], DATA[0][1548], DATA[0][1581], DATA[0][1580], DATA[0][1579], DATA[0][1578], DATA[0][1577], DATA[0][1576], DATA[0][1575], DATA[0][1574], DATA[0][1573], DATA[0][1572], DATA[0][1571], DATA[0][1570], DATA[0][1569], DATA[0][1568], DATA[0][1567], DATA[0][1566], DATA[0][1599], DATA[0][1598], DATA[0][1597], DATA[0][1596], DATA[0][1595], DATA[0][1594], DATA[0][1593], DATA[0][1592], DATA[0][1591], DATA[0][1590], DATA[0][1589], DATA[0][1588], DATA[0][1587], DATA[0][1586], DATA[0][1585], DATA[0][1584], DATA[0][1617], DATA[0][1616], DATA[0][1615], DATA[0][1614], DATA[0][1613], DATA[0][1612], DATA[0][1611], DATA[0][1610], DATA[0][1609], DATA[0][1608], DATA[0][1607], DATA[0][1606], DATA[0][1605], DATA[0][1604], DATA[0][1603], DATA[0][1602], DATA[0][1635], DATA[0][1634], DATA[0][1633], DATA[0][1632], DATA[0][1631], DATA[0][1630], DATA[0][1629], DATA[0][1628], DATA[0][1627], DATA[0][1626], DATA[0][1625], DATA[0][1624], DATA[0][1623], DATA[0][1622], DATA[0][1621], DATA[0][1620], DATA[0][1653], DATA[0][1652], DATA[0][1651], DATA[0][1650], DATA[0][1649], DATA[0][1648], DATA[0][1647], DATA[0][1646], DATA[0][1645], DATA[0][1644], DATA[0][1643], DATA[0][1642], DATA[0][1641], DATA[0][1640], DATA[0][1639], DATA[0][1638], DATA[0][1671], DATA[0][1670], DATA[0][1669], DATA[0][1668], DATA[0][1667], DATA[0][1666], DATA[0][1665], DATA[0][1664], DATA[0][1663], DATA[0][1662], DATA[0][1661], DATA[0][1660], DATA[0][1659], DATA[0][1658], DATA[0][1657], DATA[0][1656], DATA[0][1689], DATA[0][1688], DATA[0][1687], DATA[0][1686], DATA[0][1685], DATA[0][1684], DATA[0][1683], DATA[0][1682], DATA[0][1681], DATA[0][1680], DATA[0][1679], DATA[0][1678], DATA[0][1677], DATA[0][1676], DATA[0][1675], DATA[0][1674], DATA[0][1707], DATA[0][1706], DATA[0][1705], DATA[0][1704], DATA[0][1703], DATA[0][1702], DATA[0][1701], DATA[0][1700], DATA[0][1699], DATA[0][1698], DATA[0][1697], DATA[0][1696], DATA[0][1695], DATA[0][1694], DATA[0][1693], DATA[0][1692], DATA[0][1725], DATA[0][1724], DATA[0][1723], DATA[0][1722], DATA[0][1721], DATA[0][1720], DATA[0][1719], DATA[0][1718], DATA[0][1717], DATA[0][1716], DATA[0][1715], DATA[0][1714], DATA[0][1713], DATA[0][1712], DATA[0][1711], DATA[0][1710], DATA[0][1743], DATA[0][1742], DATA[0][1741], DATA[0][1740], DATA[0][1739], DATA[0][1738], DATA[0][1737], DATA[0][1736], DATA[0][1735], DATA[0][1734], DATA[0][1733], DATA[0][1732], DATA[0][1731], DATA[0][1730], DATA[0][1729], DATA[0][1728], DATA[0][1761], DATA[0][1760], DATA[0][1759], DATA[0][1758], DATA[0][1757], DATA[0][1756], DATA[0][1755], DATA[0][1754], DATA[0][1753], DATA[0][1752], DATA[0][1751], DATA[0][1750], DATA[0][1749], DATA[0][1748], DATA[0][1747], DATA[0][1746], DATA[0][1779], DATA[0][1778], DATA[0][1777], DATA[0][1776], DATA[0][1775], DATA[0][1774], DATA[0][1773], DATA[0][1772], DATA[0][1771], DATA[0][1770], DATA[0][1769], DATA[0][1768], DATA[0][1767], DATA[0][1766], DATA[0][1765], DATA[0][1764], DATA[0][1797], DATA[0][1796], DATA[0][1795], DATA[0][1794], DATA[0][1793], DATA[0][1792], DATA[0][1791], DATA[0][1790], DATA[0][1789], DATA[0][1788], DATA[0][1787], DATA[0][1786], DATA[0][1785], DATA[0][1784], DATA[0][1783], DATA[0][1782], DATA[0][1815], DATA[0][1814], DATA[0][1813], DATA[0][1812], DATA[0][1811], DATA[0][1810], DATA[0][1809], DATA[0][1808], DATA[0][1807], DATA[0][1806], DATA[0][1805], DATA[0][1804], DATA[0][1803], DATA[0][1802], DATA[0][1801], DATA[0][1800], DATA[0][1833], DATA[0][1832], DATA[0][1831], DATA[0][1830], DATA[0][1829], DATA[0][1828], DATA[0][1827], DATA[0][1826], DATA[0][1825], DATA[0][1824], DATA[0][1823], DATA[0][1822], DATA[0][1821], DATA[0][1820], DATA[0][1819], DATA[0][1818], DATA[0][1851], DATA[0][1850], DATA[0][1849], DATA[0][1848], DATA[0][1847], DATA[0][1846], DATA[0][1845], DATA[0][1844], DATA[0][1843], DATA[0][1842], DATA[0][1841], DATA[0][1840], DATA[0][1839], DATA[0][1838], DATA[0][1837], DATA[0][1836], DATA[0][1869], DATA[0][1868], DATA[0][1867], DATA[0][1866], DATA[0][1865], DATA[0][1864], DATA[0][1863], DATA[0][1862], DATA[0][1861], DATA[0][1860], DATA[0][1859], DATA[0][1858], DATA[0][1857], DATA[0][1856], DATA[0][1855], DATA[0][1854], DATA[0][1887], DATA[0][1886], DATA[0][1885], DATA[0][1884], DATA[0][1883], DATA[0][1882], DATA[0][1881], DATA[0][1880], DATA[0][1879], DATA[0][1878], DATA[0][1877], DATA[0][1876], DATA[0][1875], DATA[0][1874], DATA[0][1873], DATA[0][1872], DATA[0][1905], DATA[0][1904], DATA[0][1903], DATA[0][1902], DATA[0][1901], DATA[0][1900], DATA[0][1899], DATA[0][1898], DATA[0][1897], DATA[0][1896], DATA[0][1895], DATA[0][1894], DATA[0][1893], DATA[0][1892], DATA[0][1891], DATA[0][1890], DATA[0][1923], DATA[0][1922], DATA[0][1921], DATA[0][1920], DATA[0][1919], DATA[0][1918], DATA[0][1917], DATA[0][1916], DATA[0][1915], DATA[0][1914], DATA[0][1913], DATA[0][1912], DATA[0][1911], DATA[0][1910], DATA[0][1909], DATA[0][1908], DATA[0][1941], DATA[0][1940], DATA[0][1939], DATA[0][1938], DATA[0][1937], DATA[0][1936], DATA[0][1935], DATA[0][1934], DATA[0][1933], DATA[0][1932], DATA[0][1931], DATA[0][1930], DATA[0][1929], DATA[0][1928], DATA[0][1927], DATA[0][1926], DATA[0][1959], DATA[0][1958], DATA[0][1957], DATA[0][1956], DATA[0][1955], DATA[0][1954], DATA[0][1953], DATA[0][1952], DATA[0][1951], DATA[0][1950], DATA[0][1949], DATA[0][1948], DATA[0][1947], DATA[0][1946], DATA[0][1945], DATA[0][1944], DATA[0][1977], DATA[0][1976], DATA[0][1975], DATA[0][1974], DATA[0][1973], DATA[0][1972], DATA[0][1971], DATA[0][1970], DATA[0][1969], DATA[0][1968], DATA[0][1967], DATA[0][1966], DATA[0][1965], DATA[0][1964], DATA[0][1963], DATA[0][1962], DATA[0][1995], DATA[0][1994], DATA[0][1993], DATA[0][1992], DATA[0][1991], DATA[0][1990], DATA[0][1989], DATA[0][1988], DATA[0][1987], DATA[0][1986], DATA[0][1985], DATA[0][1984], DATA[0][1983], DATA[0][1982], DATA[0][1981], DATA[0][1980], DATA[0][2013], DATA[0][2012], DATA[0][2011], DATA[0][2010], DATA[0][2009], DATA[0][2008], DATA[0][2007], DATA[0][2006], DATA[0][2005], DATA[0][2004], DATA[0][2003], DATA[0][2002], DATA[0][2001], DATA[0][2000], DATA[0][1999], DATA[0][1998], DATA[0][2031], DATA[0][2030], DATA[0][2029], DATA[0][2028], DATA[0][2027], DATA[0][2026], DATA[0][2025], DATA[0][2024], DATA[0][2023], DATA[0][2022], DATA[0][2021], DATA[0][2020], DATA[0][2019], DATA[0][2018], DATA[0][2017], DATA[0][2016], DATA[0][2049], DATA[0][2048], DATA[0][2047], DATA[0][2046], DATA[0][2045], DATA[0][2044], DATA[0][2043], DATA[0][2042], DATA[0][2041], DATA[0][2040], DATA[0][2039], DATA[0][2038], DATA[0][2037], DATA[0][2036], DATA[0][2035], DATA[0][2034], DATA[0][2067], DATA[0][2066], DATA[0][2065], DATA[0][2064], DATA[0][2063], DATA[0][2062], DATA[0][2061], DATA[0][2060], DATA[0][2059], DATA[0][2058], DATA[0][2057], DATA[0][2056], DATA[0][2055], DATA[0][2054], DATA[0][2053], DATA[0][2052], DATA[0][2085], DATA[0][2084], DATA[0][2083], DATA[0][2082], DATA[0][2081], DATA[0][2080], DATA[0][2079], DATA[0][2078], DATA[0][2077], DATA[0][2076], DATA[0][2075], DATA[0][2074], DATA[0][2073], DATA[0][2072], DATA[0][2071], DATA[0][2070], DATA[0][2103], DATA[0][2102], DATA[0][2101], DATA[0][2100], DATA[0][2099], DATA[0][2098], DATA[0][2097], DATA[0][2096], DATA[0][2095], DATA[0][2094], DATA[0][2093], DATA[0][2092], DATA[0][2091], DATA[0][2090], DATA[0][2089], DATA[0][2088], DATA[0][2121], DATA[0][2120], DATA[0][2119], DATA[0][2118], DATA[0][2117], DATA[0][2116], DATA[0][2115], DATA[0][2114], DATA[0][2113], DATA[0][2112], DATA[0][2111], DATA[0][2110], DATA[0][2109], DATA[0][2108], DATA[0][2107], DATA[0][2106], DATA[0][2139], DATA[0][2138], DATA[0][2137], DATA[0][2136], DATA[0][2135], DATA[0][2134], DATA[0][2133], DATA[0][2132], DATA[0][2131], DATA[0][2130], DATA[0][2129], DATA[0][2128], DATA[0][2127], DATA[0][2126], DATA[0][2125], DATA[0][2124], DATA[0][2157], DATA[0][2156], DATA[0][2155], DATA[0][2154], DATA[0][2153], DATA[0][2152], DATA[0][2151], DATA[0][2150], DATA[0][2149], DATA[0][2148], DATA[0][2147], DATA[0][2146], DATA[0][2145], DATA[0][2144], DATA[0][2143], DATA[0][2142], DATA[0][2175], DATA[0][2174], DATA[0][2173], DATA[0][2172], DATA[0][2171], DATA[0][2170], DATA[0][2169], DATA[0][2168], DATA[0][2167], DATA[0][2166], DATA[0][2165], DATA[0][2164], DATA[0][2163], DATA[0][2162], DATA[0][2161], DATA[0][2160], DATA[0][2193], DATA[0][2192], DATA[0][2191], DATA[0][2190], DATA[0][2189], DATA[0][2188], DATA[0][2187], DATA[0][2186], DATA[0][2185], DATA[0][2184], DATA[0][2183], DATA[0][2182], DATA[0][2181], DATA[0][2180], DATA[0][2179], DATA[0][2178], DATA[0][2211], DATA[0][2210], DATA[0][2209], DATA[0][2208], DATA[0][2207], DATA[0][2206], DATA[0][2205], DATA[0][2204], DATA[0][2203], DATA[0][2202], DATA[0][2201], DATA[0][2200], DATA[0][2199], DATA[0][2198], DATA[0][2197], DATA[0][2196], DATA[0][2229], DATA[0][2228], DATA[0][2227], DATA[0][2226], DATA[0][2225], DATA[0][2224], DATA[0][2223], DATA[0][2222], DATA[0][2221], DATA[0][2220], DATA[0][2219], DATA[0][2218], DATA[0][2217], DATA[0][2216], DATA[0][2215], DATA[0][2214], DATA[0][2247], DATA[0][2246], DATA[0][2245], DATA[0][2244], DATA[0][2243], DATA[0][2242], DATA[0][2241], DATA[0][2240], DATA[0][2239], DATA[0][2238], DATA[0][2237], DATA[0][2236], DATA[0][2235], DATA[0][2234], DATA[0][2233], DATA[0][2232], DATA[0][2265], DATA[0][2264], DATA[0][2263], DATA[0][2262], DATA[0][2261], DATA[0][2260], DATA[0][2259], DATA[0][2258], DATA[0][2257], DATA[0][2256], DATA[0][2255], DATA[0][2254], DATA[0][2253], DATA[0][2252], DATA[0][2251], DATA[0][2250], DATA[0][2283], DATA[0][2282], DATA[0][2281], DATA[0][2280], DATA[0][2279], DATA[0][2278], DATA[0][2277], DATA[0][2276], DATA[0][2275], DATA[0][2274], DATA[0][2273], DATA[0][2272], DATA[0][2271], DATA[0][2270], DATA[0][2269], DATA[0][2268], DATA[0][2301], DATA[0][2300], DATA[0][2299], DATA[0][2298], DATA[0][2297], DATA[0][2296], DATA[0][2295], DATA[0][2294], DATA[0][2293], DATA[0][2292], DATA[0][2291], DATA[0][2290], DATA[0][2289], DATA[0][2288], DATA[0][2287], DATA[0][2286], DATA[0][2319], DATA[0][2318], DATA[0][2317], DATA[0][2316], DATA[0][2315], DATA[0][2314], DATA[0][2313], DATA[0][2312], DATA[0][2311], DATA[0][2310], DATA[0][2309], DATA[0][2308], DATA[0][2307], DATA[0][2306], DATA[0][2305], DATA[0][2304], DATA[0][2337], DATA[0][2336], DATA[0][2335], DATA[0][2334], DATA[0][2333], DATA[0][2332], DATA[0][2331], DATA[0][2330], DATA[0][2329], DATA[0][2328], DATA[0][2327], DATA[0][2326], DATA[0][2325], DATA[0][2324], DATA[0][2323], DATA[0][2322], DATA[0][2355], DATA[0][2354], DATA[0][2353], DATA[0][2352], DATA[0][2351], DATA[0][2350], DATA[0][2349], DATA[0][2348], DATA[0][2347], DATA[0][2346], DATA[0][2345], DATA[0][2344], DATA[0][2343], DATA[0][2342], DATA[0][2341], DATA[0][2340], DATA[0][2373], DATA[0][2372], DATA[0][2371], DATA[0][2370], DATA[0][2369], DATA[0][2368], DATA[0][2367], DATA[0][2366], DATA[0][2365], DATA[0][2364], DATA[0][2363], DATA[0][2362], DATA[0][2361], DATA[0][2360], DATA[0][2359], DATA[0][2358], DATA[0][2391], DATA[0][2390], DATA[0][2389], DATA[0][2388], DATA[0][2387], DATA[0][2386], DATA[0][2385], DATA[0][2384], DATA[0][2383], DATA[0][2382], DATA[0][2381], DATA[0][2380], DATA[0][2379], DATA[0][2378], DATA[0][2377], DATA[0][2376], DATA[0][2409], DATA[0][2408], DATA[0][2407], DATA[0][2406], DATA[0][2405], DATA[0][2404], DATA[0][2403], DATA[0][2402], DATA[0][2401], DATA[0][2400], DATA[0][2399], DATA[0][2398], DATA[0][2397], DATA[0][2396], DATA[0][2395], DATA[0][2394], DATA[0][2427], DATA[0][2426], DATA[0][2425], DATA[0][2424], DATA[0][2423], DATA[0][2422], DATA[0][2421], DATA[0][2420], DATA[0][2419], DATA[0][2418], DATA[0][2417], DATA[0][2416], DATA[0][2415], DATA[0][2414], DATA[0][2413], DATA[0][2412], DATA[0][2445], DATA[0][2444], DATA[0][2443], DATA[0][2442], DATA[0][2441], DATA[0][2440], DATA[0][2439], DATA[0][2438], DATA[0][2437], DATA[0][2436], DATA[0][2435], DATA[0][2434], DATA[0][2433], DATA[0][2432], DATA[0][2431], DATA[0][2430], DATA[0][2463], DATA[0][2462], DATA[0][2461], DATA[0][2460], DATA[0][2459], DATA[0][2458], DATA[0][2457], DATA[0][2456], DATA[0][2455], DATA[0][2454], DATA[0][2453], DATA[0][2452], DATA[0][2451], DATA[0][2450], DATA[0][2449], DATA[0][2448], DATA[0][2481], DATA[0][2480], DATA[0][2479], DATA[0][2478], DATA[0][2477], DATA[0][2476], DATA[0][2475], DATA[0][2474], DATA[0][2473], DATA[0][2472], DATA[0][2471], DATA[0][2470], DATA[0][2469], DATA[0][2468], DATA[0][2467], DATA[0][2466], DATA[0][2499], DATA[0][2498], DATA[0][2497], DATA[0][2496], DATA[0][2495], DATA[0][2494], DATA[0][2493], DATA[0][2492], DATA[0][2491], DATA[0][2490], DATA[0][2489], DATA[0][2488], DATA[0][2487], DATA[0][2486], DATA[0][2485], DATA[0][2484], DATA[0][2517], DATA[0][2516], DATA[0][2515], DATA[0][2514], DATA[0][2513], DATA[0][2512], DATA[0][2511], DATA[0][2510], DATA[0][2509], DATA[0][2508], DATA[0][2507], DATA[0][2506], DATA[0][2505], DATA[0][2504], DATA[0][2503], DATA[0][2502], DATA[0][2535], DATA[0][2534], DATA[0][2533], DATA[0][2532], DATA[0][2531], DATA[0][2530], DATA[0][2529], DATA[0][2528], DATA[0][2527], DATA[0][2526], DATA[0][2525], DATA[0][2524], DATA[0][2523], DATA[0][2522], DATA[0][2521], DATA[0][2520], DATA[0][2553], DATA[0][2552], DATA[0][2551], DATA[0][2550], DATA[0][2549], DATA[0][2548], DATA[0][2547], DATA[0][2546], DATA[0][2545], DATA[0][2544], DATA[0][2543], DATA[0][2542], DATA[0][2541], DATA[0][2540], DATA[0][2539], DATA[0][2538], DATA[0][2571], DATA[0][2570], DATA[0][2569], DATA[0][2568], DATA[0][2567], DATA[0][2566], DATA[0][2565], DATA[0][2564], DATA[0][2563], DATA[0][2562], DATA[0][2561], DATA[0][2560], DATA[0][2559], DATA[0][2558], DATA[0][2557], DATA[0][2556], DATA[0][2589], DATA[0][2588], DATA[0][2587], DATA[0][2586], DATA[0][2585], DATA[0][2584], DATA[0][2583], DATA[0][2582], DATA[0][2581], DATA[0][2580], DATA[0][2579], DATA[0][2578], DATA[0][2577], DATA[0][2576], DATA[0][2575], DATA[0][2574], DATA[0][2607], DATA[0][2606], DATA[0][2605], DATA[0][2604], DATA[0][2603], DATA[0][2602], DATA[0][2601], DATA[0][2600], DATA[0][2599], DATA[0][2598], DATA[0][2597], DATA[0][2596], DATA[0][2595], DATA[0][2594], DATA[0][2593], DATA[0][2592], DATA[0][2625], DATA[0][2624], DATA[0][2623], DATA[0][2622], DATA[0][2621], DATA[0][2620], DATA[0][2619], DATA[0][2618], DATA[0][2617], DATA[0][2616], DATA[0][2615], DATA[0][2614], DATA[0][2613], DATA[0][2612], DATA[0][2611], DATA[0][2610], DATA[0][2643], DATA[0][2642], DATA[0][2641], DATA[0][2640], DATA[0][2639], DATA[0][2638], DATA[0][2637], DATA[0][2636], DATA[0][2635], DATA[0][2634], DATA[0][2633], DATA[0][2632], DATA[0][2631], DATA[0][2630], DATA[0][2629], DATA[0][2628], DATA[0][2661], DATA[0][2660], DATA[0][2659], DATA[0][2658], DATA[0][2657], DATA[0][2656], DATA[0][2655], DATA[0][2654], DATA[0][2653], DATA[0][2652], DATA[0][2651], DATA[0][2650], DATA[0][2649], DATA[0][2648], DATA[0][2647], DATA[0][2646], DATA[0][2679], DATA[0][2678], DATA[0][2677], DATA[0][2676], DATA[0][2675], DATA[0][2674], DATA[0][2673], DATA[0][2672], DATA[0][2671], DATA[0][2670], DATA[0][2669], DATA[0][2668], DATA[0][2667], DATA[0][2666], DATA[0][2665], DATA[0][2664], DATA[0][2697], DATA[0][2696], DATA[0][2695], DATA[0][2694], DATA[0][2693], DATA[0][2692], DATA[0][2691], DATA[0][2690], DATA[0][2689], DATA[0][2688], DATA[0][2687], DATA[0][2686], DATA[0][2685], DATA[0][2684], DATA[0][2683], DATA[0][2682], DATA[0][2715], DATA[0][2714], DATA[0][2713], DATA[0][2712], DATA[0][2711], DATA[0][2710], DATA[0][2709], DATA[0][2708], DATA[0][2707], DATA[0][2706], DATA[0][2705], DATA[0][2704], DATA[0][2703], DATA[0][2702], DATA[0][2701], DATA[0][2700], DATA[0][2733], DATA[0][2732], DATA[0][2731], DATA[0][2730], DATA[0][2729], DATA[0][2728], DATA[0][2727], DATA[0][2726], DATA[0][2725], DATA[0][2724], DATA[0][2723], DATA[0][2722], DATA[0][2721], DATA[0][2720], DATA[0][2719], DATA[0][2718], DATA[0][2751], DATA[0][2750], DATA[0][2749], DATA[0][2748], DATA[0][2747], DATA[0][2746], DATA[0][2745], DATA[0][2744], DATA[0][2743], DATA[0][2742], DATA[0][2741], DATA[0][2740], DATA[0][2739], DATA[0][2738], DATA[0][2737], DATA[0][2736], DATA[0][2769], DATA[0][2768], DATA[0][2767], DATA[0][2766], DATA[0][2765], DATA[0][2764], DATA[0][2763], DATA[0][2762], DATA[0][2761], DATA[0][2760], DATA[0][2759], DATA[0][2758], DATA[0][2757], DATA[0][2756], DATA[0][2755], DATA[0][2754], DATA[0][2787], DATA[0][2786], DATA[0][2785], DATA[0][2784], DATA[0][2783], DATA[0][2782], DATA[0][2781], DATA[0][2780], DATA[0][2779], DATA[0][2778], DATA[0][2777], DATA[0][2776], DATA[0][2775], DATA[0][2774], DATA[0][2773], DATA[0][2772], DATA[0][2805], DATA[0][2804], DATA[0][2803], DATA[0][2802], DATA[0][2801], DATA[0][2800], DATA[0][2799], DATA[0][2798], DATA[0][2797], DATA[0][2796], DATA[0][2795], DATA[0][2794], DATA[0][2793], DATA[0][2792], DATA[0][2791], DATA[0][2790], DATA[0][2823], DATA[0][2822], DATA[0][2821], DATA[0][2820], DATA[0][2819], DATA[0][2818], DATA[0][2817], DATA[0][2816], DATA[0][2815], DATA[0][2814], DATA[0][2813], DATA[0][2812], DATA[0][2811], DATA[0][2810], DATA[0][2809], DATA[0][2808], DATA[0][2841], DATA[0][2840], DATA[0][2839], DATA[0][2838], DATA[0][2837], DATA[0][2836], DATA[0][2835], DATA[0][2834], DATA[0][2833], DATA[0][2832], DATA[0][2831], DATA[0][2830], DATA[0][2829], DATA[0][2828], DATA[0][2827], DATA[0][2826], DATA[0][2859], DATA[0][2858], DATA[0][2857], DATA[0][2856], DATA[0][2855], DATA[0][2854], DATA[0][2853], DATA[0][2852], DATA[0][2851], DATA[0][2850], DATA[0][2849], DATA[0][2848], DATA[0][2847], DATA[0][2846], DATA[0][2845], DATA[0][2844], DATA[0][2877], DATA[0][2876], DATA[0][2875], DATA[0][2874], DATA[0][2873], DATA[0][2872], DATA[0][2871], DATA[0][2870], DATA[0][2869], DATA[0][2868], DATA[0][2867], DATA[0][2866], DATA[0][2865], DATA[0][2864], DATA[0][2863], DATA[0][2862], DATA[0][2895], DATA[0][2894], DATA[0][2893], DATA[0][2892], DATA[0][2891], DATA[0][2890], DATA[0][2889], DATA[0][2888], DATA[0][2887], DATA[0][2886], DATA[0][2885], DATA[0][2884], DATA[0][2883], DATA[0][2882], DATA[0][2881], DATA[0][2880], DATA[0][2913], DATA[0][2912], DATA[0][2911], DATA[0][2910], DATA[0][2909], DATA[0][2908], DATA[0][2907], DATA[0][2906], DATA[0][2905], DATA[0][2904], DATA[0][2903], DATA[0][2902], DATA[0][2901], DATA[0][2900], DATA[0][2899], DATA[0][2898], DATA[0][2931], DATA[0][2930], DATA[0][2929], DATA[0][2928], DATA[0][2927], DATA[0][2926], DATA[0][2925], DATA[0][2924], DATA[0][2923], DATA[0][2922], DATA[0][2921], DATA[0][2920], DATA[0][2919], DATA[0][2918], DATA[0][2917], DATA[0][2916], DATA[0][2949], DATA[0][2948], DATA[0][2947], DATA[0][2946], DATA[0][2945], DATA[0][2944], DATA[0][2943], DATA[0][2942], DATA[0][2941], DATA[0][2940], DATA[0][2939], DATA[0][2938], DATA[0][2937], DATA[0][2936], DATA[0][2935], DATA[0][2934], DATA[0][2967], DATA[0][2966], DATA[0][2965], DATA[0][2964], DATA[0][2963], DATA[0][2962], DATA[0][2961], DATA[0][2960], DATA[0][2959], DATA[0][2958], DATA[0][2957], DATA[0][2956], DATA[0][2955], DATA[0][2954], DATA[0][2953], DATA[0][2952], DATA[0][2985], DATA[0][2984], DATA[0][2983], DATA[0][2982], DATA[0][2981], DATA[0][2980], DATA[0][2979], DATA[0][2978], DATA[0][2977], DATA[0][2976], DATA[0][2975], DATA[0][2974], DATA[0][2973], DATA[0][2972], DATA[0][2971], DATA[0][2970], DATA[0][3003], DATA[0][3002], DATA[0][3001], DATA[0][3000], DATA[0][2999], DATA[0][2998], DATA[0][2997], DATA[0][2996], DATA[0][2995], DATA[0][2994], DATA[0][2993], DATA[0][2992], DATA[0][2991], DATA[0][2990], DATA[0][2989], DATA[0][2988], DATA[0][3021], DATA[0][3020], DATA[0][3019], DATA[0][3018], DATA[0][3017], DATA[0][3016], DATA[0][3015], DATA[0][3014], DATA[0][3013], DATA[0][3012], DATA[0][3011], DATA[0][3010], DATA[0][3009], DATA[0][3008], DATA[0][3007], DATA[0][3006], DATA[0][3039], DATA[0][3038], DATA[0][3037], DATA[0][3036], DATA[0][3035], DATA[0][3034], DATA[0][3033], DATA[0][3032], DATA[0][3031], DATA[0][3030], DATA[0][3029], DATA[0][3028], DATA[0][3027], DATA[0][3026], DATA[0][3025], DATA[0][3024], DATA[0][3057], DATA[0][3056], DATA[0][3055], DATA[0][3054], DATA[0][3053], DATA[0][3052], DATA[0][3051], DATA[0][3050], DATA[0][3049], DATA[0][3048], DATA[0][3047], DATA[0][3046], DATA[0][3045], DATA[0][3044], DATA[0][3043], DATA[0][3042], DATA[0][3075], DATA[0][3074], DATA[0][3073], DATA[0][3072], DATA[0][3071], DATA[0][3070], DATA[0][3069], DATA[0][3068], DATA[0][3067], DATA[0][3066], DATA[0][3065], DATA[0][3064], DATA[0][3063], DATA[0][3062], DATA[0][3061], DATA[0][3060], DATA[0][3093], DATA[0][3092], DATA[0][3091], DATA[0][3090], DATA[0][3089], DATA[0][3088], DATA[0][3087], DATA[0][3086], DATA[0][3085], DATA[0][3084], DATA[0][3083], DATA[0][3082], DATA[0][3081], DATA[0][3080], DATA[0][3079], DATA[0][3078], DATA[0][3111], DATA[0][3110], DATA[0][3109], DATA[0][3108], DATA[0][3107], DATA[0][3106], DATA[0][3105], DATA[0][3104], DATA[0][3103], DATA[0][3102], DATA[0][3101], DATA[0][3100], DATA[0][3099], DATA[0][3098], DATA[0][3097], DATA[0][3096], DATA[0][3129], DATA[0][3128], DATA[0][3127], DATA[0][3126], DATA[0][3125], DATA[0][3124], DATA[0][3123], DATA[0][3122], DATA[0][3121], DATA[0][3120], DATA[0][3119], DATA[0][3118], DATA[0][3117], DATA[0][3116], DATA[0][3115], DATA[0][3114], DATA[0][3147], DATA[0][3146], DATA[0][3145], DATA[0][3144], DATA[0][3143], DATA[0][3142], DATA[0][3141], DATA[0][3140], DATA[0][3139], DATA[0][3138], DATA[0][3137], DATA[0][3136], DATA[0][3135], DATA[0][3134], DATA[0][3133], DATA[0][3132], DATA[0][3165], DATA[0][3164], DATA[0][3163], DATA[0][3162], DATA[0][3161], DATA[0][3160], DATA[0][3159], DATA[0][3158], DATA[0][3157], DATA[0][3156], DATA[0][3155], DATA[0][3154], DATA[0][3153], DATA[0][3152], DATA[0][3151], DATA[0][3150], DATA[0][3183], DATA[0][3182], DATA[0][3181], DATA[0][3180], DATA[0][3179], DATA[0][3178], DATA[0][3177], DATA[0][3176], DATA[0][3175], DATA[0][3174], DATA[0][3173], DATA[0][3172], DATA[0][3171], DATA[0][3170], DATA[0][3169], DATA[0][3168], DATA[0][3201], DATA[0][3200], DATA[0][3199], DATA[0][3198], DATA[0][3197], DATA[0][3196], DATA[0][3195], DATA[0][3194], DATA[0][3193], DATA[0][3192], DATA[0][3191], DATA[0][3190], DATA[0][3189], DATA[0][3188], DATA[0][3187], DATA[0][3186], DATA[0][3219], DATA[0][3218], DATA[0][3217], DATA[0][3216], DATA[0][3215], DATA[0][3214], DATA[0][3213], DATA[0][3212], DATA[0][3211], DATA[0][3210], DATA[0][3209], DATA[0][3208], DATA[0][3207], DATA[0][3206], DATA[0][3205], DATA[0][3204], DATA[0][3237], DATA[0][3236], DATA[0][3235], DATA[0][3234], DATA[0][3233], DATA[0][3232], DATA[0][3231], DATA[0][3230], DATA[0][3229], DATA[0][3228], DATA[0][3227], DATA[0][3226], DATA[0][3225], DATA[0][3224], DATA[0][3223], DATA[0][3222], DATA[0][3255], DATA[0][3254], DATA[0][3253], DATA[0][3252], DATA[0][3251], DATA[0][3250], DATA[0][3249], DATA[0][3248], DATA[0][3247], DATA[0][3246], DATA[0][3245], DATA[0][3244], DATA[0][3243], DATA[0][3242], DATA[0][3241], DATA[0][3240], DATA[0][3273], DATA[0][3272], DATA[0][3271], DATA[0][3270], DATA[0][3269], DATA[0][3268], DATA[0][3267], DATA[0][3266], DATA[0][3265], DATA[0][3264], DATA[0][3263], DATA[0][3262], DATA[0][3261], DATA[0][3260], DATA[0][3259], DATA[0][3258], DATA[0][3291], DATA[0][3290], DATA[0][3289], DATA[0][3288], DATA[0][3287], DATA[0][3286], DATA[0][3285], DATA[0][3284], DATA[0][3283], DATA[0][3282], DATA[0][3281], DATA[0][3280], DATA[0][3279], DATA[0][3278], DATA[0][3277], DATA[0][3276], DATA[0][3309], DATA[0][3308], DATA[0][3307], DATA[0][3306], DATA[0][3305], DATA[0][3304], DATA[0][3303], DATA[0][3302], DATA[0][3301], DATA[0][3300], DATA[0][3299], DATA[0][3298], DATA[0][3297], DATA[0][3296], DATA[0][3295], DATA[0][3294], DATA[0][3327], DATA[0][3326], DATA[0][3325], DATA[0][3324], DATA[0][3323], DATA[0][3322], DATA[0][3321], DATA[0][3320], DATA[0][3319], DATA[0][3318], DATA[0][3317], DATA[0][3316], DATA[0][3315], DATA[0][3314], DATA[0][3313], DATA[0][3312], DATA[0][3345], DATA[0][3344], DATA[0][3343], DATA[0][3342], DATA[0][3341], DATA[0][3340], DATA[0][3339], DATA[0][3338], DATA[0][3337], DATA[0][3336], DATA[0][3335], DATA[0][3334], DATA[0][3333], DATA[0][3332], DATA[0][3331], DATA[0][3330], DATA[0][3363], DATA[0][3362], DATA[0][3361], DATA[0][3360], DATA[0][3359], DATA[0][3358], DATA[0][3357], DATA[0][3356], DATA[0][3355], DATA[0][3354], DATA[0][3353], DATA[0][3352], DATA[0][3351], DATA[0][3350], DATA[0][3349], DATA[0][3348], DATA[0][3381], DATA[0][3380], DATA[0][3379], DATA[0][3378], DATA[0][3377], DATA[0][3376], DATA[0][3375], DATA[0][3374], DATA[0][3373], DATA[0][3372], DATA[0][3371], DATA[0][3370], DATA[0][3369], DATA[0][3368], DATA[0][3367], DATA[0][3366], DATA[0][3399], DATA[0][3398], DATA[0][3397], DATA[0][3396], DATA[0][3395], DATA[0][3394], DATA[0][3393], DATA[0][3392], DATA[0][3391], DATA[0][3390], DATA[0][3389], DATA[0][3388], DATA[0][3387], DATA[0][3386], DATA[0][3385], DATA[0][3384], DATA[0][3417], DATA[0][3416], DATA[0][3415], DATA[0][3414], DATA[0][3413], DATA[0][3412], DATA[0][3411], DATA[0][3410], DATA[0][3409], DATA[0][3408], DATA[0][3407], DATA[0][3406], DATA[0][3405], DATA[0][3404], DATA[0][3403], DATA[0][3402], DATA[0][3435], DATA[0][3434], DATA[0][3433], DATA[0][3432], DATA[0][3431], DATA[0][3430], DATA[0][3429], DATA[0][3428], DATA[0][3427], DATA[0][3426], DATA[0][3425], DATA[0][3424], DATA[0][3423], DATA[0][3422], DATA[0][3421], DATA[0][3420], DATA[0][3453], DATA[0][3452], DATA[0][3451], DATA[0][3450], DATA[0][3449], DATA[0][3448], DATA[0][3447], DATA[0][3446], DATA[0][3445], DATA[0][3444], DATA[0][3443], DATA[0][3442], DATA[0][3441], DATA[0][3440], DATA[0][3439], DATA[0][3438], DATA[0][3471], DATA[0][3470], DATA[0][3469], DATA[0][3468], DATA[0][3467], DATA[0][3466], DATA[0][3465], DATA[0][3464], DATA[0][3463], DATA[0][3462], DATA[0][3461], DATA[0][3460], DATA[0][3459], DATA[0][3458], DATA[0][3457], DATA[0][3456], DATA[0][3489], DATA[0][3488], DATA[0][3487], DATA[0][3486], DATA[0][3485], DATA[0][3484], DATA[0][3483], DATA[0][3482], DATA[0][3481], DATA[0][3480], DATA[0][3479], DATA[0][3478], DATA[0][3477], DATA[0][3476], DATA[0][3475], DATA[0][3474], DATA[0][3507], DATA[0][3506], DATA[0][3505], DATA[0][3504], DATA[0][3503], DATA[0][3502], DATA[0][3501], DATA[0][3500], DATA[0][3499], DATA[0][3498], DATA[0][3497], DATA[0][3496], DATA[0][3495], DATA[0][3494], DATA[0][3493], DATA[0][3492], DATA[0][3525], DATA[0][3524], DATA[0][3523], DATA[0][3522], DATA[0][3521], DATA[0][3520], DATA[0][3519], DATA[0][3518], DATA[0][3517], DATA[0][3516], DATA[0][3515], DATA[0][3514], DATA[0][3513], DATA[0][3512], DATA[0][3511], DATA[0][3510], DATA[0][3543], DATA[0][3542], DATA[0][3541], DATA[0][3540], DATA[0][3539], DATA[0][3538], DATA[0][3537], DATA[0][3536], DATA[0][3535], DATA[0][3534], DATA[0][3533], DATA[0][3532], DATA[0][3531], DATA[0][3530], DATA[0][3529], DATA[0][3528], DATA[0][3561], DATA[0][3560], DATA[0][3559], DATA[0][3558], DATA[0][3557], DATA[0][3556], DATA[0][3555], DATA[0][3554], DATA[0][3553], DATA[0][3552], DATA[0][3551], DATA[0][3550], DATA[0][3549], DATA[0][3548], DATA[0][3547], DATA[0][3546], DATA[0][3579], DATA[0][3578], DATA[0][3577], DATA[0][3576], DATA[0][3575], DATA[0][3574], DATA[0][3573], DATA[0][3572], DATA[0][3571], DATA[0][3570], DATA[0][3569], DATA[0][3568], DATA[0][3567], DATA[0][3566], DATA[0][3565], DATA[0][3564], DATA[0][3597], DATA[0][3596], DATA[0][3595], DATA[0][3594], DATA[0][3593], DATA[0][3592], DATA[0][3591], DATA[0][3590], DATA[0][3589], DATA[0][3588], DATA[0][3587], DATA[0][3586], DATA[0][3585], DATA[0][3584], DATA[0][3583], DATA[0][3582], DATA[0][3615], DATA[0][3614], DATA[0][3613], DATA[0][3612], DATA[0][3611], DATA[0][3610], DATA[0][3609], DATA[0][3608], DATA[0][3607], DATA[0][3606], DATA[0][3605], DATA[0][3604], DATA[0][3603], DATA[0][3602], DATA[0][3601], DATA[0][3600], DATA[0][3633], DATA[0][3632], DATA[0][3631], DATA[0][3630], DATA[0][3629], DATA[0][3628], DATA[0][3627], DATA[0][3626], DATA[0][3625], DATA[0][3624], DATA[0][3623], DATA[0][3622], DATA[0][3621], DATA[0][3620], DATA[0][3619], DATA[0][3618], DATA[0][3651], DATA[0][3650], DATA[0][3649], DATA[0][3648], DATA[0][3647], DATA[0][3646], DATA[0][3645], DATA[0][3644], DATA[0][3643], DATA[0][3642], DATA[0][3641], DATA[0][3640], DATA[0][3639], DATA[0][3638], DATA[0][3637], DATA[0][3636], DATA[0][3669], DATA[0][3668], DATA[0][3667], DATA[0][3666], DATA[0][3665], DATA[0][3664], DATA[0][3663], DATA[0][3662], DATA[0][3661], DATA[0][3660], DATA[0][3659], DATA[0][3658], DATA[0][3657], DATA[0][3656], DATA[0][3655], DATA[0][3654], DATA[0][3687], DATA[0][3686], DATA[0][3685], DATA[0][3684], DATA[0][3683], DATA[0][3682], DATA[0][3681], DATA[0][3680], DATA[0][3679], DATA[0][3678], DATA[0][3677], DATA[0][3676], DATA[0][3675], DATA[0][3674], DATA[0][3673], DATA[0][3672], DATA[0][3705], DATA[0][3704], DATA[0][3703], DATA[0][3702], DATA[0][3701], DATA[0][3700], DATA[0][3699], DATA[0][3698], DATA[0][3697], DATA[0][3696], DATA[0][3695], DATA[0][3694], DATA[0][3693], DATA[0][3692], DATA[0][3691], DATA[0][3690], DATA[0][3723], DATA[0][3722], DATA[0][3721], DATA[0][3720], DATA[0][3719], DATA[0][3718], DATA[0][3717], DATA[0][3716], DATA[0][3715], DATA[0][3714], DATA[0][3713], DATA[0][3712], DATA[0][3711], DATA[0][3710], DATA[0][3709], DATA[0][3708], DATA[0][3741], DATA[0][3740], DATA[0][3739], DATA[0][3738], DATA[0][3737], DATA[0][3736], DATA[0][3735], DATA[0][3734], DATA[0][3733], DATA[0][3732], DATA[0][3731], DATA[0][3730], DATA[0][3729], DATA[0][3728], DATA[0][3727], DATA[0][3726], DATA[0][3759], DATA[0][3758], DATA[0][3757], DATA[0][3756], DATA[0][3755], DATA[0][3754], DATA[0][3753], DATA[0][3752], DATA[0][3751], DATA[0][3750], DATA[0][3749], DATA[0][3748], DATA[0][3747], DATA[0][3746], DATA[0][3745], DATA[0][3744], DATA[0][3777], DATA[0][3776], DATA[0][3775], DATA[0][3774], DATA[0][3773], DATA[0][3772], DATA[0][3771], DATA[0][3770], DATA[0][3769], DATA[0][3768], DATA[0][3767], DATA[0][3766], DATA[0][3765], DATA[0][3764], DATA[0][3763], DATA[0][3762], DATA[0][3795], DATA[0][3794], DATA[0][3793], DATA[0][3792], DATA[0][3791], DATA[0][3790], DATA[0][3789], DATA[0][3788], DATA[0][3787], DATA[0][3786], DATA[0][3785], DATA[0][3784], DATA[0][3783], DATA[0][3782], DATA[0][3781], DATA[0][3780], DATA[0][3813], DATA[0][3812], DATA[0][3811], DATA[0][3810], DATA[0][3809], DATA[0][3808], DATA[0][3807], DATA[0][3806], DATA[0][3805], DATA[0][3804], DATA[0][3803], DATA[0][3802], DATA[0][3801], DATA[0][3800], DATA[0][3799], DATA[0][3798], DATA[0][3831], DATA[0][3830], DATA[0][3829], DATA[0][3828], DATA[0][3827], DATA[0][3826], DATA[0][3825], DATA[0][3824], DATA[0][3823], DATA[0][3822], DATA[0][3821], DATA[0][3820], DATA[0][3819], DATA[0][3818], DATA[0][3817], DATA[0][3816], DATA[0][3849], DATA[0][3848], DATA[0][3847], DATA[0][3846], DATA[0][3845], DATA[0][3844], DATA[0][3843], DATA[0][3842], DATA[0][3841], DATA[0][3840], DATA[0][3839], DATA[0][3838], DATA[0][3837], DATA[0][3836], DATA[0][3835], DATA[0][3834], DATA[0][3867], DATA[0][3866], DATA[0][3865], DATA[0][3864], DATA[0][3863], DATA[0][3862], DATA[0][3861], DATA[0][3860], DATA[0][3859], DATA[0][3858], DATA[0][3857], DATA[0][3856], DATA[0][3855], DATA[0][3854], DATA[0][3853], DATA[0][3852], DATA[0][3885], DATA[0][3884], DATA[0][3883], DATA[0][3882], DATA[0][3881], DATA[0][3880], DATA[0][3879], DATA[0][3878], DATA[0][3877], DATA[0][3876], DATA[0][3875], DATA[0][3874], DATA[0][3873], DATA[0][3872], DATA[0][3871], DATA[0][3870], DATA[0][3903], DATA[0][3902], DATA[0][3901], DATA[0][3900], DATA[0][3899], DATA[0][3898], DATA[0][3897], DATA[0][3896], DATA[0][3895], DATA[0][3894], DATA[0][3893], DATA[0][3892], DATA[0][3891], DATA[0][3890], DATA[0][3889], DATA[0][3888], DATA[0][3921], DATA[0][3920], DATA[0][3919], DATA[0][3918], DATA[0][3917], DATA[0][3916], DATA[0][3915], DATA[0][3914], DATA[0][3913], DATA[0][3912], DATA[0][3911], DATA[0][3910], DATA[0][3909], DATA[0][3908], DATA[0][3907], DATA[0][3906], DATA[0][3939], DATA[0][3938], DATA[0][3937], DATA[0][3936], DATA[0][3935], DATA[0][3934], DATA[0][3933], DATA[0][3932], DATA[0][3931], DATA[0][3930], DATA[0][3929], DATA[0][3928], DATA[0][3927], DATA[0][3926], DATA[0][3925], DATA[0][3924], DATA[0][3957], DATA[0][3956], DATA[0][3955], DATA[0][3954], DATA[0][3953], DATA[0][3952], DATA[0][3951], DATA[0][3950], DATA[0][3949], DATA[0][3948], DATA[0][3947], DATA[0][3946], DATA[0][3945], DATA[0][3944], DATA[0][3943], DATA[0][3942], DATA[0][3975], DATA[0][3974], DATA[0][3973], DATA[0][3972], DATA[0][3971], DATA[0][3970], DATA[0][3969], DATA[0][3968], DATA[0][3967], DATA[0][3966], DATA[0][3965], DATA[0][3964], DATA[0][3963], DATA[0][3962], DATA[0][3961], DATA[0][3960], DATA[0][3993], DATA[0][3992], DATA[0][3991], DATA[0][3990], DATA[0][3989], DATA[0][3988], DATA[0][3987], DATA[0][3986], DATA[0][3985], DATA[0][3984], DATA[0][3983], DATA[0][3982], DATA[0][3981], DATA[0][3980], DATA[0][3979], DATA[0][3978], DATA[0][4011], DATA[0][4010], DATA[0][4009], DATA[0][4008], DATA[0][4007], DATA[0][4006], DATA[0][4005], DATA[0][4004], DATA[0][4003], DATA[0][4002], DATA[0][4001], DATA[0][4000], DATA[0][3999], DATA[0][3998], DATA[0][3997], DATA[0][3996], DATA[0][4029], DATA[0][4028], DATA[0][4027], DATA[0][4026], DATA[0][4025], DATA[0][4024], DATA[0][4023], DATA[0][4022], DATA[0][4021], DATA[0][4020], DATA[0][4019], DATA[0][4018], DATA[0][4017], DATA[0][4016], DATA[0][4015], DATA[0][4014], DATA[0][4047], DATA[0][4046], DATA[0][4045], DATA[0][4044], DATA[0][4043], DATA[0][4042], DATA[0][4041], DATA[0][4040], DATA[0][4039], DATA[0][4038], DATA[0][4037], DATA[0][4036], DATA[0][4035], DATA[0][4034], DATA[0][4033], DATA[0][4032], DATA[0][4065], DATA[0][4064], DATA[0][4063], DATA[0][4062], DATA[0][4061], DATA[0][4060], DATA[0][4059], DATA[0][4058], DATA[0][4057], DATA[0][4056], DATA[0][4055], DATA[0][4054], DATA[0][4053], DATA[0][4052], DATA[0][4051], DATA[0][4050], DATA[0][4083], DATA[0][4082], DATA[0][4081], DATA[0][4080], DATA[0][4079], DATA[0][4078], DATA[0][4077], DATA[0][4076], DATA[0][4075], DATA[0][4074], DATA[0][4073], DATA[0][4072], DATA[0][4071], DATA[0][4070], DATA[0][4069], DATA[0][4068], DATA[0][4101], DATA[0][4100], DATA[0][4099], DATA[0][4098], DATA[0][4097], DATA[0][4096], DATA[0][4095], DATA[0][4094], DATA[0][4093], DATA[0][4092], DATA[0][4091], DATA[0][4090], DATA[0][4089], DATA[0][4088], DATA[0][4087], DATA[0][4086], DATA[0][4119], DATA[0][4118], DATA[0][4117], DATA[0][4116], DATA[0][4115], DATA[0][4114], DATA[0][4113], DATA[0][4112], DATA[0][4111], DATA[0][4110], DATA[0][4109], DATA[0][4108], DATA[0][4107], DATA[0][4106], DATA[0][4105], DATA[0][4104], DATA[0][4137], DATA[0][4136], DATA[0][4135], DATA[0][4134], DATA[0][4133], DATA[0][4132], DATA[0][4131], DATA[0][4130], DATA[0][4129], DATA[0][4128], DATA[0][4127], DATA[0][4126], DATA[0][4125], DATA[0][4124], DATA[0][4123], DATA[0][4122], DATA[0][4155], DATA[0][4154], DATA[0][4153], DATA[0][4152], DATA[0][4151], DATA[0][4150], DATA[0][4149], DATA[0][4148], DATA[0][4147], DATA[0][4146], DATA[0][4145], DATA[0][4144], DATA[0][4143], DATA[0][4142], DATA[0][4141], DATA[0][4140], DATA[0][4173], DATA[0][4172], DATA[0][4171], DATA[0][4170], DATA[0][4169], DATA[0][4168], DATA[0][4167], DATA[0][4166], DATA[0][4165], DATA[0][4164], DATA[0][4163], DATA[0][4162], DATA[0][4161], DATA[0][4160], DATA[0][4159], DATA[0][4158], DATA[0][4191], DATA[0][4190], DATA[0][4189], DATA[0][4188], DATA[0][4187], DATA[0][4186], DATA[0][4185], DATA[0][4184], DATA[0][4183], DATA[0][4182], DATA[0][4181], DATA[0][4180], DATA[0][4179], DATA[0][4178], DATA[0][4177], DATA[0][4176], DATA[0][4209], DATA[0][4208], DATA[0][4207], DATA[0][4206], DATA[0][4205], DATA[0][4204], DATA[0][4203], DATA[0][4202], DATA[0][4201], DATA[0][4200], DATA[0][4199], DATA[0][4198], DATA[0][4197], DATA[0][4196], DATA[0][4195], DATA[0][4194], DATA[0][4227], DATA[0][4226], DATA[0][4225], DATA[0][4224], DATA[0][4223], DATA[0][4222], DATA[0][4221], DATA[0][4220], DATA[0][4219], DATA[0][4218], DATA[0][4217], DATA[0][4216], DATA[0][4215], DATA[0][4214], DATA[0][4213], DATA[0][4212], DATA[0][4245], DATA[0][4244], DATA[0][4243], DATA[0][4242], DATA[0][4241], DATA[0][4240], DATA[0][4239], DATA[0][4238], DATA[0][4237], DATA[0][4236], DATA[0][4235], DATA[0][4234], DATA[0][4233], DATA[0][4232], DATA[0][4231], DATA[0][4230], DATA[0][4263], DATA[0][4262], DATA[0][4261], DATA[0][4260], DATA[0][4259], DATA[0][4258], DATA[0][4257], DATA[0][4256], DATA[0][4255], DATA[0][4254], DATA[0][4253], DATA[0][4252], DATA[0][4251], DATA[0][4250], DATA[0][4249], DATA[0][4248], DATA[0][4281], DATA[0][4280], DATA[0][4279], DATA[0][4278], DATA[0][4277], DATA[0][4276], DATA[0][4275], DATA[0][4274], DATA[0][4273], DATA[0][4272], DATA[0][4271], DATA[0][4270], DATA[0][4269], DATA[0][4268], DATA[0][4267], DATA[0][4266], DATA[0][4299], DATA[0][4298], DATA[0][4297], DATA[0][4296], DATA[0][4295], DATA[0][4294], DATA[0][4293], DATA[0][4292], DATA[0][4291], DATA[0][4290], DATA[0][4289], DATA[0][4288], DATA[0][4287], DATA[0][4286], DATA[0][4285], DATA[0][4284], DATA[0][4317], DATA[0][4316], DATA[0][4315], DATA[0][4314], DATA[0][4313], DATA[0][4312], DATA[0][4311], DATA[0][4310], DATA[0][4309], DATA[0][4308], DATA[0][4307], DATA[0][4306], DATA[0][4305], DATA[0][4304], DATA[0][4303], DATA[0][4302], DATA[0][4335], DATA[0][4334], DATA[0][4333], DATA[0][4332], DATA[0][4331], DATA[0][4330], DATA[0][4329], DATA[0][4328], DATA[0][4327], DATA[0][4326], DATA[0][4325], DATA[0][4324], DATA[0][4323], DATA[0][4322], DATA[0][4321], DATA[0][4320], DATA[0][4353], DATA[0][4352], DATA[0][4351], DATA[0][4350], DATA[0][4349], DATA[0][4348], DATA[0][4347], DATA[0][4346], DATA[0][4345], DATA[0][4344], DATA[0][4343], DATA[0][4342], DATA[0][4341], DATA[0][4340], DATA[0][4339], DATA[0][4338], DATA[0][4371], DATA[0][4370], DATA[0][4369], DATA[0][4368], DATA[0][4367], DATA[0][4366], DATA[0][4365], DATA[0][4364], DATA[0][4363], DATA[0][4362], DATA[0][4361], DATA[0][4360], DATA[0][4359], DATA[0][4358], DATA[0][4357], DATA[0][4356], DATA[0][4389], DATA[0][4388], DATA[0][4387], DATA[0][4386], DATA[0][4385], DATA[0][4384], DATA[0][4383], DATA[0][4382], DATA[0][4381], DATA[0][4380], DATA[0][4379], DATA[0][4378], DATA[0][4377], DATA[0][4376], DATA[0][4375], DATA[0][4374], DATA[0][4407], DATA[0][4406], DATA[0][4405], DATA[0][4404], DATA[0][4403], DATA[0][4402], DATA[0][4401], DATA[0][4400], DATA[0][4399], DATA[0][4398], DATA[0][4397], DATA[0][4396], DATA[0][4395], DATA[0][4394], DATA[0][4393], DATA[0][4392], DATA[0][4425], DATA[0][4424], DATA[0][4423], DATA[0][4422], DATA[0][4421], DATA[0][4420], DATA[0][4419], DATA[0][4418], DATA[0][4417], DATA[0][4416], DATA[0][4415], DATA[0][4414], DATA[0][4413], DATA[0][4412], DATA[0][4411], DATA[0][4410], DATA[0][4443], DATA[0][4442], DATA[0][4441], DATA[0][4440], DATA[0][4439], DATA[0][4438], DATA[0][4437], DATA[0][4436], DATA[0][4435], DATA[0][4434], DATA[0][4433], DATA[0][4432], DATA[0][4431], DATA[0][4430], DATA[0][4429], DATA[0][4428], DATA[0][4461], DATA[0][4460], DATA[0][4459], DATA[0][4458], DATA[0][4457], DATA[0][4456], DATA[0][4455], DATA[0][4454], DATA[0][4453], DATA[0][4452], DATA[0][4451], DATA[0][4450], DATA[0][4449], DATA[0][4448], DATA[0][4447], DATA[0][4446], DATA[0][4479], DATA[0][4478], DATA[0][4477], DATA[0][4476], DATA[0][4475], DATA[0][4474], DATA[0][4473], DATA[0][4472], DATA[0][4471], DATA[0][4470], DATA[0][4469], DATA[0][4468], DATA[0][4467], DATA[0][4466], DATA[0][4465], DATA[0][4464], DATA[0][4497], DATA[0][4496], DATA[0][4495], DATA[0][4494], DATA[0][4493], DATA[0][4492], DATA[0][4491], DATA[0][4490], DATA[0][4489], DATA[0][4488], DATA[0][4487], DATA[0][4486], DATA[0][4485], DATA[0][4484], DATA[0][4483], DATA[0][4482], DATA[0][4515], DATA[0][4514], DATA[0][4513], DATA[0][4512], DATA[0][4511], DATA[0][4510], DATA[0][4509], DATA[0][4508], DATA[0][4507], DATA[0][4506], DATA[0][4505], DATA[0][4504], DATA[0][4503], DATA[0][4502], DATA[0][4501], DATA[0][4500], DATA[0][4533], DATA[0][4532], DATA[0][4531], DATA[0][4530], DATA[0][4529], DATA[0][4528], DATA[0][4527], DATA[0][4526], DATA[0][4525], DATA[0][4524], DATA[0][4523], DATA[0][4522], DATA[0][4521], DATA[0][4520], DATA[0][4519], DATA[0][4518], DATA[0][4551], DATA[0][4550], DATA[0][4549], DATA[0][4548], DATA[0][4547], DATA[0][4546], DATA[0][4545], DATA[0][4544], DATA[0][4543], DATA[0][4542], DATA[0][4541], DATA[0][4540], DATA[0][4539], DATA[0][4538], DATA[0][4537], DATA[0][4536], DATA[0][4569], DATA[0][4568], DATA[0][4567], DATA[0][4566], DATA[0][4565], DATA[0][4564], DATA[0][4563], DATA[0][4562], DATA[0][4561], DATA[0][4560], DATA[0][4559], DATA[0][4558], DATA[0][4557], DATA[0][4556], DATA[0][4555], DATA[0][4554], DATA[0][4587], DATA[0][4586], DATA[0][4585], DATA[0][4584], DATA[0][4583], DATA[0][4582], DATA[0][4581], DATA[0][4580], DATA[0][4579], DATA[0][4578], DATA[0][4577], DATA[0][4576], DATA[0][4575], DATA[0][4574], DATA[0][4573], DATA[0][4572], DATA[0][4605], DATA[0][4604], DATA[0][4603], DATA[0][4602], DATA[0][4601], DATA[0][4600], DATA[0][4599], DATA[0][4598], DATA[0][4597], DATA[0][4596], DATA[0][4595], DATA[0][4594], DATA[0][4593], DATA[0][4592], DATA[0][4591], DATA[0][4590], DATA[0][4623], DATA[0][4622], DATA[0][4621], DATA[0][4620], DATA[0][4619], DATA[0][4618], DATA[0][4617], DATA[0][4616], DATA[0][4615], DATA[0][4614], DATA[0][4613], DATA[0][4612], DATA[0][4611], DATA[0][4610], DATA[0][4609], DATA[0][4608], DATA[0][4641], DATA[0][4640], DATA[0][4639], DATA[0][4638], DATA[0][4637], DATA[0][4636], DATA[0][4635], DATA[0][4634], DATA[0][4633], DATA[0][4632], DATA[0][4631], DATA[0][4630], DATA[0][4629], DATA[0][4628], DATA[0][4627], DATA[0][4626], DATA[0][4659], DATA[0][4658], DATA[0][4657], DATA[0][4656], DATA[0][4655], DATA[0][4654], DATA[0][4653], DATA[0][4652], DATA[0][4651], DATA[0][4650], DATA[0][4649], DATA[0][4648], DATA[0][4647], DATA[0][4646], DATA[0][4645], DATA[0][4644], DATA[0][4677], DATA[0][4676], DATA[0][4675], DATA[0][4674], DATA[0][4673], DATA[0][4672], DATA[0][4671], DATA[0][4670], DATA[0][4669], DATA[0][4668], DATA[0][4667], DATA[0][4666], DATA[0][4665], DATA[0][4664], DATA[0][4663], DATA[0][4662], DATA[0][4695], DATA[0][4694], DATA[0][4693], DATA[0][4692], DATA[0][4691], DATA[0][4690], DATA[0][4689], DATA[0][4688], DATA[0][4687], DATA[0][4686], DATA[0][4685], DATA[0][4684], DATA[0][4683], DATA[0][4682], DATA[0][4681], DATA[0][4680], DATA[0][4713], DATA[0][4712], DATA[0][4711], DATA[0][4710], DATA[0][4709], DATA[0][4708], DATA[0][4707], DATA[0][4706], DATA[0][4705], DATA[0][4704], DATA[0][4703], DATA[0][4702], DATA[0][4701], DATA[0][4700], DATA[0][4699], DATA[0][4698], DATA[0][4731], DATA[0][4730], DATA[0][4729], DATA[0][4728], DATA[0][4727], DATA[0][4726], DATA[0][4725], DATA[0][4724], DATA[0][4723], DATA[0][4722], DATA[0][4721], DATA[0][4720], DATA[0][4719], DATA[0][4718], DATA[0][4717], DATA[0][4716], DATA[0][4749], DATA[0][4748], DATA[0][4747], DATA[0][4746], DATA[0][4745], DATA[0][4744], DATA[0][4743], DATA[0][4742], DATA[0][4741], DATA[0][4740], DATA[0][4739], DATA[0][4738], DATA[0][4737], DATA[0][4736], DATA[0][4735], DATA[0][4734], DATA[0][4767], DATA[0][4766], DATA[0][4765], DATA[0][4764], DATA[0][4763], DATA[0][4762], DATA[0][4761], DATA[0][4760], DATA[0][4759], DATA[0][4758], DATA[0][4757], DATA[0][4756], DATA[0][4755], DATA[0][4754], DATA[0][4753], DATA[0][4752], DATA[0][4785], DATA[0][4784], DATA[0][4783], DATA[0][4782], DATA[0][4781], DATA[0][4780], DATA[0][4779], DATA[0][4778], DATA[0][4777], DATA[0][4776], DATA[0][4775], DATA[0][4774], DATA[0][4773], DATA[0][4772], DATA[0][4771], DATA[0][4770], DATA[0][4803], DATA[0][4802], DATA[0][4801], DATA[0][4800], DATA[0][4799], DATA[0][4798], DATA[0][4797], DATA[0][4796], DATA[0][4795], DATA[0][4794], DATA[0][4793], DATA[0][4792], DATA[0][4791], DATA[0][4790], DATA[0][4789], DATA[0][4788], DATA[0][4821], DATA[0][4820], DATA[0][4819], DATA[0][4818], DATA[0][4817], DATA[0][4816], DATA[0][4815], DATA[0][4814], DATA[0][4813], DATA[0][4812], DATA[0][4811], DATA[0][4810], DATA[0][4809], DATA[0][4808], DATA[0][4807], DATA[0][4806], DATA[0][4839], DATA[0][4838], DATA[0][4837], DATA[0][4836], DATA[0][4835], DATA[0][4834], DATA[0][4833], DATA[0][4832], DATA[0][4831], DATA[0][4830], DATA[0][4829], DATA[0][4828], DATA[0][4827], DATA[0][4826], DATA[0][4825], DATA[0][4824], DATA[0][4857], DATA[0][4856], DATA[0][4855], DATA[0][4854], DATA[0][4853], DATA[0][4852], DATA[0][4851], DATA[0][4850], DATA[0][4849], DATA[0][4848], DATA[0][4847], DATA[0][4846], DATA[0][4845], DATA[0][4844], DATA[0][4843], DATA[0][4842], DATA[0][4875], DATA[0][4874], DATA[0][4873], DATA[0][4872], DATA[0][4871], DATA[0][4870], DATA[0][4869], DATA[0][4868], DATA[0][4867], DATA[0][4866], DATA[0][4865], DATA[0][4864], DATA[0][4863], DATA[0][4862], DATA[0][4861], DATA[0][4860], DATA[0][4893], DATA[0][4892], DATA[0][4891], DATA[0][4890], DATA[0][4889], DATA[0][4888], DATA[0][4887], DATA[0][4886], DATA[0][4885], DATA[0][4884], DATA[0][4883], DATA[0][4882], DATA[0][4881], DATA[0][4880], DATA[0][4879], DATA[0][4878], DATA[0][4911], DATA[0][4910], DATA[0][4909], DATA[0][4908], DATA[0][4907], DATA[0][4906], DATA[0][4905], DATA[0][4904], DATA[0][4903], DATA[0][4902], DATA[0][4901], DATA[0][4900], DATA[0][4899], DATA[0][4898], DATA[0][4897], DATA[0][4896], DATA[0][4929], DATA[0][4928], DATA[0][4927], DATA[0][4926], DATA[0][4925], DATA[0][4924], DATA[0][4923], DATA[0][4922], DATA[0][4921], DATA[0][4920], DATA[0][4919], DATA[0][4918], DATA[0][4917], DATA[0][4916], DATA[0][4915], DATA[0][4914], DATA[0][4947], DATA[0][4946], DATA[0][4945], DATA[0][4944], DATA[0][4943], DATA[0][4942], DATA[0][4941], DATA[0][4940], DATA[0][4939], DATA[0][4938], DATA[0][4937], DATA[0][4936], DATA[0][4935], DATA[0][4934], DATA[0][4933], DATA[0][4932], DATA[0][4965], DATA[0][4964], DATA[0][4963], DATA[0][4962], DATA[0][4961], DATA[0][4960], DATA[0][4959], DATA[0][4958], DATA[0][4957], DATA[0][4956], DATA[0][4955], DATA[0][4954], DATA[0][4953], DATA[0][4952], DATA[0][4951], DATA[0][4950], DATA[0][4983], DATA[0][4982], DATA[0][4981], DATA[0][4980], DATA[0][4979], DATA[0][4978], DATA[0][4977], DATA[0][4976], DATA[0][4975], DATA[0][4974], DATA[0][4973], DATA[0][4972], DATA[0][4971], DATA[0][4970], DATA[0][4969], DATA[0][4968], DATA[0][5001], DATA[0][5000], DATA[0][4999], DATA[0][4998], DATA[0][4997], DATA[0][4996], DATA[0][4995], DATA[0][4994], DATA[0][4993], DATA[0][4992], DATA[0][4991], DATA[0][4990], DATA[0][4989], DATA[0][4988], DATA[0][4987], DATA[0][4986], DATA[0][5019], DATA[0][5018], DATA[0][5017], DATA[0][5016], DATA[0][5015], DATA[0][5014], DATA[0][5013], DATA[0][5012], DATA[0][5011], DATA[0][5010], DATA[0][5009], DATA[0][5008], DATA[0][5007], DATA[0][5006], DATA[0][5005], DATA[0][5004], DATA[0][5037], DATA[0][5036], DATA[0][5035], DATA[0][5034], DATA[0][5033], DATA[0][5032], DATA[0][5031], DATA[0][5030], DATA[0][5029], DATA[0][5028], DATA[0][5027], DATA[0][5026], DATA[0][5025], DATA[0][5024], DATA[0][5023], DATA[0][5022], DATA[0][5055], DATA[0][5054], DATA[0][5053], DATA[0][5052], DATA[0][5051], DATA[0][5050], DATA[0][5049], DATA[0][5048], DATA[0][5047], DATA[0][5046], DATA[0][5045], DATA[0][5044], DATA[0][5043], DATA[0][5042], DATA[0][5041], DATA[0][5040], DATA[0][5073], DATA[0][5072], DATA[0][5071], DATA[0][5070], DATA[0][5069], DATA[0][5068], DATA[0][5067], DATA[0][5066], DATA[0][5065], DATA[0][5064], DATA[0][5063], DATA[0][5062], DATA[0][5061], DATA[0][5060], DATA[0][5059], DATA[0][5058], DATA[0][5091], DATA[0][5090], DATA[0][5089], DATA[0][5088], DATA[0][5087], DATA[0][5086], DATA[0][5085], DATA[0][5084], DATA[0][5083], DATA[0][5082], DATA[0][5081], DATA[0][5080], DATA[0][5079], DATA[0][5078], DATA[0][5077], DATA[0][5076], DATA[0][5109], DATA[0][5108], DATA[0][5107], DATA[0][5106], DATA[0][5105], DATA[0][5104], DATA[0][5103], DATA[0][5102], DATA[0][5101], DATA[0][5100], DATA[0][5099], DATA[0][5098], DATA[0][5097], DATA[0][5096], DATA[0][5095], DATA[0][5094], DATA[0][5127], DATA[0][5126], DATA[0][5125], DATA[0][5124], DATA[0][5123], DATA[0][5122], DATA[0][5121], DATA[0][5120], DATA[0][5119], DATA[0][5118], DATA[0][5117], DATA[0][5116], DATA[0][5115], DATA[0][5114], DATA[0][5113], DATA[0][5112], DATA[0][5145], DATA[0][5144], DATA[0][5143], DATA[0][5142], DATA[0][5141], DATA[0][5140], DATA[0][5139], DATA[0][5138], DATA[0][5137], DATA[0][5136], DATA[0][5135], DATA[0][5134], DATA[0][5133], DATA[0][5132], DATA[0][5131], DATA[0][5130], DATA[0][5163], DATA[0][5162], DATA[0][5161], DATA[0][5160], DATA[0][5159], DATA[0][5158], DATA[0][5157], DATA[0][5156], DATA[0][5155], DATA[0][5154], DATA[0][5153], DATA[0][5152], DATA[0][5151], DATA[0][5150], DATA[0][5149], DATA[0][5148], DATA[0][5181], DATA[0][5180], DATA[0][5179], DATA[0][5178], DATA[0][5177], DATA[0][5176], DATA[0][5175], DATA[0][5174], DATA[0][5173], DATA[0][5172], DATA[0][5171], DATA[0][5170], DATA[0][5169], DATA[0][5168], DATA[0][5167], DATA[0][5166], DATA[0][5199], DATA[0][5198], DATA[0][5197], DATA[0][5196], DATA[0][5195], DATA[0][5194], DATA[0][5193], DATA[0][5192], DATA[0][5191], DATA[0][5190], DATA[0][5189], DATA[0][5188], DATA[0][5187], DATA[0][5186], DATA[0][5185], DATA[0][5184], DATA[0][5217], DATA[0][5216], DATA[0][5215], DATA[0][5214], DATA[0][5213], DATA[0][5212], DATA[0][5211], DATA[0][5210], DATA[0][5209], DATA[0][5208], DATA[0][5207], DATA[0][5206], DATA[0][5205], DATA[0][5204], DATA[0][5203], DATA[0][5202], DATA[0][5235], DATA[0][5234], DATA[0][5233], DATA[0][5232], DATA[0][5231], DATA[0][5230], DATA[0][5229], DATA[0][5228], DATA[0][5227], DATA[0][5226], DATA[0][5225], DATA[0][5224], DATA[0][5223], DATA[0][5222], DATA[0][5221], DATA[0][5220], DATA[0][5253], DATA[0][5252], DATA[0][5251], DATA[0][5250], DATA[0][5249], DATA[0][5248], DATA[0][5247], DATA[0][5246], DATA[0][5245], DATA[0][5244], DATA[0][5243], DATA[0][5242], DATA[0][5241], DATA[0][5240], DATA[0][5239], DATA[0][5238], DATA[0][5271], DATA[0][5270], DATA[0][5269], DATA[0][5268], DATA[0][5267], DATA[0][5266], DATA[0][5265], DATA[0][5264], DATA[0][5263], DATA[0][5262], DATA[0][5261], DATA[0][5260], DATA[0][5259], DATA[0][5258], DATA[0][5257], DATA[0][5256], DATA[0][5289], DATA[0][5288], DATA[0][5287], DATA[0][5286], DATA[0][5285], DATA[0][5284], DATA[0][5283], DATA[0][5282], DATA[0][5281], DATA[0][5280], DATA[0][5279], DATA[0][5278], DATA[0][5277], DATA[0][5276], DATA[0][5275], DATA[0][5274], DATA[0][5307], DATA[0][5306], DATA[0][5305], DATA[0][5304], DATA[0][5303], DATA[0][5302], DATA[0][5301], DATA[0][5300], DATA[0][5299], DATA[0][5298], DATA[0][5297], DATA[0][5296], DATA[0][5295], DATA[0][5294], DATA[0][5293], DATA[0][5292], DATA[0][5325], DATA[0][5324], DATA[0][5323], DATA[0][5322], DATA[0][5321], DATA[0][5320], DATA[0][5319], DATA[0][5318], DATA[0][5317], DATA[0][5316], DATA[0][5315], DATA[0][5314], DATA[0][5313], DATA[0][5312], DATA[0][5311], DATA[0][5310], DATA[0][5343], DATA[0][5342], DATA[0][5341], DATA[0][5340], DATA[0][5339], DATA[0][5338], DATA[0][5337], DATA[0][5336], DATA[0][5335], DATA[0][5334], DATA[0][5333], DATA[0][5332], DATA[0][5331], DATA[0][5330], DATA[0][5329], DATA[0][5328], DATA[0][5361], DATA[0][5360], DATA[0][5359], DATA[0][5358], DATA[0][5357], DATA[0][5356], DATA[0][5355], DATA[0][5354], DATA[0][5353], DATA[0][5352], DATA[0][5351], DATA[0][5350], DATA[0][5349], DATA[0][5348], DATA[0][5347], DATA[0][5346], DATA[0][5379], DATA[0][5378], DATA[0][5377], DATA[0][5376], DATA[0][5375], DATA[0][5374], DATA[0][5373], DATA[0][5372], DATA[0][5371], DATA[0][5370], DATA[0][5369], DATA[0][5368], DATA[0][5367], DATA[0][5366], DATA[0][5365], DATA[0][5364], DATA[0][5397], DATA[0][5396], DATA[0][5395], DATA[0][5394], DATA[0][5393], DATA[0][5392], DATA[0][5391], DATA[0][5390], DATA[0][5389], DATA[0][5388], DATA[0][5387], DATA[0][5386], DATA[0][5385], DATA[0][5384], DATA[0][5383], DATA[0][5382], DATA[0][5415], DATA[0][5414], DATA[0][5413], DATA[0][5412], DATA[0][5411], DATA[0][5410], DATA[0][5409], DATA[0][5408], DATA[0][5407], DATA[0][5406], DATA[0][5405], DATA[0][5404], DATA[0][5403], DATA[0][5402], DATA[0][5401], DATA[0][5400], DATA[0][5433], DATA[0][5432], DATA[0][5431], DATA[0][5430], DATA[0][5429], DATA[0][5428], DATA[0][5427], DATA[0][5426], DATA[0][5425], DATA[0][5424], DATA[0][5423], DATA[0][5422], DATA[0][5421], DATA[0][5420], DATA[0][5419], DATA[0][5418], DATA[0][5451], DATA[0][5450], DATA[0][5449], DATA[0][5448], DATA[0][5447], DATA[0][5446], DATA[0][5445], DATA[0][5444], DATA[0][5443], DATA[0][5442], DATA[0][5441], DATA[0][5440], DATA[0][5439], DATA[0][5438], DATA[0][5437], DATA[0][5436], DATA[0][5469], DATA[0][5468], DATA[0][5467], DATA[0][5466], DATA[0][5465], DATA[0][5464], DATA[0][5463], DATA[0][5462], DATA[0][5461], DATA[0][5460], DATA[0][5459], DATA[0][5458], DATA[0][5457], DATA[0][5456], DATA[0][5455], DATA[0][5454], DATA[0][5487], DATA[0][5486], DATA[0][5485], DATA[0][5484], DATA[0][5483], DATA[0][5482], DATA[0][5481], DATA[0][5480], DATA[0][5479], DATA[0][5478], DATA[0][5477], DATA[0][5476], DATA[0][5475], DATA[0][5474], DATA[0][5473], DATA[0][5472], DATA[0][5505], DATA[0][5504], DATA[0][5503], DATA[0][5502], DATA[0][5501], DATA[0][5500], DATA[0][5499], DATA[0][5498], DATA[0][5497], DATA[0][5496], DATA[0][5495], DATA[0][5494], DATA[0][5493], DATA[0][5492], DATA[0][5491], DATA[0][5490], DATA[0][5523], DATA[0][5522], DATA[0][5521], DATA[0][5520], DATA[0][5519], DATA[0][5518], DATA[0][5517], DATA[0][5516], DATA[0][5515], DATA[0][5514], DATA[0][5513], DATA[0][5512], DATA[0][5511], DATA[0][5510], DATA[0][5509], DATA[0][5508], DATA[0][5541], DATA[0][5540], DATA[0][5539], DATA[0][5538], DATA[0][5537], DATA[0][5536], DATA[0][5535], DATA[0][5534], DATA[0][5533], DATA[0][5532], DATA[0][5531], DATA[0][5530], DATA[0][5529], DATA[0][5528], DATA[0][5527], DATA[0][5526], DATA[0][5559], DATA[0][5558], DATA[0][5557], DATA[0][5556], DATA[0][5555], DATA[0][5554], DATA[0][5553], DATA[0][5552], DATA[0][5551], DATA[0][5550], DATA[0][5549], DATA[0][5548], DATA[0][5547], DATA[0][5546], DATA[0][5545], DATA[0][5544], DATA[0][5577], DATA[0][5576], DATA[0][5575], DATA[0][5574], DATA[0][5573], DATA[0][5572], DATA[0][5571], DATA[0][5570], DATA[0][5569], DATA[0][5568], DATA[0][5567], DATA[0][5566], DATA[0][5565], DATA[0][5564], DATA[0][5563], DATA[0][5562], DATA[0][5595], DATA[0][5594], DATA[0][5593], DATA[0][5592], DATA[0][5591], DATA[0][5590], DATA[0][5589], DATA[0][5588], DATA[0][5587], DATA[0][5586], DATA[0][5585], DATA[0][5584], DATA[0][5583], DATA[0][5582], DATA[0][5581], DATA[0][5580], DATA[0][5613], DATA[0][5612], DATA[0][5611], DATA[0][5610], DATA[0][5609], DATA[0][5608], DATA[0][5607], DATA[0][5606], DATA[0][5605], DATA[0][5604], DATA[0][5603], DATA[0][5602], DATA[0][5601], DATA[0][5600], DATA[0][5599], DATA[0][5598], DATA[0][5631], DATA[0][5630], DATA[0][5629], DATA[0][5628], DATA[0][5627], DATA[0][5626], DATA[0][5625], DATA[0][5624], DATA[0][5623], DATA[0][5622], DATA[0][5621], DATA[0][5620], DATA[0][5619], DATA[0][5618], DATA[0][5617], DATA[0][5616], DATA[0][5649], DATA[0][5648], DATA[0][5647], DATA[0][5646], DATA[0][5645], DATA[0][5644], DATA[0][5643], DATA[0][5642], DATA[0][5641], DATA[0][5640], DATA[0][5639], DATA[0][5638], DATA[0][5637], DATA[0][5636], DATA[0][5635], DATA[0][5634], DATA[0][5667], DATA[0][5666], DATA[0][5665], DATA[0][5664], DATA[0][5663], DATA[0][5662], DATA[0][5661], DATA[0][5660], DATA[0][5659], DATA[0][5658], DATA[0][5657], DATA[0][5656], DATA[0][5655], DATA[0][5654], DATA[0][5653], DATA[0][5652], DATA[0][5685], DATA[0][5684], DATA[0][5683], DATA[0][5682], DATA[0][5681], DATA[0][5680], DATA[0][5679], DATA[0][5678], DATA[0][5677], DATA[0][5676], DATA[0][5675], DATA[0][5674], DATA[0][5673], DATA[0][5672], DATA[0][5671], DATA[0][5670], DATA[0][5703], DATA[0][5702], DATA[0][5701], DATA[0][5700], DATA[0][5699], DATA[0][5698], DATA[0][5697], DATA[0][5696], DATA[0][5695], DATA[0][5694], DATA[0][5693], DATA[0][5692], DATA[0][5691], DATA[0][5690], DATA[0][5689], DATA[0][5688], DATA[0][5721], DATA[0][5720], DATA[0][5719], DATA[0][5718], DATA[0][5717], DATA[0][5716], DATA[0][5715], DATA[0][5714], DATA[0][5713], DATA[0][5712], DATA[0][5711], DATA[0][5710], DATA[0][5709], DATA[0][5708], DATA[0][5707], DATA[0][5706], DATA[0][5739], DATA[0][5738], DATA[0][5737], DATA[0][5736], DATA[0][5735], DATA[0][5734], DATA[0][5733], DATA[0][5732], DATA[0][5731], DATA[0][5730], DATA[0][5729], DATA[0][5728], DATA[0][5727], DATA[0][5726], DATA[0][5725], DATA[0][5724], DATA[0][5757], DATA[0][5756], DATA[0][5755], DATA[0][5754], DATA[0][5753], DATA[0][5752], DATA[0][5751], DATA[0][5750], DATA[0][5749], DATA[0][5748], DATA[0][5747], DATA[0][5746], DATA[0][5745], DATA[0][5744], DATA[0][5743], DATA[0][5742], DATA[0][5775], DATA[0][5774], DATA[0][5773], DATA[0][5772], DATA[0][5771], DATA[0][5770], DATA[0][5769], DATA[0][5768], DATA[0][5767], DATA[0][5766], DATA[0][5765], DATA[0][5764], DATA[0][5763], DATA[0][5762], DATA[0][5761], DATA[0][5760], DATA[0][5793], DATA[0][5792], DATA[0][5791], DATA[0][5790], DATA[0][5789], DATA[0][5788], DATA[0][5787], DATA[0][5786], DATA[0][5785], DATA[0][5784], DATA[0][5783], DATA[0][5782], DATA[0][5781], DATA[0][5780], DATA[0][5779], DATA[0][5778], DATA[0][5811], DATA[0][5810], DATA[0][5809], DATA[0][5808], DATA[0][5807], DATA[0][5806], DATA[0][5805], DATA[0][5804], DATA[0][5803], DATA[0][5802], DATA[0][5801], DATA[0][5800], DATA[0][5799], DATA[0][5798], DATA[0][5797], DATA[0][5796], DATA[0][5829], DATA[0][5828], DATA[0][5827], DATA[0][5826], DATA[0][5825], DATA[0][5824], DATA[0][5823], DATA[0][5822], DATA[0][5821], DATA[0][5820], DATA[0][5819], DATA[0][5818], DATA[0][5817], DATA[0][5816], DATA[0][5815], DATA[0][5814], DATA[0][5847], DATA[0][5846], DATA[0][5845], DATA[0][5844], DATA[0][5843], DATA[0][5842], DATA[0][5841], DATA[0][5840], DATA[0][5839], DATA[0][5838], DATA[0][5837], DATA[0][5836], DATA[0][5835], DATA[0][5834], DATA[0][5833], DATA[0][5832], DATA[0][5865], DATA[0][5864], DATA[0][5863], DATA[0][5862], DATA[0][5861], DATA[0][5860], DATA[0][5859], DATA[0][5858], DATA[0][5857], DATA[0][5856], DATA[0][5855], DATA[0][5854], DATA[0][5853], DATA[0][5852], DATA[0][5851], DATA[0][5850], DATA[0][5883], DATA[0][5882], DATA[0][5881], DATA[0][5880], DATA[0][5879], DATA[0][5878], DATA[0][5877], DATA[0][5876], DATA[0][5875], DATA[0][5874], DATA[0][5873], DATA[0][5872], DATA[0][5871], DATA[0][5870], DATA[0][5869], DATA[0][5868], DATA[0][5901], DATA[0][5900], DATA[0][5899], DATA[0][5898], DATA[0][5897], DATA[0][5896], DATA[0][5895], DATA[0][5894], DATA[0][5893], DATA[0][5892], DATA[0][5891], DATA[0][5890], DATA[0][5889], DATA[0][5888], DATA[0][5887], DATA[0][5886], DATA[0][5919], DATA[0][5918], DATA[0][5917], DATA[0][5916], DATA[0][5915], DATA[0][5914], DATA[0][5913], DATA[0][5912], DATA[0][5911], DATA[0][5910], DATA[0][5909], DATA[0][5908], DATA[0][5907], DATA[0][5906], DATA[0][5905], DATA[0][5904], DATA[0][5937], DATA[0][5936], DATA[0][5935], DATA[0][5934], DATA[0][5933], DATA[0][5932], DATA[0][5931], DATA[0][5930], DATA[0][5929], DATA[0][5928], DATA[0][5927], DATA[0][5926], DATA[0][5925], DATA[0][5924], DATA[0][5923], DATA[0][5922], DATA[0][5955], DATA[0][5954], DATA[0][5953], DATA[0][5952], DATA[0][5951], DATA[0][5950], DATA[0][5949], DATA[0][5948], DATA[0][5947], DATA[0][5946], DATA[0][5945], DATA[0][5944], DATA[0][5943], DATA[0][5942], DATA[0][5941], DATA[0][5940], DATA[0][5973], DATA[0][5972], DATA[0][5971], DATA[0][5970], DATA[0][5969], DATA[0][5968], DATA[0][5967], DATA[0][5966], DATA[0][5965], DATA[0][5964], DATA[0][5963], DATA[0][5962], DATA[0][5961], DATA[0][5960], DATA[0][5959], DATA[0][5958], DATA[0][5991], DATA[0][5990], DATA[0][5989], DATA[0][5988], DATA[0][5987], DATA[0][5986], DATA[0][5985], DATA[0][5984], DATA[0][5983], DATA[0][5982], DATA[0][5981], DATA[0][5980], DATA[0][5979], DATA[0][5978], DATA[0][5977], DATA[0][5976], DATA[0][6009], DATA[0][6008], DATA[0][6007], DATA[0][6006], DATA[0][6005], DATA[0][6004], DATA[0][6003], DATA[0][6002], DATA[0][6001], DATA[0][6000], DATA[0][5999], DATA[0][5998], DATA[0][5997], DATA[0][5996], DATA[0][5995], DATA[0][5994], DATA[0][6027], DATA[0][6026], DATA[0][6025], DATA[0][6024], DATA[0][6023], DATA[0][6022], DATA[0][6021], DATA[0][6020], DATA[0][6019], DATA[0][6018], DATA[0][6017], DATA[0][6016], DATA[0][6015], DATA[0][6014], DATA[0][6013], DATA[0][6012], DATA[0][6045], DATA[0][6044], DATA[0][6043], DATA[0][6042], DATA[0][6041], DATA[0][6040], DATA[0][6039], DATA[0][6038], DATA[0][6037], DATA[0][6036], DATA[0][6035], DATA[0][6034], DATA[0][6033], DATA[0][6032], DATA[0][6031], DATA[0][6030], DATA[0][6063], DATA[0][6062], DATA[0][6061], DATA[0][6060], DATA[0][6059], DATA[0][6058], DATA[0][6057], DATA[0][6056], DATA[0][6055], DATA[0][6054], DATA[0][6053], DATA[0][6052], DATA[0][6051], DATA[0][6050], DATA[0][6049], DATA[0][6048], DATA[0][6081], DATA[0][6080], DATA[0][6079], DATA[0][6078], DATA[0][6077], DATA[0][6076], DATA[0][6075], DATA[0][6074], DATA[0][6073], DATA[0][6072], DATA[0][6071], DATA[0][6070], DATA[0][6069], DATA[0][6068], DATA[0][6067], DATA[0][6066], DATA[0][6099], DATA[0][6098], DATA[0][6097], DATA[0][6096], DATA[0][6095], DATA[0][6094], DATA[0][6093], DATA[0][6092], DATA[0][6091], DATA[0][6090], DATA[0][6089], DATA[0][6088], DATA[0][6087], DATA[0][6086], DATA[0][6085], DATA[0][6084], DATA[0][6117], DATA[0][6116], DATA[0][6115], DATA[0][6114], DATA[0][6113], DATA[0][6112], DATA[0][6111], DATA[0][6110], DATA[0][6109], DATA[0][6108], DATA[0][6107], DATA[0][6106], DATA[0][6105], DATA[0][6104], DATA[0][6103], DATA[0][6102], DATA[0][6135], DATA[0][6134], DATA[0][6133], DATA[0][6132], DATA[0][6131], DATA[0][6130], DATA[0][6129], DATA[0][6128], DATA[0][6127], DATA[0][6126], DATA[0][6125], DATA[0][6124], DATA[0][6123], DATA[0][6122], DATA[0][6121], DATA[0][6120], DATA[0][6153], DATA[0][6152], DATA[0][6151], DATA[0][6150], DATA[0][6149], DATA[0][6148], DATA[0][6147], DATA[0][6146], DATA[0][6145], DATA[0][6144], DATA[0][6143], DATA[0][6142], DATA[0][6141], DATA[0][6140], DATA[0][6139], DATA[0][6138], DATA[0][6171], DATA[0][6170], DATA[0][6169], DATA[0][6168], DATA[0][6167], DATA[0][6166], DATA[0][6165], DATA[0][6164], DATA[0][6163], DATA[0][6162], DATA[0][6161], DATA[0][6160], DATA[0][6159], DATA[0][6158], DATA[0][6157], DATA[0][6156], DATA[0][6189], DATA[0][6188], DATA[0][6187], DATA[0][6186], DATA[0][6185], DATA[0][6184], DATA[0][6183], DATA[0][6182], DATA[0][6181], DATA[0][6180], DATA[0][6179], DATA[0][6178], DATA[0][6177], DATA[0][6176], DATA[0][6175], DATA[0][6174], DATA[0][6207], DATA[0][6206], DATA[0][6205], DATA[0][6204], DATA[0][6203], DATA[0][6202], DATA[0][6201], DATA[0][6200], DATA[0][6199], DATA[0][6198], DATA[0][6197], DATA[0][6196], DATA[0][6195], DATA[0][6194], DATA[0][6193], DATA[0][6192], DATA[0][6225], DATA[0][6224], DATA[0][6223], DATA[0][6222], DATA[0][6221], DATA[0][6220], DATA[0][6219], DATA[0][6218], DATA[0][6217], DATA[0][6216], DATA[0][6215], DATA[0][6214], DATA[0][6213], DATA[0][6212], DATA[0][6211], DATA[0][6210], DATA[0][6243], DATA[0][6242], DATA[0][6241], DATA[0][6240], DATA[0][6239], DATA[0][6238], DATA[0][6237], DATA[0][6236], DATA[0][6235], DATA[0][6234], DATA[0][6233], DATA[0][6232], DATA[0][6231], DATA[0][6230], DATA[0][6229], DATA[0][6228], DATA[0][6261], DATA[0][6260], DATA[0][6259], DATA[0][6258], DATA[0][6257], DATA[0][6256], DATA[0][6255], DATA[0][6254], DATA[0][6253], DATA[0][6252], DATA[0][6251], DATA[0][6250], DATA[0][6249], DATA[0][6248], DATA[0][6247], DATA[0][6246], DATA[0][6279], DATA[0][6278], DATA[0][6277], DATA[0][6276], DATA[0][6275], DATA[0][6274], DATA[0][6273], DATA[0][6272], DATA[0][6271], DATA[0][6270], DATA[0][6269], DATA[0][6268], DATA[0][6267], DATA[0][6266], DATA[0][6265], DATA[0][6264], DATA[0][6297], DATA[0][6296], DATA[0][6295], DATA[0][6294], DATA[0][6293], DATA[0][6292], DATA[0][6291], DATA[0][6290], DATA[0][6289], DATA[0][6288], DATA[0][6287], DATA[0][6286], DATA[0][6285], DATA[0][6284], DATA[0][6283], DATA[0][6282], DATA[0][6315], DATA[0][6314], DATA[0][6313], DATA[0][6312], DATA[0][6311], DATA[0][6310], DATA[0][6309], DATA[0][6308], DATA[0][6307], DATA[0][6306], DATA[0][6305], DATA[0][6304], DATA[0][6303], DATA[0][6302], DATA[0][6301], DATA[0][6300], DATA[0][6333], DATA[0][6332], DATA[0][6331], DATA[0][6330], DATA[0][6329], DATA[0][6328], DATA[0][6327], DATA[0][6326], DATA[0][6325], DATA[0][6324], DATA[0][6323], DATA[0][6322], DATA[0][6321], DATA[0][6320], DATA[0][6319], DATA[0][6318], DATA[0][6351], DATA[0][6350], DATA[0][6349], DATA[0][6348], DATA[0][6347], DATA[0][6346], DATA[0][6345], DATA[0][6344], DATA[0][6343], DATA[0][6342], DATA[0][6341], DATA[0][6340], DATA[0][6339], DATA[0][6338], DATA[0][6337], DATA[0][6336], DATA[0][6369], DATA[0][6368], DATA[0][6367], DATA[0][6366], DATA[0][6365], DATA[0][6364], DATA[0][6363], DATA[0][6362], DATA[0][6361], DATA[0][6360], DATA[0][6359], DATA[0][6358], DATA[0][6357], DATA[0][6356], DATA[0][6355], DATA[0][6354], DATA[0][6387], DATA[0][6386], DATA[0][6385], DATA[0][6384], DATA[0][6383], DATA[0][6382], DATA[0][6381], DATA[0][6380], DATA[0][6379], DATA[0][6378], DATA[0][6377], DATA[0][6376], DATA[0][6375], DATA[0][6374], DATA[0][6373], DATA[0][6372], DATA[0][6405], DATA[0][6404], DATA[0][6403], DATA[0][6402], DATA[0][6401], DATA[0][6400], DATA[0][6399], DATA[0][6398], DATA[0][6397], DATA[0][6396], DATA[0][6395], DATA[0][6394], DATA[0][6393], DATA[0][6392], DATA[0][6391], DATA[0][6390], DATA[0][6423], DATA[0][6422], DATA[0][6421], DATA[0][6420], DATA[0][6419], DATA[0][6418], DATA[0][6417], DATA[0][6416], DATA[0][6415], DATA[0][6414], DATA[0][6413], DATA[0][6412], DATA[0][6411], DATA[0][6410], DATA[0][6409], DATA[0][6408], DATA[0][6441], DATA[0][6440], DATA[0][6439], DATA[0][6438], DATA[0][6437], DATA[0][6436], DATA[0][6435], DATA[0][6434], DATA[0][6433], DATA[0][6432], DATA[0][6431], DATA[0][6430], DATA[0][6429], DATA[0][6428], DATA[0][6427], DATA[0][6426], DATA[0][6459], DATA[0][6458], DATA[0][6457], DATA[0][6456], DATA[0][6455], DATA[0][6454], DATA[0][6453], DATA[0][6452], DATA[0][6451], DATA[0][6450], DATA[0][6449], DATA[0][6448], DATA[0][6447], DATA[0][6446], DATA[0][6445], DATA[0][6444], DATA[0][6477], DATA[0][6476], DATA[0][6475], DATA[0][6474], DATA[0][6473], DATA[0][6472], DATA[0][6471], DATA[0][6470], DATA[0][6469], DATA[0][6468], DATA[0][6467], DATA[0][6466], DATA[0][6465], DATA[0][6464], DATA[0][6463], DATA[0][6462], DATA[0][6495], DATA[0][6494], DATA[0][6493], DATA[0][6492], DATA[0][6491], DATA[0][6490], DATA[0][6489], DATA[0][6488], DATA[0][6487], DATA[0][6486], DATA[0][6485], DATA[0][6484], DATA[0][6483], DATA[0][6482], DATA[0][6481], DATA[0][6480], DATA[0][6513], DATA[0][6512], DATA[0][6511], DATA[0][6510], DATA[0][6509], DATA[0][6508], DATA[0][6507], DATA[0][6506], DATA[0][6505], DATA[0][6504], DATA[0][6503], DATA[0][6502], DATA[0][6501], DATA[0][6500], DATA[0][6499], DATA[0][6498], DATA[0][6531], DATA[0][6530], DATA[0][6529], DATA[0][6528], DATA[0][6527], DATA[0][6526], DATA[0][6525], DATA[0][6524], DATA[0][6523], DATA[0][6522], DATA[0][6521], DATA[0][6520], DATA[0][6519], DATA[0][6518], DATA[0][6517], DATA[0][6516], DATA[0][6549], DATA[0][6548], DATA[0][6547], DATA[0][6546], DATA[0][6545], DATA[0][6544], DATA[0][6543], DATA[0][6542], DATA[0][6541], DATA[0][6540], DATA[0][6539], DATA[0][6538], DATA[0][6537], DATA[0][6536], DATA[0][6535], DATA[0][6534], DATA[0][6567], DATA[0][6566], DATA[0][6565], DATA[0][6564], DATA[0][6563], DATA[0][6562], DATA[0][6561], DATA[0][6560], DATA[0][6559], DATA[0][6558], DATA[0][6557], DATA[0][6556], DATA[0][6555], DATA[0][6554], DATA[0][6553], DATA[0][6552], DATA[0][6585], DATA[0][6584], DATA[0][6583], DATA[0][6582], DATA[0][6581], DATA[0][6580], DATA[0][6579], DATA[0][6578], DATA[0][6577], DATA[0][6576], DATA[0][6575], DATA[0][6574], DATA[0][6573], DATA[0][6572], DATA[0][6571], DATA[0][6570], DATA[0][6603], DATA[0][6602], DATA[0][6601], DATA[0][6600], DATA[0][6599], DATA[0][6598], DATA[0][6597], DATA[0][6596], DATA[0][6595], DATA[0][6594], DATA[0][6593], DATA[0][6592], DATA[0][6591], DATA[0][6590], DATA[0][6589], DATA[0][6588], DATA[0][6621], DATA[0][6620], DATA[0][6619], DATA[0][6618], DATA[0][6617], DATA[0][6616], DATA[0][6615], DATA[0][6614], DATA[0][6613], DATA[0][6612], DATA[0][6611], DATA[0][6610], DATA[0][6609], DATA[0][6608], DATA[0][6607], DATA[0][6606], DATA[0][6639], DATA[0][6638], DATA[0][6637], DATA[0][6636], DATA[0][6635], DATA[0][6634], DATA[0][6633], DATA[0][6632], DATA[0][6631], DATA[0][6630], DATA[0][6629], DATA[0][6628], DATA[0][6627], DATA[0][6626], DATA[0][6625], DATA[0][6624], DATA[0][6657], DATA[0][6656], DATA[0][6655], DATA[0][6654], DATA[0][6653], DATA[0][6652], DATA[0][6651], DATA[0][6650], DATA[0][6649], DATA[0][6648], DATA[0][6647], DATA[0][6646], DATA[0][6645], DATA[0][6644], DATA[0][6643], DATA[0][6642], DATA[0][6675], DATA[0][6674], DATA[0][6673], DATA[0][6672], DATA[0][6671], DATA[0][6670], DATA[0][6669], DATA[0][6668], DATA[0][6667], DATA[0][6666], DATA[0][6665], DATA[0][6664], DATA[0][6663], DATA[0][6662], DATA[0][6661], DATA[0][6660], DATA[0][6693], DATA[0][6692], DATA[0][6691], DATA[0][6690], DATA[0][6689], DATA[0][6688], DATA[0][6687], DATA[0][6686], DATA[0][6685], DATA[0][6684], DATA[0][6683], DATA[0][6682], DATA[0][6681], DATA[0][6680], DATA[0][6679], DATA[0][6678], DATA[0][6711], DATA[0][6710], DATA[0][6709], DATA[0][6708], DATA[0][6707], DATA[0][6706], DATA[0][6705], DATA[0][6704], DATA[0][6703], DATA[0][6702], DATA[0][6701], DATA[0][6700], DATA[0][6699], DATA[0][6698], DATA[0][6697], DATA[0][6696], DATA[0][6729], DATA[0][6728], DATA[0][6727], DATA[0][6726], DATA[0][6725], DATA[0][6724], DATA[0][6723], DATA[0][6722], DATA[0][6721], DATA[0][6720], DATA[0][6719], DATA[0][6718], DATA[0][6717], DATA[0][6716], DATA[0][6715], DATA[0][6714], DATA[0][6747], DATA[0][6746], DATA[0][6745], DATA[0][6744], DATA[0][6743], DATA[0][6742], DATA[0][6741], DATA[0][6740], DATA[0][6739], DATA[0][6738], DATA[0][6737], DATA[0][6736], DATA[0][6735], DATA[0][6734], DATA[0][6733], DATA[0][6732], DATA[0][6765], DATA[0][6764], DATA[0][6763], DATA[0][6762], DATA[0][6761], DATA[0][6760], DATA[0][6759], DATA[0][6758], DATA[0][6757], DATA[0][6756], DATA[0][6755], DATA[0][6754], DATA[0][6753], DATA[0][6752], DATA[0][6751], DATA[0][6750], DATA[0][6783], DATA[0][6782], DATA[0][6781], DATA[0][6780], DATA[0][6779], DATA[0][6778], DATA[0][6777], DATA[0][6776], DATA[0][6775], DATA[0][6774], DATA[0][6773], DATA[0][6772], DATA[0][6771], DATA[0][6770], DATA[0][6769], DATA[0][6768], DATA[0][6801], DATA[0][6800], DATA[0][6799], DATA[0][6798], DATA[0][6797], DATA[0][6796], DATA[0][6795], DATA[0][6794], DATA[0][6793], DATA[0][6792], DATA[0][6791], DATA[0][6790], DATA[0][6789], DATA[0][6788], DATA[0][6787], DATA[0][6786], DATA[0][6819], DATA[0][6818], DATA[0][6817], DATA[0][6816], DATA[0][6815], DATA[0][6814], DATA[0][6813], DATA[0][6812], DATA[0][6811], DATA[0][6810], DATA[0][6809], DATA[0][6808], DATA[0][6807], DATA[0][6806], DATA[0][6805], DATA[0][6804], DATA[0][6837], DATA[0][6836], DATA[0][6835], DATA[0][6834], DATA[0][6833], DATA[0][6832], DATA[0][6831], DATA[0][6830], DATA[0][6829], DATA[0][6828], DATA[0][6827], DATA[0][6826], DATA[0][6825], DATA[0][6824], DATA[0][6823], DATA[0][6822], DATA[0][6855], DATA[0][6854], DATA[0][6853], DATA[0][6852], DATA[0][6851], DATA[0][6850], DATA[0][6849], DATA[0][6848], DATA[0][6847], DATA[0][6846], DATA[0][6845], DATA[0][6844], DATA[0][6843], DATA[0][6842], DATA[0][6841], DATA[0][6840], DATA[0][6873], DATA[0][6872], DATA[0][6871], DATA[0][6870], DATA[0][6869], DATA[0][6868], DATA[0][6867], DATA[0][6866], DATA[0][6865], DATA[0][6864], DATA[0][6863], DATA[0][6862], DATA[0][6861], DATA[0][6860], DATA[0][6859], DATA[0][6858], DATA[0][6891], DATA[0][6890], DATA[0][6889], DATA[0][6888], DATA[0][6887], DATA[0][6886], DATA[0][6885], DATA[0][6884], DATA[0][6883], DATA[0][6882], DATA[0][6881], DATA[0][6880], DATA[0][6879], DATA[0][6878], DATA[0][6877], DATA[0][6876], DATA[0][6909], DATA[0][6908], DATA[0][6907], DATA[0][6906], DATA[0][6905], DATA[0][6904], DATA[0][6903], DATA[0][6902], DATA[0][6901], DATA[0][6900], DATA[0][6899], DATA[0][6898], DATA[0][6897], DATA[0][6896], DATA[0][6895], DATA[0][6894], DATA[0][6927], DATA[0][6926], DATA[0][6925], DATA[0][6924], DATA[0][6923], DATA[0][6922], DATA[0][6921], DATA[0][6920], DATA[0][6919], DATA[0][6918], DATA[0][6917], DATA[0][6916], DATA[0][6915], DATA[0][6914], DATA[0][6913], DATA[0][6912], DATA[0][6945], DATA[0][6944], DATA[0][6943], DATA[0][6942], DATA[0][6941], DATA[0][6940], DATA[0][6939], DATA[0][6938], DATA[0][6937], DATA[0][6936], DATA[0][6935], DATA[0][6934], DATA[0][6933], DATA[0][6932], DATA[0][6931], DATA[0][6930], DATA[0][6963], DATA[0][6962], DATA[0][6961], DATA[0][6960], DATA[0][6959], DATA[0][6958], DATA[0][6957], DATA[0][6956], DATA[0][6955], DATA[0][6954], DATA[0][6953], DATA[0][6952], DATA[0][6951], DATA[0][6950], DATA[0][6949], DATA[0][6948], DATA[0][6981], DATA[0][6980], DATA[0][6979], DATA[0][6978], DATA[0][6977], DATA[0][6976], DATA[0][6975], DATA[0][6974], DATA[0][6973], DATA[0][6972], DATA[0][6971], DATA[0][6970], DATA[0][6969], DATA[0][6968], DATA[0][6967], DATA[0][6966], DATA[0][6999], DATA[0][6998], DATA[0][6997], DATA[0][6996], DATA[0][6995], DATA[0][6994], DATA[0][6993], DATA[0][6992], DATA[0][6991], DATA[0][6990], DATA[0][6989], DATA[0][6988], DATA[0][6987], DATA[0][6986], DATA[0][6985], DATA[0][6984], DATA[0][7017], DATA[0][7016], DATA[0][7015], DATA[0][7014], DATA[0][7013], DATA[0][7012], DATA[0][7011], DATA[0][7010], DATA[0][7009], DATA[0][7008], DATA[0][7007], DATA[0][7006], DATA[0][7005], DATA[0][7004], DATA[0][7003], DATA[0][7002], DATA[0][7035], DATA[0][7034], DATA[0][7033], DATA[0][7032], DATA[0][7031], DATA[0][7030], DATA[0][7029], DATA[0][7028], DATA[0][7027], DATA[0][7026], DATA[0][7025], DATA[0][7024], DATA[0][7023], DATA[0][7022], DATA[0][7021], DATA[0][7020], DATA[0][7053], DATA[0][7052], DATA[0][7051], DATA[0][7050], DATA[0][7049], DATA[0][7048], DATA[0][7047], DATA[0][7046], DATA[0][7045], DATA[0][7044], DATA[0][7043], DATA[0][7042], DATA[0][7041], DATA[0][7040], DATA[0][7039], DATA[0][7038], DATA[0][7071], DATA[0][7070], DATA[0][7069], DATA[0][7068], DATA[0][7067], DATA[0][7066], DATA[0][7065], DATA[0][7064], DATA[0][7063], DATA[0][7062], DATA[0][7061], DATA[0][7060], DATA[0][7059], DATA[0][7058], DATA[0][7057], DATA[0][7056], DATA[0][7089], DATA[0][7088], DATA[0][7087], DATA[0][7086], DATA[0][7085], DATA[0][7084], DATA[0][7083], DATA[0][7082], DATA[0][7081], DATA[0][7080], DATA[0][7079], DATA[0][7078], DATA[0][7077], DATA[0][7076], DATA[0][7075], DATA[0][7074], DATA[0][7107], DATA[0][7106], DATA[0][7105], DATA[0][7104], DATA[0][7103], DATA[0][7102], DATA[0][7101], DATA[0][7100], DATA[0][7099], DATA[0][7098], DATA[0][7097], DATA[0][7096], DATA[0][7095], DATA[0][7094], DATA[0][7093], DATA[0][7092], DATA[0][7125], DATA[0][7124], DATA[0][7123], DATA[0][7122], DATA[0][7121], DATA[0][7120], DATA[0][7119], DATA[0][7118], DATA[0][7117], DATA[0][7116], DATA[0][7115], DATA[0][7114], DATA[0][7113], DATA[0][7112], DATA[0][7111], DATA[0][7110], DATA[0][7143], DATA[0][7142], DATA[0][7141], DATA[0][7140], DATA[0][7139], DATA[0][7138], DATA[0][7137], DATA[0][7136], DATA[0][7135], DATA[0][7134], DATA[0][7133], DATA[0][7132], DATA[0][7131], DATA[0][7130], DATA[0][7129], DATA[0][7128], DATA[0][7161], DATA[0][7160], DATA[0][7159], DATA[0][7158], DATA[0][7157], DATA[0][7156], DATA[0][7155], DATA[0][7154], DATA[0][7153], DATA[0][7152], DATA[0][7151], DATA[0][7150], DATA[0][7149], DATA[0][7148], DATA[0][7147], DATA[0][7146], DATA[0][7179], DATA[0][7178], DATA[0][7177], DATA[0][7176], DATA[0][7175], DATA[0][7174], DATA[0][7173], DATA[0][7172], DATA[0][7171], DATA[0][7170], DATA[0][7169], DATA[0][7168], DATA[0][7167], DATA[0][7166], DATA[0][7165], DATA[0][7164], DATA[0][7197], DATA[0][7196], DATA[0][7195], DATA[0][7194], DATA[0][7193], DATA[0][7192], DATA[0][7191], DATA[0][7190], DATA[0][7189], DATA[0][7188], DATA[0][7187], DATA[0][7186], DATA[0][7185], DATA[0][7184], DATA[0][7183], DATA[0][7182], DATA[0][7215], DATA[0][7214], DATA[0][7213], DATA[0][7212], DATA[0][7211], DATA[0][7210], DATA[0][7209], DATA[0][7208], DATA[0][7207], DATA[0][7206], DATA[0][7205], DATA[0][7204], DATA[0][7203], DATA[0][7202], DATA[0][7201], DATA[0][7200], DATA[0][7233], DATA[0][7232], DATA[0][7231], DATA[0][7230], DATA[0][7229], DATA[0][7228], DATA[0][7227], DATA[0][7226], DATA[0][7225], DATA[0][7224], DATA[0][7223], DATA[0][7222], DATA[0][7221], DATA[0][7220], DATA[0][7219], DATA[0][7218], DATA[0][7251], DATA[0][7250], DATA[0][7249], DATA[0][7248], DATA[0][7247], DATA[0][7246], DATA[0][7245], DATA[0][7244], DATA[0][7243], DATA[0][7242], DATA[0][7241], DATA[0][7240], DATA[0][7239], DATA[0][7238], DATA[0][7237], DATA[0][7236], DATA[0][7269], DATA[0][7268], DATA[0][7267], DATA[0][7266], DATA[0][7265], DATA[0][7264], DATA[0][7263], DATA[0][7262], DATA[0][7261], DATA[0][7260], DATA[0][7259], DATA[0][7258], DATA[0][7257], DATA[0][7256], DATA[0][7255], DATA[0][7254], DATA[0][7287], DATA[0][7286], DATA[0][7285], DATA[0][7284], DATA[0][7283], DATA[0][7282], DATA[0][7281], DATA[0][7280], DATA[0][7279], DATA[0][7278], DATA[0][7277], DATA[0][7276], DATA[0][7275], DATA[0][7274], DATA[0][7273], DATA[0][7272], DATA[0][7305], DATA[0][7304], DATA[0][7303], DATA[0][7302], DATA[0][7301], DATA[0][7300], DATA[0][7299], DATA[0][7298], DATA[0][7297], DATA[0][7296], DATA[0][7295], DATA[0][7294], DATA[0][7293], DATA[0][7292], DATA[0][7291], DATA[0][7290], DATA[0][7323], DATA[0][7322], DATA[0][7321], DATA[0][7320], DATA[0][7319], DATA[0][7318], DATA[0][7317], DATA[0][7316], DATA[0][7315], DATA[0][7314], DATA[0][7313], DATA[0][7312], DATA[0][7311], DATA[0][7310], DATA[0][7309], DATA[0][7308], DATA[0][7341], DATA[0][7340], DATA[0][7339], DATA[0][7338], DATA[0][7337], DATA[0][7336], DATA[0][7335], DATA[0][7334], DATA[0][7333], DATA[0][7332], DATA[0][7331], DATA[0][7330], DATA[0][7329], DATA[0][7328], DATA[0][7327], DATA[0][7326], DATA[0][7359], DATA[0][7358], DATA[0][7357], DATA[0][7356], DATA[0][7355], DATA[0][7354], DATA[0][7353], DATA[0][7352], DATA[0][7351], DATA[0][7350], DATA[0][7349], DATA[0][7348], DATA[0][7347], DATA[0][7346], DATA[0][7345], DATA[0][7344], DATA[0][7377], DATA[0][7376], DATA[0][7375], DATA[0][7374], DATA[0][7373], DATA[0][7372], DATA[0][7371], DATA[0][7370], DATA[0][7369], DATA[0][7368], DATA[0][7367], DATA[0][7366], DATA[0][7365], DATA[0][7364], DATA[0][7363], DATA[0][7362], DATA[0][7395], DATA[0][7394], DATA[0][7393], DATA[0][7392], DATA[0][7391], DATA[0][7390], DATA[0][7389], DATA[0][7388], DATA[0][7387], DATA[0][7386], DATA[0][7385], DATA[0][7384], DATA[0][7383], DATA[0][7382], DATA[0][7381], DATA[0][7380], DATA[0][7413], DATA[0][7412], DATA[0][7411], DATA[0][7410], DATA[0][7409], DATA[0][7408], DATA[0][7407], DATA[0][7406], DATA[0][7405], DATA[0][7404], DATA[0][7403], DATA[0][7402], DATA[0][7401], DATA[0][7400], DATA[0][7399], DATA[0][7398], DATA[0][7431], DATA[0][7430], DATA[0][7429], DATA[0][7428], DATA[0][7427], DATA[0][7426], DATA[0][7425], DATA[0][7424], DATA[0][7423], DATA[0][7422], DATA[0][7421], DATA[0][7420], DATA[0][7419], DATA[0][7418], DATA[0][7417], DATA[0][7416], DATA[0][7449], DATA[0][7448], DATA[0][7447], DATA[0][7446], DATA[0][7445], DATA[0][7444], DATA[0][7443], DATA[0][7442], DATA[0][7441], DATA[0][7440], DATA[0][7439], DATA[0][7438], DATA[0][7437], DATA[0][7436], DATA[0][7435], DATA[0][7434], DATA[0][7467], DATA[0][7466], DATA[0][7465], DATA[0][7464], DATA[0][7463], DATA[0][7462], DATA[0][7461], DATA[0][7460], DATA[0][7459], DATA[0][7458], DATA[0][7457], DATA[0][7456], DATA[0][7455], DATA[0][7454], DATA[0][7453], DATA[0][7452], DATA[0][7485], DATA[0][7484], DATA[0][7483], DATA[0][7482], DATA[0][7481], DATA[0][7480], DATA[0][7479], DATA[0][7478], DATA[0][7477], DATA[0][7476], DATA[0][7475], DATA[0][7474], DATA[0][7473], DATA[0][7472], DATA[0][7471], DATA[0][7470], DATA[0][7503], DATA[0][7502], DATA[0][7501], DATA[0][7500], DATA[0][7499], DATA[0][7498], DATA[0][7497], DATA[0][7496], DATA[0][7495], DATA[0][7494], DATA[0][7493], DATA[0][7492], DATA[0][7491], DATA[0][7490], DATA[0][7489], DATA[0][7488], DATA[0][7521], DATA[0][7520], DATA[0][7519], DATA[0][7518], DATA[0][7517], DATA[0][7516], DATA[0][7515], DATA[0][7514], DATA[0][7513], DATA[0][7512], DATA[0][7511], DATA[0][7510], DATA[0][7509], DATA[0][7508], DATA[0][7507], DATA[0][7506], DATA[0][7539], DATA[0][7538], DATA[0][7537], DATA[0][7536], DATA[0][7535], DATA[0][7534], DATA[0][7533], DATA[0][7532], DATA[0][7531], DATA[0][7530], DATA[0][7529], DATA[0][7528], DATA[0][7527], DATA[0][7526], DATA[0][7525], DATA[0][7524], DATA[0][7557], DATA[0][7556], DATA[0][7555], DATA[0][7554], DATA[0][7553], DATA[0][7552], DATA[0][7551], DATA[0][7550], DATA[0][7549], DATA[0][7548], DATA[0][7547], DATA[0][7546], DATA[0][7545], DATA[0][7544], DATA[0][7543], DATA[0][7542], DATA[0][7575], DATA[0][7574], DATA[0][7573], DATA[0][7572], DATA[0][7571], DATA[0][7570], DATA[0][7569], DATA[0][7568], DATA[0][7567], DATA[0][7566], DATA[0][7565], DATA[0][7564], DATA[0][7563], DATA[0][7562], DATA[0][7561], DATA[0][7560], DATA[0][7593], DATA[0][7592], DATA[0][7591], DATA[0][7590], DATA[0][7589], DATA[0][7588], DATA[0][7587], DATA[0][7586], DATA[0][7585], DATA[0][7584], DATA[0][7583], DATA[0][7582], DATA[0][7581], DATA[0][7580], DATA[0][7579], DATA[0][7578], DATA[0][7611], DATA[0][7610], DATA[0][7609], DATA[0][7608], DATA[0][7607], DATA[0][7606], DATA[0][7605], DATA[0][7604], DATA[0][7603], DATA[0][7602], DATA[0][7601], DATA[0][7600], DATA[0][7599], DATA[0][7598], DATA[0][7597], DATA[0][7596], DATA[0][7629], DATA[0][7628], DATA[0][7627], DATA[0][7626], DATA[0][7625], DATA[0][7624], DATA[0][7623], DATA[0][7622], DATA[0][7621], DATA[0][7620], DATA[0][7619], DATA[0][7618], DATA[0][7617], DATA[0][7616], DATA[0][7615], DATA[0][7614], DATA[0][7647], DATA[0][7646], DATA[0][7645], DATA[0][7644], DATA[0][7643], DATA[0][7642], DATA[0][7641], DATA[0][7640], DATA[0][7639], DATA[0][7638], DATA[0][7637], DATA[0][7636], DATA[0][7635], DATA[0][7634], DATA[0][7633], DATA[0][7632], DATA[0][7665], DATA[0][7664], DATA[0][7663], DATA[0][7662], DATA[0][7661], DATA[0][7660], DATA[0][7659], DATA[0][7658], DATA[0][7657], DATA[0][7656], DATA[0][7655], DATA[0][7654], DATA[0][7653], DATA[0][7652], DATA[0][7651], DATA[0][7650], DATA[0][7683], DATA[0][7682], DATA[0][7681], DATA[0][7680], DATA[0][7679], DATA[0][7678], DATA[0][7677], DATA[0][7676], DATA[0][7675], DATA[0][7674], DATA[0][7673], DATA[0][7672], DATA[0][7671], DATA[0][7670], DATA[0][7669], DATA[0][7668], DATA[0][7701], DATA[0][7700], DATA[0][7699], DATA[0][7698], DATA[0][7697], DATA[0][7696], DATA[0][7695], DATA[0][7694], DATA[0][7693], DATA[0][7692], DATA[0][7691], DATA[0][7690], DATA[0][7689], DATA[0][7688], DATA[0][7687], DATA[0][7686], DATA[0][7719], DATA[0][7718], DATA[0][7717], DATA[0][7716], DATA[0][7715], DATA[0][7714], DATA[0][7713], DATA[0][7712], DATA[0][7711], DATA[0][7710], DATA[0][7709], DATA[0][7708], DATA[0][7707], DATA[0][7706], DATA[0][7705], DATA[0][7704], DATA[0][7737], DATA[0][7736], DATA[0][7735], DATA[0][7734], DATA[0][7733], DATA[0][7732], DATA[0][7731], DATA[0][7730], DATA[0][7729], DATA[0][7728], DATA[0][7727], DATA[0][7726], DATA[0][7725], DATA[0][7724], DATA[0][7723], DATA[0][7722], DATA[0][7755], DATA[0][7754], DATA[0][7753], DATA[0][7752], DATA[0][7751], DATA[0][7750], DATA[0][7749], DATA[0][7748], DATA[0][7747], DATA[0][7746], DATA[0][7745], DATA[0][7744], DATA[0][7743], DATA[0][7742], DATA[0][7741], DATA[0][7740], DATA[0][7773], DATA[0][7772], DATA[0][7771], DATA[0][7770], DATA[0][7769], DATA[0][7768], DATA[0][7767], DATA[0][7766], DATA[0][7765], DATA[0][7764], DATA[0][7763], DATA[0][7762], DATA[0][7761], DATA[0][7760], DATA[0][7759], DATA[0][7758], DATA[0][7791], DATA[0][7790], DATA[0][7789], DATA[0][7788], DATA[0][7787], DATA[0][7786], DATA[0][7785], DATA[0][7784], DATA[0][7783], DATA[0][7782], DATA[0][7781], DATA[0][7780], DATA[0][7779], DATA[0][7778], DATA[0][7777], DATA[0][7776], DATA[0][7809], DATA[0][7808], DATA[0][7807], DATA[0][7806], DATA[0][7805], DATA[0][7804], DATA[0][7803], DATA[0][7802], DATA[0][7801], DATA[0][7800], DATA[0][7799], DATA[0][7798], DATA[0][7797], DATA[0][7796], DATA[0][7795], DATA[0][7794], DATA[0][7827], DATA[0][7826], DATA[0][7825], DATA[0][7824], DATA[0][7823], DATA[0][7822], DATA[0][7821], DATA[0][7820], DATA[0][7819], DATA[0][7818], DATA[0][7817], DATA[0][7816], DATA[0][7815], DATA[0][7814], DATA[0][7813], DATA[0][7812], DATA[0][7845], DATA[0][7844], DATA[0][7843], DATA[0][7842], DATA[0][7841], DATA[0][7840], DATA[0][7839], DATA[0][7838], DATA[0][7837], DATA[0][7836], DATA[0][7835], DATA[0][7834], DATA[0][7833], DATA[0][7832], DATA[0][7831], DATA[0][7830], DATA[0][7863], DATA[0][7862], DATA[0][7861], DATA[0][7860], DATA[0][7859], DATA[0][7858], DATA[0][7857], DATA[0][7856], DATA[0][7855], DATA[0][7854], DATA[0][7853], DATA[0][7852], DATA[0][7851], DATA[0][7850], DATA[0][7849], DATA[0][7848], DATA[0][7881], DATA[0][7880], DATA[0][7879], DATA[0][7878], DATA[0][7877], DATA[0][7876], DATA[0][7875], DATA[0][7874], DATA[0][7873], DATA[0][7872], DATA[0][7871], DATA[0][7870], DATA[0][7869], DATA[0][7868], DATA[0][7867], DATA[0][7866], DATA[0][7899], DATA[0][7898], DATA[0][7897], DATA[0][7896], DATA[0][7895], DATA[0][7894], DATA[0][7893], DATA[0][7892], DATA[0][7891], DATA[0][7890], DATA[0][7889], DATA[0][7888], DATA[0][7887], DATA[0][7886], DATA[0][7885], DATA[0][7884], DATA[0][7917], DATA[0][7916], DATA[0][7915], DATA[0][7914], DATA[0][7913], DATA[0][7912], DATA[0][7911], DATA[0][7910], DATA[0][7909], DATA[0][7908], DATA[0][7907], DATA[0][7906], DATA[0][7905], DATA[0][7904], DATA[0][7903], DATA[0][7902], DATA[0][7935], DATA[0][7934], DATA[0][7933], DATA[0][7932], DATA[0][7931], DATA[0][7930], DATA[0][7929], DATA[0][7928], DATA[0][7927], DATA[0][7926], DATA[0][7925], DATA[0][7924], DATA[0][7923], DATA[0][7922], DATA[0][7921], DATA[0][7920], DATA[0][7953], DATA[0][7952], DATA[0][7951], DATA[0][7950], DATA[0][7949], DATA[0][7948], DATA[0][7947], DATA[0][7946], DATA[0][7945], DATA[0][7944], DATA[0][7943], DATA[0][7942], DATA[0][7941], DATA[0][7940], DATA[0][7939], DATA[0][7938], DATA[0][7971], DATA[0][7970], DATA[0][7969], DATA[0][7968], DATA[0][7967], DATA[0][7966], DATA[0][7965], DATA[0][7964], DATA[0][7963], DATA[0][7962], DATA[0][7961], DATA[0][7960], DATA[0][7959], DATA[0][7958], DATA[0][7957], DATA[0][7956], DATA[0][7989], DATA[0][7988], DATA[0][7987], DATA[0][7986], DATA[0][7985], DATA[0][7984], DATA[0][7983], DATA[0][7982], DATA[0][7981], DATA[0][7980], DATA[0][7979], DATA[0][7978], DATA[0][7977], DATA[0][7976], DATA[0][7975], DATA[0][7974], DATA[0][8007], DATA[0][8006], DATA[0][8005], DATA[0][8004], DATA[0][8003], DATA[0][8002], DATA[0][8001], DATA[0][8000], DATA[0][7999], DATA[0][7998], DATA[0][7997], DATA[0][7996], DATA[0][7995], DATA[0][7994], DATA[0][7993], DATA[0][7992], DATA[0][8025], DATA[0][8024], DATA[0][8023], DATA[0][8022], DATA[0][8021], DATA[0][8020], DATA[0][8019], DATA[0][8018], DATA[0][8017], DATA[0][8016], DATA[0][8015], DATA[0][8014], DATA[0][8013], DATA[0][8012], DATA[0][8011], DATA[0][8010], DATA[0][8043], DATA[0][8042], DATA[0][8041], DATA[0][8040], DATA[0][8039], DATA[0][8038], DATA[0][8037], DATA[0][8036], DATA[0][8035], DATA[0][8034], DATA[0][8033], DATA[0][8032], DATA[0][8031], DATA[0][8030], DATA[0][8029], DATA[0][8028], DATA[0][8061], DATA[0][8060], DATA[0][8059], DATA[0][8058], DATA[0][8057], DATA[0][8056], DATA[0][8055], DATA[0][8054], DATA[0][8053], DATA[0][8052], DATA[0][8051], DATA[0][8050], DATA[0][8049], DATA[0][8048], DATA[0][8047], DATA[0][8046], DATA[0][8079], DATA[0][8078], DATA[0][8077], DATA[0][8076], DATA[0][8075], DATA[0][8074], DATA[0][8073], DATA[0][8072], DATA[0][8071], DATA[0][8070], DATA[0][8069], DATA[0][8068], DATA[0][8067], DATA[0][8066], DATA[0][8065], DATA[0][8064], DATA[0][8097], DATA[0][8096], DATA[0][8095], DATA[0][8094], DATA[0][8093], DATA[0][8092], DATA[0][8091], DATA[0][8090], DATA[0][8089], DATA[0][8088], DATA[0][8087], DATA[0][8086], DATA[0][8085], DATA[0][8084], DATA[0][8083], DATA[0][8082], DATA[0][8115], DATA[0][8114], DATA[0][8113], DATA[0][8112], DATA[0][8111], DATA[0][8110], DATA[0][8109], DATA[0][8108], DATA[0][8107], DATA[0][8106], DATA[0][8105], DATA[0][8104], DATA[0][8103], DATA[0][8102], DATA[0][8101], DATA[0][8100], DATA[0][8133], DATA[0][8132], DATA[0][8131], DATA[0][8130], DATA[0][8129], DATA[0][8128], DATA[0][8127], DATA[0][8126], DATA[0][8125], DATA[0][8124], DATA[0][8123], DATA[0][8122], DATA[0][8121], DATA[0][8120], DATA[0][8119], DATA[0][8118], DATA[0][8151], DATA[0][8150], DATA[0][8149], DATA[0][8148], DATA[0][8147], DATA[0][8146], DATA[0][8145], DATA[0][8144], DATA[0][8143], DATA[0][8142], DATA[0][8141], DATA[0][8140], DATA[0][8139], DATA[0][8138], DATA[0][8137], DATA[0][8136], DATA[0][8169], DATA[0][8168], DATA[0][8167], DATA[0][8166], DATA[0][8165], DATA[0][8164], DATA[0][8163], DATA[0][8162], DATA[0][8161], DATA[0][8160], DATA[0][8159], DATA[0][8158], DATA[0][8157], DATA[0][8156], DATA[0][8155], DATA[0][8154], DATA[0][8187], DATA[0][8186], DATA[0][8185], DATA[0][8184], DATA[0][8183], DATA[0][8182], DATA[0][8181], DATA[0][8180], DATA[0][8179], DATA[0][8178], DATA[0][8177], DATA[0][8176], DATA[0][8175], DATA[0][8174], DATA[0][8173], DATA[0][8172], DATA[0][8205], DATA[0][8204], DATA[0][8203], DATA[0][8202], DATA[0][8201], DATA[0][8200], DATA[0][8199], DATA[0][8198], DATA[0][8197], DATA[0][8196], DATA[0][8195], DATA[0][8194], DATA[0][8193], DATA[0][8192], DATA[0][8191], DATA[0][8190], DATA[0][8223], DATA[0][8222], DATA[0][8221], DATA[0][8220], DATA[0][8219], DATA[0][8218], DATA[0][8217], DATA[0][8216], DATA[0][8215], DATA[0][8214], DATA[0][8213], DATA[0][8212], DATA[0][8211], DATA[0][8210], DATA[0][8209], DATA[0][8208], DATA[0][8241], DATA[0][8240], DATA[0][8239], DATA[0][8238], DATA[0][8237], DATA[0][8236], DATA[0][8235], DATA[0][8234], DATA[0][8233], DATA[0][8232], DATA[0][8231], DATA[0][8230], DATA[0][8229], DATA[0][8228], DATA[0][8227], DATA[0][8226], DATA[0][8259], DATA[0][8258], DATA[0][8257], DATA[0][8256], DATA[0][8255], DATA[0][8254], DATA[0][8253], DATA[0][8252], DATA[0][8251], DATA[0][8250], DATA[0][8249], DATA[0][8248], DATA[0][8247], DATA[0][8246], DATA[0][8245], DATA[0][8244], DATA[0][8277], DATA[0][8276], DATA[0][8275], DATA[0][8274], DATA[0][8273], DATA[0][8272], DATA[0][8271], DATA[0][8270], DATA[0][8269], DATA[0][8268], DATA[0][8267], DATA[0][8266], DATA[0][8265], DATA[0][8264], DATA[0][8263], DATA[0][8262], DATA[0][8295], DATA[0][8294], DATA[0][8293], DATA[0][8292], DATA[0][8291], DATA[0][8290], DATA[0][8289], DATA[0][8288], DATA[0][8287], DATA[0][8286], DATA[0][8285], DATA[0][8284], DATA[0][8283], DATA[0][8282], DATA[0][8281], DATA[0][8280], DATA[0][8313], DATA[0][8312], DATA[0][8311], DATA[0][8310], DATA[0][8309], DATA[0][8308], DATA[0][8307], DATA[0][8306], DATA[0][8305], DATA[0][8304], DATA[0][8303], DATA[0][8302], DATA[0][8301], DATA[0][8300], DATA[0][8299], DATA[0][8298], DATA[0][8331], DATA[0][8330], DATA[0][8329], DATA[0][8328], DATA[0][8327], DATA[0][8326], DATA[0][8325], DATA[0][8324], DATA[0][8323], DATA[0][8322], DATA[0][8321], DATA[0][8320], DATA[0][8319], DATA[0][8318], DATA[0][8317], DATA[0][8316], DATA[0][8349], DATA[0][8348], DATA[0][8347], DATA[0][8346], DATA[0][8345], DATA[0][8344], DATA[0][8343], DATA[0][8342], DATA[0][8341], DATA[0][8340], DATA[0][8339], DATA[0][8338], DATA[0][8337], DATA[0][8336], DATA[0][8335], DATA[0][8334], DATA[0][8367], DATA[0][8366], DATA[0][8365], DATA[0][8364], DATA[0][8363], DATA[0][8362], DATA[0][8361], DATA[0][8360], DATA[0][8359], DATA[0][8358], DATA[0][8357], DATA[0][8356], DATA[0][8355], DATA[0][8354], DATA[0][8353], DATA[0][8352], DATA[0][8385], DATA[0][8384], DATA[0][8383], DATA[0][8382], DATA[0][8381], DATA[0][8380], DATA[0][8379], DATA[0][8378], DATA[0][8377], DATA[0][8376], DATA[0][8375], DATA[0][8374], DATA[0][8373], DATA[0][8372], DATA[0][8371], DATA[0][8370], DATA[0][8403], DATA[0][8402], DATA[0][8401], DATA[0][8400], DATA[0][8399], DATA[0][8398], DATA[0][8397], DATA[0][8396], DATA[0][8395], DATA[0][8394], DATA[0][8393], DATA[0][8392], DATA[0][8391], DATA[0][8390], DATA[0][8389], DATA[0][8388], DATA[0][8421], DATA[0][8420], DATA[0][8419], DATA[0][8418], DATA[0][8417], DATA[0][8416], DATA[0][8415], DATA[0][8414], DATA[0][8413], DATA[0][8412], DATA[0][8411], DATA[0][8410], DATA[0][8409], DATA[0][8408], DATA[0][8407], DATA[0][8406], DATA[0][8439], DATA[0][8438], DATA[0][8437], DATA[0][8436], DATA[0][8435], DATA[0][8434], DATA[0][8433], DATA[0][8432], DATA[0][8431], DATA[0][8430], DATA[0][8429], DATA[0][8428], DATA[0][8427], DATA[0][8426], DATA[0][8425], DATA[0][8424], DATA[0][8457], DATA[0][8456], DATA[0][8455], DATA[0][8454], DATA[0][8453], DATA[0][8452], DATA[0][8451], DATA[0][8450], DATA[0][8449], DATA[0][8448], DATA[0][8447], DATA[0][8446], DATA[0][8445], DATA[0][8444], DATA[0][8443], DATA[0][8442], DATA[0][8475], DATA[0][8474], DATA[0][8473], DATA[0][8472], DATA[0][8471], DATA[0][8470], DATA[0][8469], DATA[0][8468], DATA[0][8467], DATA[0][8466], DATA[0][8465], DATA[0][8464], DATA[0][8463], DATA[0][8462], DATA[0][8461], DATA[0][8460], DATA[0][8493], DATA[0][8492], DATA[0][8491], DATA[0][8490], DATA[0][8489], DATA[0][8488], DATA[0][8487], DATA[0][8486], DATA[0][8485], DATA[0][8484], DATA[0][8483], DATA[0][8482], DATA[0][8481], DATA[0][8480], DATA[0][8479], DATA[0][8478], DATA[0][8511], DATA[0][8510], DATA[0][8509], DATA[0][8508], DATA[0][8507], DATA[0][8506], DATA[0][8505], DATA[0][8504], DATA[0][8503], DATA[0][8502], DATA[0][8501], DATA[0][8500], DATA[0][8499], DATA[0][8498], DATA[0][8497], DATA[0][8496], DATA[0][8529], DATA[0][8528], DATA[0][8527], DATA[0][8526], DATA[0][8525], DATA[0][8524], DATA[0][8523], DATA[0][8522], DATA[0][8521], DATA[0][8520], DATA[0][8519], DATA[0][8518], DATA[0][8517], DATA[0][8516], DATA[0][8515], DATA[0][8514], DATA[0][8547], DATA[0][8546], DATA[0][8545], DATA[0][8544], DATA[0][8543], DATA[0][8542], DATA[0][8541], DATA[0][8540], DATA[0][8539], DATA[0][8538], DATA[0][8537], DATA[0][8536], DATA[0][8535], DATA[0][8534], DATA[0][8533], DATA[0][8532], DATA[0][8565], DATA[0][8564], DATA[0][8563], DATA[0][8562], DATA[0][8561], DATA[0][8560], DATA[0][8559], DATA[0][8558], DATA[0][8557], DATA[0][8556], DATA[0][8555], DATA[0][8554], DATA[0][8553], DATA[0][8552], DATA[0][8551], DATA[0][8550], DATA[0][8583], DATA[0][8582], DATA[0][8581], DATA[0][8580], DATA[0][8579], DATA[0][8578], DATA[0][8577], DATA[0][8576], DATA[0][8575], DATA[0][8574], DATA[0][8573], DATA[0][8572], DATA[0][8571], DATA[0][8570], DATA[0][8569], DATA[0][8568], DATA[0][8601], DATA[0][8600], DATA[0][8599], DATA[0][8598], DATA[0][8597], DATA[0][8596], DATA[0][8595], DATA[0][8594], DATA[0][8593], DATA[0][8592], DATA[0][8591], DATA[0][8590], DATA[0][8589], DATA[0][8588], DATA[0][8587], DATA[0][8586], DATA[0][8619], DATA[0][8618], DATA[0][8617], DATA[0][8616], DATA[0][8615], DATA[0][8614], DATA[0][8613], DATA[0][8612], DATA[0][8611], DATA[0][8610], DATA[0][8609], DATA[0][8608], DATA[0][8607], DATA[0][8606], DATA[0][8605], DATA[0][8604], DATA[0][8637], DATA[0][8636], DATA[0][8635], DATA[0][8634], DATA[0][8633], DATA[0][8632], DATA[0][8631], DATA[0][8630], DATA[0][8629], DATA[0][8628], DATA[0][8627], DATA[0][8626], DATA[0][8625], DATA[0][8624], DATA[0][8623], DATA[0][8622], DATA[0][8655], DATA[0][8654], DATA[0][8653], DATA[0][8652], DATA[0][8651], DATA[0][8650], DATA[0][8649], DATA[0][8648], DATA[0][8647], DATA[0][8646], DATA[0][8645], DATA[0][8644], DATA[0][8643], DATA[0][8642], DATA[0][8641], DATA[0][8640], DATA[0][8673], DATA[0][8672], DATA[0][8671], DATA[0][8670], DATA[0][8669], DATA[0][8668], DATA[0][8667], DATA[0][8666], DATA[0][8665], DATA[0][8664], DATA[0][8663], DATA[0][8662], DATA[0][8661], DATA[0][8660], DATA[0][8659], DATA[0][8658], DATA[0][8691], DATA[0][8690], DATA[0][8689], DATA[0][8688], DATA[0][8687], DATA[0][8686], DATA[0][8685], DATA[0][8684], DATA[0][8683], DATA[0][8682], DATA[0][8681], DATA[0][8680], DATA[0][8679], DATA[0][8678], DATA[0][8677], DATA[0][8676], DATA[0][8709], DATA[0][8708], DATA[0][8707], DATA[0][8706], DATA[0][8705], DATA[0][8704], DATA[0][8703], DATA[0][8702], DATA[0][8701], DATA[0][8700], DATA[0][8699], DATA[0][8698], DATA[0][8697], DATA[0][8696], DATA[0][8695], DATA[0][8694], DATA[0][8727], DATA[0][8726], DATA[0][8725], DATA[0][8724], DATA[0][8723], DATA[0][8722], DATA[0][8721], DATA[0][8720], DATA[0][8719], DATA[0][8718], DATA[0][8717], DATA[0][8716], DATA[0][8715], DATA[0][8714], DATA[0][8713], DATA[0][8712], DATA[0][8745], DATA[0][8744], DATA[0][8743], DATA[0][8742], DATA[0][8741], DATA[0][8740], DATA[0][8739], DATA[0][8738], DATA[0][8737], DATA[0][8736], DATA[0][8735], DATA[0][8734], DATA[0][8733], DATA[0][8732], DATA[0][8731], DATA[0][8730], DATA[0][8763], DATA[0][8762], DATA[0][8761], DATA[0][8760], DATA[0][8759], DATA[0][8758], DATA[0][8757], DATA[0][8756], DATA[0][8755], DATA[0][8754], DATA[0][8753], DATA[0][8752], DATA[0][8751], DATA[0][8750], DATA[0][8749], DATA[0][8748], DATA[0][8781], DATA[0][8780], DATA[0][8779], DATA[0][8778], DATA[0][8777], DATA[0][8776], DATA[0][8775], DATA[0][8774], DATA[0][8773], DATA[0][8772], DATA[0][8771], DATA[0][8770], DATA[0][8769], DATA[0][8768], DATA[0][8767], DATA[0][8766], DATA[0][8799], DATA[0][8798], DATA[0][8797], DATA[0][8796], DATA[0][8795], DATA[0][8794], DATA[0][8793], DATA[0][8792], DATA[0][8791], DATA[0][8790], DATA[0][8789], DATA[0][8788], DATA[0][8787], DATA[0][8786], DATA[0][8785], DATA[0][8784], DATA[0][8817], DATA[0][8816], DATA[0][8815], DATA[0][8814], DATA[0][8813], DATA[0][8812], DATA[0][8811], DATA[0][8810], DATA[0][8809], DATA[0][8808], DATA[0][8807], DATA[0][8806], DATA[0][8805], DATA[0][8804], DATA[0][8803], DATA[0][8802], DATA[0][8835], DATA[0][8834], DATA[0][8833], DATA[0][8832], DATA[0][8831], DATA[0][8830], DATA[0][8829], DATA[0][8828], DATA[0][8827], DATA[0][8826], DATA[0][8825], DATA[0][8824], DATA[0][8823], DATA[0][8822], DATA[0][8821], DATA[0][8820], DATA[0][8853], DATA[0][8852], DATA[0][8851], DATA[0][8850], DATA[0][8849], DATA[0][8848], DATA[0][8847], DATA[0][8846], DATA[0][8845], DATA[0][8844], DATA[0][8843], DATA[0][8842], DATA[0][8841], DATA[0][8840], DATA[0][8839], DATA[0][8838], DATA[0][8871], DATA[0][8870], DATA[0][8869], DATA[0][8868], DATA[0][8867], DATA[0][8866], DATA[0][8865], DATA[0][8864], DATA[0][8863], DATA[0][8862], DATA[0][8861], DATA[0][8860], DATA[0][8859], DATA[0][8858], DATA[0][8857], DATA[0][8856], DATA[0][8889], DATA[0][8888], DATA[0][8887], DATA[0][8886], DATA[0][8885], DATA[0][8884], DATA[0][8883], DATA[0][8882], DATA[0][8881], DATA[0][8880], DATA[0][8879], DATA[0][8878], DATA[0][8877], DATA[0][8876], DATA[0][8875], DATA[0][8874], DATA[0][8907], DATA[0][8906], DATA[0][8905], DATA[0][8904], DATA[0][8903], DATA[0][8902], DATA[0][8901], DATA[0][8900], DATA[0][8899], DATA[0][8898], DATA[0][8897], DATA[0][8896], DATA[0][8895], DATA[0][8894], DATA[0][8893], DATA[0][8892], DATA[0][8925], DATA[0][8924], DATA[0][8923], DATA[0][8922], DATA[0][8921], DATA[0][8920], DATA[0][8919], DATA[0][8918], DATA[0][8917], DATA[0][8916], DATA[0][8915], DATA[0][8914], DATA[0][8913], DATA[0][8912], DATA[0][8911], DATA[0][8910], DATA[0][8943], DATA[0][8942], DATA[0][8941], DATA[0][8940], DATA[0][8939], DATA[0][8938], DATA[0][8937], DATA[0][8936], DATA[0][8935], DATA[0][8934], DATA[0][8933], DATA[0][8932], DATA[0][8931], DATA[0][8930], DATA[0][8929], DATA[0][8928], DATA[0][8961], DATA[0][8960], DATA[0][8959], DATA[0][8958], DATA[0][8957], DATA[0][8956], DATA[0][8955], DATA[0][8954], DATA[0][8953], DATA[0][8952], DATA[0][8951], DATA[0][8950], DATA[0][8949], DATA[0][8948], DATA[0][8947], DATA[0][8946], DATA[0][8979], DATA[0][8978], DATA[0][8977], DATA[0][8976], DATA[0][8975], DATA[0][8974], DATA[0][8973], DATA[0][8972], DATA[0][8971], DATA[0][8970], DATA[0][8969], DATA[0][8968], DATA[0][8967], DATA[0][8966], DATA[0][8965], DATA[0][8964], DATA[0][8997], DATA[0][8996], DATA[0][8995], DATA[0][8994], DATA[0][8993], DATA[0][8992], DATA[0][8991], DATA[0][8990], DATA[0][8989], DATA[0][8988], DATA[0][8987], DATA[0][8986], DATA[0][8985], DATA[0][8984], DATA[0][8983], DATA[0][8982], DATA[0][9015], DATA[0][9014], DATA[0][9013], DATA[0][9012], DATA[0][9011], DATA[0][9010], DATA[0][9009], DATA[0][9008], DATA[0][9007], DATA[0][9006], DATA[0][9005], DATA[0][9004], DATA[0][9003], DATA[0][9002], DATA[0][9001], DATA[0][9000], DATA[0][9033], DATA[0][9032], DATA[0][9031], DATA[0][9030], DATA[0][9029], DATA[0][9028], DATA[0][9027], DATA[0][9026], DATA[0][9025], DATA[0][9024], DATA[0][9023], DATA[0][9022], DATA[0][9021], DATA[0][9020], DATA[0][9019], DATA[0][9018], DATA[0][9051], DATA[0][9050], DATA[0][9049], DATA[0][9048], DATA[0][9047], DATA[0][9046], DATA[0][9045], DATA[0][9044], DATA[0][9043], DATA[0][9042], DATA[0][9041], DATA[0][9040], DATA[0][9039], DATA[0][9038], DATA[0][9037], DATA[0][9036], DATA[0][9069], DATA[0][9068], DATA[0][9067], DATA[0][9066], DATA[0][9065], DATA[0][9064], DATA[0][9063], DATA[0][9062], DATA[0][9061], DATA[0][9060], DATA[0][9059], DATA[0][9058], DATA[0][9057], DATA[0][9056], DATA[0][9055], DATA[0][9054], DATA[0][9087], DATA[0][9086], DATA[0][9085], DATA[0][9084], DATA[0][9083], DATA[0][9082], DATA[0][9081], DATA[0][9080], DATA[0][9079], DATA[0][9078], DATA[0][9077], DATA[0][9076], DATA[0][9075], DATA[0][9074], DATA[0][9073], DATA[0][9072], DATA[0][9105], DATA[0][9104], DATA[0][9103], DATA[0][9102], DATA[0][9101], DATA[0][9100], DATA[0][9099], DATA[0][9098], DATA[0][9097], DATA[0][9096], DATA[0][9095], DATA[0][9094], DATA[0][9093], DATA[0][9092], DATA[0][9091], DATA[0][9090], DATA[0][9123], DATA[0][9122], DATA[0][9121], DATA[0][9120], DATA[0][9119], DATA[0][9118], DATA[0][9117], DATA[0][9116], DATA[0][9115], DATA[0][9114], DATA[0][9113], DATA[0][9112], DATA[0][9111], DATA[0][9110], DATA[0][9109], DATA[0][9108], DATA[0][9141], DATA[0][9140], DATA[0][9139], DATA[0][9138], DATA[0][9137], DATA[0][9136], DATA[0][9135], DATA[0][9134], DATA[0][9133], DATA[0][9132], DATA[0][9131], DATA[0][9130], DATA[0][9129], DATA[0][9128], DATA[0][9127], DATA[0][9126], DATA[0][9159], DATA[0][9158], DATA[0][9157], DATA[0][9156], DATA[0][9155], DATA[0][9154], DATA[0][9153], DATA[0][9152], DATA[0][9151], DATA[0][9150], DATA[0][9149], DATA[0][9148], DATA[0][9147], DATA[0][9146], DATA[0][9145], DATA[0][9144], DATA[0][9177], DATA[0][9176], DATA[0][9175], DATA[0][9174], DATA[0][9173], DATA[0][9172], DATA[0][9171], DATA[0][9170], DATA[0][9169], DATA[0][9168], DATA[0][9167], DATA[0][9166], DATA[0][9165], DATA[0][9164], DATA[0][9163], DATA[0][9162], DATA[0][9195], DATA[0][9194], DATA[0][9193], DATA[0][9192], DATA[0][9191], DATA[0][9190], DATA[0][9189], DATA[0][9188], DATA[0][9187], DATA[0][9186], DATA[0][9185], DATA[0][9184], DATA[0][9183], DATA[0][9182], DATA[0][9181], DATA[0][9180], DATA[0][9213], DATA[0][9212], DATA[0][9211], DATA[0][9210], DATA[0][9209], DATA[0][9208], DATA[0][9207], DATA[0][9206], DATA[0][9205], DATA[0][9204], DATA[0][9203], DATA[0][9202], DATA[0][9201], DATA[0][9200], DATA[0][9199], DATA[0][9198], DATA[0][9231], DATA[0][9230], DATA[0][9229], DATA[0][9228], DATA[0][9227], DATA[0][9226], DATA[0][9225], DATA[0][9224], DATA[0][9223], DATA[0][9222], DATA[0][9221], DATA[0][9220], DATA[0][9219], DATA[0][9218], DATA[0][9217], DATA[0][9216], DATA[0][9249], DATA[0][9248], DATA[0][9247], DATA[0][9246], DATA[0][9245], DATA[0][9244], DATA[0][9243], DATA[0][9242], DATA[0][9241], DATA[0][9240], DATA[0][9239], DATA[0][9238], DATA[0][9237], DATA[0][9236], DATA[0][9235], DATA[0][9234], DATA[0][9267], DATA[0][9266], DATA[0][9265], DATA[0][9264], DATA[0][9263], DATA[0][9262], DATA[0][9261], DATA[0][9260], DATA[0][9259], DATA[0][9258], DATA[0][9257], DATA[0][9256], DATA[0][9255], DATA[0][9254], DATA[0][9253], DATA[0][9252], DATA[0][9285], DATA[0][9284], DATA[0][9283], DATA[0][9282], DATA[0][9281], DATA[0][9280], DATA[0][9279], DATA[0][9278], DATA[0][9277], DATA[0][9276], DATA[0][9275], DATA[0][9274], DATA[0][9273], DATA[0][9272], DATA[0][9271], DATA[0][9270], DATA[0][9303], DATA[0][9302], DATA[0][9301], DATA[0][9300], DATA[0][9299], DATA[0][9298], DATA[0][9297], DATA[0][9296], DATA[0][9295], DATA[0][9294], DATA[0][9293], DATA[0][9292], DATA[0][9291], DATA[0][9290], DATA[0][9289], DATA[0][9288], DATA[0][9321], DATA[0][9320], DATA[0][9319], DATA[0][9318], DATA[0][9317], DATA[0][9316], DATA[0][9315], DATA[0][9314], DATA[0][9313], DATA[0][9312], DATA[0][9311], DATA[0][9310], DATA[0][9309], DATA[0][9308], DATA[0][9307], DATA[0][9306], DATA[0][9339], DATA[0][9338], DATA[0][9337], DATA[0][9336], DATA[0][9335], DATA[0][9334], DATA[0][9333], DATA[0][9332], DATA[0][9331], DATA[0][9330], DATA[0][9329], DATA[0][9328], DATA[0][9327], DATA[0][9326], DATA[0][9325], DATA[0][9324], DATA[0][9357], DATA[0][9356], DATA[0][9355], DATA[0][9354], DATA[0][9353], DATA[0][9352], DATA[0][9351], DATA[0][9350], DATA[0][9349], DATA[0][9348], DATA[0][9347], DATA[0][9346], DATA[0][9345], DATA[0][9344], DATA[0][9343], DATA[0][9342]];
				attribute DATAP @[DATA[0][161], DATA[0][160], DATA[0][179], DATA[0][178], DATA[0][197], DATA[0][196], DATA[0][215], DATA[0][214], DATA[0][233], DATA[0][232], DATA[0][251], DATA[0][250], DATA[0][269], DATA[0][268], DATA[0][287], DATA[0][286], DATA[0][305], DATA[0][304], DATA[0][323], DATA[0][322], DATA[0][341], DATA[0][340], DATA[0][359], DATA[0][358], DATA[0][377], DATA[0][376], DATA[0][395], DATA[0][394], DATA[0][413], DATA[0][412], DATA[0][431], DATA[0][430], DATA[0][449], DATA[0][448], DATA[0][467], DATA[0][466], DATA[0][485], DATA[0][484], DATA[0][503], DATA[0][502], DATA[0][521], DATA[0][520], DATA[0][539], DATA[0][538], DATA[0][557], DATA[0][556], DATA[0][575], DATA[0][574], DATA[0][593], DATA[0][592], DATA[0][611], DATA[0][610], DATA[0][629], DATA[0][628], DATA[0][647], DATA[0][646], DATA[0][665], DATA[0][664], DATA[0][683], DATA[0][682], DATA[0][701], DATA[0][700], DATA[0][719], DATA[0][718], DATA[0][737], DATA[0][736], DATA[0][755], DATA[0][754], DATA[0][773], DATA[0][772], DATA[0][791], DATA[0][790], DATA[0][809], DATA[0][808], DATA[0][827], DATA[0][826], DATA[0][845], DATA[0][844], DATA[0][863], DATA[0][862], DATA[0][881], DATA[0][880], DATA[0][899], DATA[0][898], DATA[0][917], DATA[0][916], DATA[0][935], DATA[0][934], DATA[0][953], DATA[0][952], DATA[0][971], DATA[0][970], DATA[0][989], DATA[0][988], DATA[0][1007], DATA[0][1006], DATA[0][1025], DATA[0][1024], DATA[0][1043], DATA[0][1042], DATA[0][1061], DATA[0][1060], DATA[0][1079], DATA[0][1078], DATA[0][1097], DATA[0][1096], DATA[0][1115], DATA[0][1114], DATA[0][1133], DATA[0][1132], DATA[0][1151], DATA[0][1150], DATA[0][1169], DATA[0][1168], DATA[0][1187], DATA[0][1186], DATA[0][1205], DATA[0][1204], DATA[0][1223], DATA[0][1222], DATA[0][1241], DATA[0][1240], DATA[0][1259], DATA[0][1258], DATA[0][1277], DATA[0][1276], DATA[0][1295], DATA[0][1294], DATA[0][1313], DATA[0][1312], DATA[0][1331], DATA[0][1330], DATA[0][1349], DATA[0][1348], DATA[0][1367], DATA[0][1366], DATA[0][1385], DATA[0][1384], DATA[0][1403], DATA[0][1402], DATA[0][1421], DATA[0][1420], DATA[0][1439], DATA[0][1438], DATA[0][1457], DATA[0][1456], DATA[0][1475], DATA[0][1474], DATA[0][1493], DATA[0][1492], DATA[0][1511], DATA[0][1510], DATA[0][1529], DATA[0][1528], DATA[0][1547], DATA[0][1546], DATA[0][1565], DATA[0][1564], DATA[0][1583], DATA[0][1582], DATA[0][1601], DATA[0][1600], DATA[0][1619], DATA[0][1618], DATA[0][1637], DATA[0][1636], DATA[0][1655], DATA[0][1654], DATA[0][1673], DATA[0][1672], DATA[0][1691], DATA[0][1690], DATA[0][1709], DATA[0][1708], DATA[0][1727], DATA[0][1726], DATA[0][1745], DATA[0][1744], DATA[0][1763], DATA[0][1762], DATA[0][1781], DATA[0][1780], DATA[0][1799], DATA[0][1798], DATA[0][1817], DATA[0][1816], DATA[0][1835], DATA[0][1834], DATA[0][1853], DATA[0][1852], DATA[0][1871], DATA[0][1870], DATA[0][1889], DATA[0][1888], DATA[0][1907], DATA[0][1906], DATA[0][1925], DATA[0][1924], DATA[0][1943], DATA[0][1942], DATA[0][1961], DATA[0][1960], DATA[0][1979], DATA[0][1978], DATA[0][1997], DATA[0][1996], DATA[0][2015], DATA[0][2014], DATA[0][2033], DATA[0][2032], DATA[0][2051], DATA[0][2050], DATA[0][2069], DATA[0][2068], DATA[0][2087], DATA[0][2086], DATA[0][2105], DATA[0][2104], DATA[0][2123], DATA[0][2122], DATA[0][2141], DATA[0][2140], DATA[0][2159], DATA[0][2158], DATA[0][2177], DATA[0][2176], DATA[0][2195], DATA[0][2194], DATA[0][2213], DATA[0][2212], DATA[0][2231], DATA[0][2230], DATA[0][2249], DATA[0][2248], DATA[0][2267], DATA[0][2266], DATA[0][2285], DATA[0][2284], DATA[0][2303], DATA[0][2302], DATA[0][2321], DATA[0][2320], DATA[0][2339], DATA[0][2338], DATA[0][2357], DATA[0][2356], DATA[0][2375], DATA[0][2374], DATA[0][2393], DATA[0][2392], DATA[0][2411], DATA[0][2410], DATA[0][2429], DATA[0][2428], DATA[0][2447], DATA[0][2446], DATA[0][2465], DATA[0][2464], DATA[0][2483], DATA[0][2482], DATA[0][2501], DATA[0][2500], DATA[0][2519], DATA[0][2518], DATA[0][2537], DATA[0][2536], DATA[0][2555], DATA[0][2554], DATA[0][2573], DATA[0][2572], DATA[0][2591], DATA[0][2590], DATA[0][2609], DATA[0][2608], DATA[0][2627], DATA[0][2626], DATA[0][2645], DATA[0][2644], DATA[0][2663], DATA[0][2662], DATA[0][2681], DATA[0][2680], DATA[0][2699], DATA[0][2698], DATA[0][2717], DATA[0][2716], DATA[0][2735], DATA[0][2734], DATA[0][2753], DATA[0][2752], DATA[0][2771], DATA[0][2770], DATA[0][2789], DATA[0][2788], DATA[0][2807], DATA[0][2806], DATA[0][2825], DATA[0][2824], DATA[0][2843], DATA[0][2842], DATA[0][2861], DATA[0][2860], DATA[0][2879], DATA[0][2878], DATA[0][2897], DATA[0][2896], DATA[0][2915], DATA[0][2914], DATA[0][2933], DATA[0][2932], DATA[0][2951], DATA[0][2950], DATA[0][2969], DATA[0][2968], DATA[0][2987], DATA[0][2986], DATA[0][3005], DATA[0][3004], DATA[0][3023], DATA[0][3022], DATA[0][3041], DATA[0][3040], DATA[0][3059], DATA[0][3058], DATA[0][3077], DATA[0][3076], DATA[0][3095], DATA[0][3094], DATA[0][3113], DATA[0][3112], DATA[0][3131], DATA[0][3130], DATA[0][3149], DATA[0][3148], DATA[0][3167], DATA[0][3166], DATA[0][3185], DATA[0][3184], DATA[0][3203], DATA[0][3202], DATA[0][3221], DATA[0][3220], DATA[0][3239], DATA[0][3238], DATA[0][3257], DATA[0][3256], DATA[0][3275], DATA[0][3274], DATA[0][3293], DATA[0][3292], DATA[0][3311], DATA[0][3310], DATA[0][3329], DATA[0][3328], DATA[0][3347], DATA[0][3346], DATA[0][3365], DATA[0][3364], DATA[0][3383], DATA[0][3382], DATA[0][3401], DATA[0][3400], DATA[0][3419], DATA[0][3418], DATA[0][3437], DATA[0][3436], DATA[0][3455], DATA[0][3454], DATA[0][3473], DATA[0][3472], DATA[0][3491], DATA[0][3490], DATA[0][3509], DATA[0][3508], DATA[0][3527], DATA[0][3526], DATA[0][3545], DATA[0][3544], DATA[0][3563], DATA[0][3562], DATA[0][3581], DATA[0][3580], DATA[0][3599], DATA[0][3598], DATA[0][3617], DATA[0][3616], DATA[0][3635], DATA[0][3634], DATA[0][3653], DATA[0][3652], DATA[0][3671], DATA[0][3670], DATA[0][3689], DATA[0][3688], DATA[0][3707], DATA[0][3706], DATA[0][3725], DATA[0][3724], DATA[0][3743], DATA[0][3742], DATA[0][3761], DATA[0][3760], DATA[0][3779], DATA[0][3778], DATA[0][3797], DATA[0][3796], DATA[0][3815], DATA[0][3814], DATA[0][3833], DATA[0][3832], DATA[0][3851], DATA[0][3850], DATA[0][3869], DATA[0][3868], DATA[0][3887], DATA[0][3886], DATA[0][3905], DATA[0][3904], DATA[0][3923], DATA[0][3922], DATA[0][3941], DATA[0][3940], DATA[0][3959], DATA[0][3958], DATA[0][3977], DATA[0][3976], DATA[0][3995], DATA[0][3994], DATA[0][4013], DATA[0][4012], DATA[0][4031], DATA[0][4030], DATA[0][4049], DATA[0][4048], DATA[0][4067], DATA[0][4066], DATA[0][4085], DATA[0][4084], DATA[0][4103], DATA[0][4102], DATA[0][4121], DATA[0][4120], DATA[0][4139], DATA[0][4138], DATA[0][4157], DATA[0][4156], DATA[0][4175], DATA[0][4174], DATA[0][4193], DATA[0][4192], DATA[0][4211], DATA[0][4210], DATA[0][4229], DATA[0][4228], DATA[0][4247], DATA[0][4246], DATA[0][4265], DATA[0][4264], DATA[0][4283], DATA[0][4282], DATA[0][4301], DATA[0][4300], DATA[0][4319], DATA[0][4318], DATA[0][4337], DATA[0][4336], DATA[0][4355], DATA[0][4354], DATA[0][4373], DATA[0][4372], DATA[0][4391], DATA[0][4390], DATA[0][4409], DATA[0][4408], DATA[0][4427], DATA[0][4426], DATA[0][4445], DATA[0][4444], DATA[0][4463], DATA[0][4462], DATA[0][4481], DATA[0][4480], DATA[0][4499], DATA[0][4498], DATA[0][4517], DATA[0][4516], DATA[0][4535], DATA[0][4534], DATA[0][4553], DATA[0][4552], DATA[0][4571], DATA[0][4570], DATA[0][4589], DATA[0][4588], DATA[0][4607], DATA[0][4606], DATA[0][4625], DATA[0][4624], DATA[0][4643], DATA[0][4642], DATA[0][4661], DATA[0][4660], DATA[0][4679], DATA[0][4678], DATA[0][4697], DATA[0][4696], DATA[0][4715], DATA[0][4714], DATA[0][4733], DATA[0][4732], DATA[0][4751], DATA[0][4750], DATA[0][4769], DATA[0][4768], DATA[0][4787], DATA[0][4786], DATA[0][4805], DATA[0][4804], DATA[0][4823], DATA[0][4822], DATA[0][4841], DATA[0][4840], DATA[0][4859], DATA[0][4858], DATA[0][4877], DATA[0][4876], DATA[0][4895], DATA[0][4894], DATA[0][4913], DATA[0][4912], DATA[0][4931], DATA[0][4930], DATA[0][4949], DATA[0][4948], DATA[0][4967], DATA[0][4966], DATA[0][4985], DATA[0][4984], DATA[0][5003], DATA[0][5002], DATA[0][5021], DATA[0][5020], DATA[0][5039], DATA[0][5038], DATA[0][5057], DATA[0][5056], DATA[0][5075], DATA[0][5074], DATA[0][5093], DATA[0][5092], DATA[0][5111], DATA[0][5110], DATA[0][5129], DATA[0][5128], DATA[0][5147], DATA[0][5146], DATA[0][5165], DATA[0][5164], DATA[0][5183], DATA[0][5182], DATA[0][5201], DATA[0][5200], DATA[0][5219], DATA[0][5218], DATA[0][5237], DATA[0][5236], DATA[0][5255], DATA[0][5254], DATA[0][5273], DATA[0][5272], DATA[0][5291], DATA[0][5290], DATA[0][5309], DATA[0][5308], DATA[0][5327], DATA[0][5326], DATA[0][5345], DATA[0][5344], DATA[0][5363], DATA[0][5362], DATA[0][5381], DATA[0][5380], DATA[0][5399], DATA[0][5398], DATA[0][5417], DATA[0][5416], DATA[0][5435], DATA[0][5434], DATA[0][5453], DATA[0][5452], DATA[0][5471], DATA[0][5470], DATA[0][5489], DATA[0][5488], DATA[0][5507], DATA[0][5506], DATA[0][5525], DATA[0][5524], DATA[0][5543], DATA[0][5542], DATA[0][5561], DATA[0][5560], DATA[0][5579], DATA[0][5578], DATA[0][5597], DATA[0][5596], DATA[0][5615], DATA[0][5614], DATA[0][5633], DATA[0][5632], DATA[0][5651], DATA[0][5650], DATA[0][5669], DATA[0][5668], DATA[0][5687], DATA[0][5686], DATA[0][5705], DATA[0][5704], DATA[0][5723], DATA[0][5722], DATA[0][5741], DATA[0][5740], DATA[0][5759], DATA[0][5758], DATA[0][5777], DATA[0][5776], DATA[0][5795], DATA[0][5794], DATA[0][5813], DATA[0][5812], DATA[0][5831], DATA[0][5830], DATA[0][5849], DATA[0][5848], DATA[0][5867], DATA[0][5866], DATA[0][5885], DATA[0][5884], DATA[0][5903], DATA[0][5902], DATA[0][5921], DATA[0][5920], DATA[0][5939], DATA[0][5938], DATA[0][5957], DATA[0][5956], DATA[0][5975], DATA[0][5974], DATA[0][5993], DATA[0][5992], DATA[0][6011], DATA[0][6010], DATA[0][6029], DATA[0][6028], DATA[0][6047], DATA[0][6046], DATA[0][6065], DATA[0][6064], DATA[0][6083], DATA[0][6082], DATA[0][6101], DATA[0][6100], DATA[0][6119], DATA[0][6118], DATA[0][6137], DATA[0][6136], DATA[0][6155], DATA[0][6154], DATA[0][6173], DATA[0][6172], DATA[0][6191], DATA[0][6190], DATA[0][6209], DATA[0][6208], DATA[0][6227], DATA[0][6226], DATA[0][6245], DATA[0][6244], DATA[0][6263], DATA[0][6262], DATA[0][6281], DATA[0][6280], DATA[0][6299], DATA[0][6298], DATA[0][6317], DATA[0][6316], DATA[0][6335], DATA[0][6334], DATA[0][6353], DATA[0][6352], DATA[0][6371], DATA[0][6370], DATA[0][6389], DATA[0][6388], DATA[0][6407], DATA[0][6406], DATA[0][6425], DATA[0][6424], DATA[0][6443], DATA[0][6442], DATA[0][6461], DATA[0][6460], DATA[0][6479], DATA[0][6478], DATA[0][6497], DATA[0][6496], DATA[0][6515], DATA[0][6514], DATA[0][6533], DATA[0][6532], DATA[0][6551], DATA[0][6550], DATA[0][6569], DATA[0][6568], DATA[0][6587], DATA[0][6586], DATA[0][6605], DATA[0][6604], DATA[0][6623], DATA[0][6622], DATA[0][6641], DATA[0][6640], DATA[0][6659], DATA[0][6658], DATA[0][6677], DATA[0][6676], DATA[0][6695], DATA[0][6694], DATA[0][6713], DATA[0][6712], DATA[0][6731], DATA[0][6730], DATA[0][6749], DATA[0][6748], DATA[0][6767], DATA[0][6766], DATA[0][6785], DATA[0][6784], DATA[0][6803], DATA[0][6802], DATA[0][6821], DATA[0][6820], DATA[0][6839], DATA[0][6838], DATA[0][6857], DATA[0][6856], DATA[0][6875], DATA[0][6874], DATA[0][6893], DATA[0][6892], DATA[0][6911], DATA[0][6910], DATA[0][6929], DATA[0][6928], DATA[0][6947], DATA[0][6946], DATA[0][6965], DATA[0][6964], DATA[0][6983], DATA[0][6982], DATA[0][7001], DATA[0][7000], DATA[0][7019], DATA[0][7018], DATA[0][7037], DATA[0][7036], DATA[0][7055], DATA[0][7054], DATA[0][7073], DATA[0][7072], DATA[0][7091], DATA[0][7090], DATA[0][7109], DATA[0][7108], DATA[0][7127], DATA[0][7126], DATA[0][7145], DATA[0][7144], DATA[0][7163], DATA[0][7162], DATA[0][7181], DATA[0][7180], DATA[0][7199], DATA[0][7198], DATA[0][7217], DATA[0][7216], DATA[0][7235], DATA[0][7234], DATA[0][7253], DATA[0][7252], DATA[0][7271], DATA[0][7270], DATA[0][7289], DATA[0][7288], DATA[0][7307], DATA[0][7306], DATA[0][7325], DATA[0][7324], DATA[0][7343], DATA[0][7342], DATA[0][7361], DATA[0][7360], DATA[0][7379], DATA[0][7378], DATA[0][7397], DATA[0][7396], DATA[0][7415], DATA[0][7414], DATA[0][7433], DATA[0][7432], DATA[0][7451], DATA[0][7450], DATA[0][7469], DATA[0][7468], DATA[0][7487], DATA[0][7486], DATA[0][7505], DATA[0][7504], DATA[0][7523], DATA[0][7522], DATA[0][7541], DATA[0][7540], DATA[0][7559], DATA[0][7558], DATA[0][7577], DATA[0][7576], DATA[0][7595], DATA[0][7594], DATA[0][7613], DATA[0][7612], DATA[0][7631], DATA[0][7630], DATA[0][7649], DATA[0][7648], DATA[0][7667], DATA[0][7666], DATA[0][7685], DATA[0][7684], DATA[0][7703], DATA[0][7702], DATA[0][7721], DATA[0][7720], DATA[0][7739], DATA[0][7738], DATA[0][7757], DATA[0][7756], DATA[0][7775], DATA[0][7774], DATA[0][7793], DATA[0][7792], DATA[0][7811], DATA[0][7810], DATA[0][7829], DATA[0][7828], DATA[0][7847], DATA[0][7846], DATA[0][7865], DATA[0][7864], DATA[0][7883], DATA[0][7882], DATA[0][7901], DATA[0][7900], DATA[0][7919], DATA[0][7918], DATA[0][7937], DATA[0][7936], DATA[0][7955], DATA[0][7954], DATA[0][7973], DATA[0][7972], DATA[0][7991], DATA[0][7990], DATA[0][8009], DATA[0][8008], DATA[0][8027], DATA[0][8026], DATA[0][8045], DATA[0][8044], DATA[0][8063], DATA[0][8062], DATA[0][8081], DATA[0][8080], DATA[0][8099], DATA[0][8098], DATA[0][8117], DATA[0][8116], DATA[0][8135], DATA[0][8134], DATA[0][8153], DATA[0][8152], DATA[0][8171], DATA[0][8170], DATA[0][8189], DATA[0][8188], DATA[0][8207], DATA[0][8206], DATA[0][8225], DATA[0][8224], DATA[0][8243], DATA[0][8242], DATA[0][8261], DATA[0][8260], DATA[0][8279], DATA[0][8278], DATA[0][8297], DATA[0][8296], DATA[0][8315], DATA[0][8314], DATA[0][8333], DATA[0][8332], DATA[0][8351], DATA[0][8350], DATA[0][8369], DATA[0][8368], DATA[0][8387], DATA[0][8386], DATA[0][8405], DATA[0][8404], DATA[0][8423], DATA[0][8422], DATA[0][8441], DATA[0][8440], DATA[0][8459], DATA[0][8458], DATA[0][8477], DATA[0][8476], DATA[0][8495], DATA[0][8494], DATA[0][8513], DATA[0][8512], DATA[0][8531], DATA[0][8530], DATA[0][8549], DATA[0][8548], DATA[0][8567], DATA[0][8566], DATA[0][8585], DATA[0][8584], DATA[0][8603], DATA[0][8602], DATA[0][8621], DATA[0][8620], DATA[0][8639], DATA[0][8638], DATA[0][8657], DATA[0][8656], DATA[0][8675], DATA[0][8674], DATA[0][8693], DATA[0][8692], DATA[0][8711], DATA[0][8710], DATA[0][8729], DATA[0][8728], DATA[0][8747], DATA[0][8746], DATA[0][8765], DATA[0][8764], DATA[0][8783], DATA[0][8782], DATA[0][8801], DATA[0][8800], DATA[0][8819], DATA[0][8818], DATA[0][8837], DATA[0][8836], DATA[0][8855], DATA[0][8854], DATA[0][8873], DATA[0][8872], DATA[0][8891], DATA[0][8890], DATA[0][8909], DATA[0][8908], DATA[0][8927], DATA[0][8926], DATA[0][8945], DATA[0][8944], DATA[0][8963], DATA[0][8962], DATA[0][8981], DATA[0][8980], DATA[0][8999], DATA[0][8998], DATA[0][9017], DATA[0][9016], DATA[0][9035], DATA[0][9034], DATA[0][9053], DATA[0][9052], DATA[0][9071], DATA[0][9070], DATA[0][9089], DATA[0][9088], DATA[0][9107], DATA[0][9106], DATA[0][9125], DATA[0][9124], DATA[0][9143], DATA[0][9142], DATA[0][9161], DATA[0][9160], DATA[0][9179], DATA[0][9178], DATA[0][9197], DATA[0][9196], DATA[0][9215], DATA[0][9214], DATA[0][9233], DATA[0][9232], DATA[0][9251], DATA[0][9250], DATA[0][9269], DATA[0][9268], DATA[0][9287], DATA[0][9286], DATA[0][9305], DATA[0][9304], DATA[0][9323], DATA[0][9322], DATA[0][9341], DATA[0][9340], DATA[0][9359], DATA[0][9358]];
			}

			// wire CELL[0].IMUX_LOGICIN[1]        BRAM[1].ADDRA[3]
			// wire CELL[0].IMUX_LOGICIN[2]        BRAM[1].ADDRA[8]
			// wire CELL[0].IMUX_LOGICIN[3]        BRAM[0].DIA[11]
			// wire CELL[0].IMUX_LOGICIN[4]        BRAM[0].WEB[0]
			// wire CELL[0].IMUX_LOGICIN[7]        BRAM[0].DIA[1]
			// wire CELL[0].IMUX_LOGICIN[8]        BRAM[1].ADDRA[12]
			// wire CELL[0].IMUX_LOGICIN[9]        BRAM[0].DIA[15]
			// wire CELL[0].IMUX_LOGICIN[10]       BRAM[0].DIA[10]
			// wire CELL[0].IMUX_LOGICIN[14]       BRAM[1].ADDRA[9]
			// wire CELL[0].IMUX_LOGICIN[15]       BRAM[0].DIA[0]
			// wire CELL[0].IMUX_LOGICIN[16]       BRAM[0].DIA[3]
			// wire CELL[0].IMUX_LOGICIN[19]       BRAM[0].DIA[12]
			// wire CELL[0].IMUX_LOGICIN[20]       BRAM[0].DIA[4]
			// wire CELL[0].IMUX_LOGICIN[23]       BRAM[0].DIA[6]
			// wire CELL[0].IMUX_LOGICIN[25]       BRAM[0].WEB[1]
			// wire CELL[0].IMUX_LOGICIN[26]       BRAM[0].DIA[8]
			// wire CELL[0].IMUX_LOGICIN[27]       BRAM[0].DIA[13]
			// wire CELL[0].IMUX_LOGICIN[28]       BRAM[1].ADDRA[4]
			// wire CELL[0].IMUX_LOGICIN[29]       BRAM[1].ADDRA[5]
			// wire CELL[0].IMUX_LOGICIN[30]       BRAM[0].DIA[9]
			// wire CELL[0].IMUX_LOGICIN[31]       BRAM[1].ADDRA[0]
			// wire CELL[0].IMUX_LOGICIN[32]       BRAM[0].DIA[14]
			// wire CELL[0].IMUX_LOGICIN[34]       BRAM[1].WEB[1]
			// wire CELL[0].IMUX_LOGICIN[36]       BRAM[0].DIA[2]
			// wire CELL[0].IMUX_LOGICIN[37]       BRAM[1].ADDRA[11]
			// wire CELL[0].IMUX_LOGICIN[38]       BRAM[0].DIA[5]
			// wire CELL[0].IMUX_LOGICIN[39]       BRAM[1].ADDRA[10]
			// wire CELL[0].IMUX_LOGICIN[41]       BRAM[1].ADDRA[1]
			// wire CELL[0].IMUX_LOGICIN[48]       BRAM[0].DIA[7]
			// wire CELL[0].IMUX_LOGICIN[52]       BRAM[1].ADDRA[7]
			// wire CELL[0].IMUX_LOGICIN[54]       BRAM[1].WEB[0]
			// wire CELL[0].IMUX_LOGICIN[55]       BRAM[0].DIPA[1]
			// wire CELL[0].IMUX_LOGICIN[57]       BRAM[0].DIPA[0]
			// wire CELL[0].IMUX_LOGICIN[58]       BRAM[1].ADDRA[2]
			// wire CELL[0].IMUX_LOGICIN[59]       BRAM[1].ADDRA[6]
			// wire CELL[0].OUT_BEL[0]             BRAM[0].DOA[2]
			// wire CELL[0].OUT_BEL[1]             BRAM[0].DOB[4]
			// wire CELL[0].OUT_BEL[2]             BRAM[0].DOA[0]
			// wire CELL[0].OUT_BEL[3]             BRAM[0].DOPB[0]
			// wire CELL[0].OUT_BEL[4]             BRAM[0].DOB[6]
			// wire CELL[0].OUT_BEL[5]             BRAM[0].DOB[2]
			// wire CELL[0].OUT_BEL[6]             BRAM[0].DOA[6]
			// wire CELL[0].OUT_BEL[7]             BRAM[0].DOA[1]
			// wire CELL[0].OUT_BEL[8]             BRAM[0].DOA[4]
			// wire CELL[0].OUT_BEL[10]            BRAM[0].DOA[3]
			// wire CELL[0].OUT_BEL[12]            BRAM[0].DOB[1]
			// wire CELL[0].OUT_BEL[13]            BRAM[0].DOB[5]
			// wire CELL[0].OUT_BEL[14]            BRAM[0].DOB[0]
			// wire CELL[0].OUT_BEL[15]            BRAM[0].DOPA[0]
			// wire CELL[0].OUT_BEL[16]            BRAM[0].DOA[7]
			// wire CELL[0].OUT_BEL[17]            BRAM[0].DOB[3]
			// wire CELL[0].OUT_BEL[18]            BRAM[0].DOA[5]
			// wire CELL[0].OUT_BEL[21]            BRAM[0].DOB[7]
			// wire CELL[1].IMUX_CLK[0]            BRAM[0].CLKA
			// wire CELL[1].IMUX_CLK[1]            BRAM[0].CLKB
			// wire CELL[1].IMUX_SR[0]             BRAM[0].RSTA
			// wire CELL[1].IMUX_SR[1]             BRAM[0].RSTB
			// wire CELL[1].IMUX_LOGICIN[1]        BRAM[0].ADDRA[5]
			// wire CELL[1].IMUX_LOGICIN[2]        BRAM[0].DIB[13]
			// wire CELL[1].IMUX_LOGICIN[3]        BRAM[0].DIB[8]
			// wire CELL[1].IMUX_LOGICIN[4]        BRAM[0].DIB[5]
			// wire CELL[1].IMUX_LOGICIN[8]        BRAM[0].ADDRA[11]
			// wire CELL[1].IMUX_LOGICIN[9]        BRAM[0].ADDRA[8]
			// wire CELL[1].IMUX_LOGICIN[10]       BRAM[0].ADDRA[3]
			// wire CELL[1].IMUX_LOGICIN[12]       BRAM[0].DIB[0]
			// wire CELL[1].IMUX_LOGICIN[14]       BRAM[0].DIB[14]
			// wire CELL[1].IMUX_LOGICIN[19]       BRAM[0].DIB[9]
			// wire CELL[1].IMUX_LOGICIN[23]       BRAM[0].DIB[3]
			// wire CELL[1].IMUX_LOGICIN[25]       BRAM[1].ENA
			// wire CELL[1].IMUX_LOGICIN[26]       BRAM[0].DIB[7]
			// wire CELL[1].IMUX_LOGICIN[27]       BRAM[0].ADDRA[6]
			// wire CELL[1].IMUX_LOGICIN[28]       BRAM[0].DIB[10]
			// wire CELL[1].IMUX_LOGICIN[29]       BRAM[0].DIB[11]
			// wire CELL[1].IMUX_LOGICIN[30]       BRAM[0].DIPB[1]
			// wire CELL[1].IMUX_LOGICIN[31]       BRAM[0].ADDRA[12]
			// wire CELL[1].IMUX_LOGICIN[32]       BRAM[0].ADDRA[7]
			// wire CELL[1].IMUX_LOGICIN[34]       BRAM[0].ADDRA[0]
			// wire CELL[1].IMUX_LOGICIN[37]       BRAM[0].DIB[15]
			// wire CELL[1].IMUX_LOGICIN[38]       BRAM[0].DIB[2]
			// wire CELL[1].IMUX_LOGICIN[39]       BRAM[0].ADDRA[10]
			// wire CELL[1].IMUX_LOGICIN[41]       BRAM[0].DIPB[0]
			// wire CELL[1].IMUX_LOGICIN[44]       BRAM[0].ADDRA[2]
			// wire CELL[1].IMUX_LOGICIN[47]       BRAM[0].DIB[1]
			// wire CELL[1].IMUX_LOGICIN[48]       BRAM[0].ENA
			// wire CELL[1].IMUX_LOGICIN[52]       BRAM[0].ADDRA[9]
			// wire CELL[1].IMUX_LOGICIN[54]       BRAM[0].ADDRA[1]
			// wire CELL[1].IMUX_LOGICIN[55]       BRAM[0].DIB[6]
			// wire CELL[1].IMUX_LOGICIN[57]       BRAM[0].DIB[4]
			// wire CELL[1].IMUX_LOGICIN[58]       BRAM[0].ADDRA[4]
			// wire CELL[1].IMUX_LOGICIN[59]       BRAM[0].DIB[12]
			// wire CELL[1].OUT_BEL[0]             BRAM[0].DOB[8]
			// wire CELL[1].OUT_BEL[1]             BRAM[0].DOPA[1]
			// wire CELL[1].OUT_BEL[3]             BRAM[0].DOA[11]
			// wire CELL[1].OUT_BEL[4]             BRAM[0].DOB[13]
			// wire CELL[1].OUT_BEL[5]             BRAM[0].DOA[9]
			// wire CELL[1].OUT_BEL[6]             BRAM[0].DOA[13]
			// wire CELL[1].OUT_BEL[8]             BRAM[0].DOB[11]
			// wire CELL[1].OUT_BEL[9]             BRAM[0].DOB[15]
			// wire CELL[1].OUT_BEL[10]            BRAM[0].DOB[9]
			// wire CELL[1].OUT_BEL[11]            BRAM[0].DOA[15]
			// wire CELL[1].OUT_BEL[12]            BRAM[0].DOA[8]
			// wire CELL[1].OUT_BEL[13]            BRAM[0].DOB[12]
			// wire CELL[1].OUT_BEL[16]            BRAM[0].DOA[14]
			// wire CELL[1].OUT_BEL[17]            BRAM[0].DOA[10]
			// wire CELL[1].OUT_BEL[18]            BRAM[0].DOPB[1]
			// wire CELL[1].OUT_BEL[20]            BRAM[0].DOA[12]
			// wire CELL[1].OUT_BEL[21]            BRAM[0].DOB[14]
			// wire CELL[1].OUT_BEL[22]            BRAM[0].DOB[10]
			// wire CELL[2].IMUX_CLK[0]            BRAM[1].CLKA
			// wire CELL[2].IMUX_CLK[1]            BRAM[1].CLKB
			// wire CELL[2].IMUX_SR[0]             BRAM[1].RSTA
			// wire CELL[2].IMUX_SR[1]             BRAM[1].RSTB
			// wire CELL[2].IMUX_LOGICIN[3]        BRAM[1].DIA[11]
			// wire CELL[2].IMUX_LOGICIN[4]        BRAM[0].ADDRB[10]
			// wire CELL[2].IMUX_LOGICIN[5]        BRAM[0].ADDRB[2]
			// wire CELL[2].IMUX_LOGICIN[7]        BRAM[1].DIA[1]
			// wire CELL[2].IMUX_LOGICIN[9]        BRAM[1].DIA[15]
			// wire CELL[2].IMUX_LOGICIN[10]       BRAM[0].ADDRB[12]
			// wire CELL[2].IMUX_LOGICIN[12]       BRAM[0].ADDRB[3]
			// wire CELL[2].IMUX_LOGICIN[15]       BRAM[1].DIA[0]
			// wire CELL[2].IMUX_LOGICIN[16]       BRAM[1].DIA[3]
			// wire CELL[2].IMUX_LOGICIN[17]       BRAM[0].ADDRB[7]
			// wire CELL[2].IMUX_LOGICIN[19]       BRAM[1].DIA[12]
			// wire CELL[2].IMUX_LOGICIN[20]       BRAM[1].DIA[4]
			// wire CELL[2].IMUX_LOGICIN[23]       BRAM[1].DIA[6]
			// wire CELL[2].IMUX_LOGICIN[24]       BRAM[0].ADDRB[0]
			// wire CELL[2].IMUX_LOGICIN[25]       BRAM[0].ADDRB[9]
			// wire CELL[2].IMUX_LOGICIN[26]       BRAM[1].DIA[8]
			// wire CELL[2].IMUX_LOGICIN[27]       BRAM[1].DIA[14]
			// wire CELL[2].IMUX_LOGICIN[28]       BRAM[1].DIA[13]
			// wire CELL[2].IMUX_LOGICIN[29]       BRAM[1].REGCEA
			// wire CELL[2].IMUX_LOGICIN[30]       BRAM[1].DIA[9]
			// wire CELL[2].IMUX_LOGICIN[32]       BRAM[0].REGCEA
			// wire CELL[2].IMUX_LOGICIN[34]       BRAM[1].ENB
			// wire CELL[2].IMUX_LOGICIN[36]       BRAM[1].DIA[2]
			// wire CELL[2].IMUX_LOGICIN[38]       BRAM[1].DIA[5]
			// wire CELL[2].IMUX_LOGICIN[41]       BRAM[1].DIA[10]
			// wire CELL[2].IMUX_LOGICIN[42]       BRAM[0].ADDRB[1]
			// wire CELL[2].IMUX_LOGICIN[44]       BRAM[1].DIPA[0]
			// wire CELL[2].IMUX_LOGICIN[45]       BRAM[0].ADDRB[6]
			// wire CELL[2].IMUX_LOGICIN[47]       BRAM[0].ADDRB[5]
			// wire CELL[2].IMUX_LOGICIN[48]       BRAM[1].DIA[7]
			// wire CELL[2].IMUX_LOGICIN[54]       BRAM[0].ENB
			// wire CELL[2].IMUX_LOGICIN[55]       BRAM[1].DIPA[1]
			// wire CELL[2].IMUX_LOGICIN[57]       BRAM[0].ADDRB[8]
			// wire CELL[2].IMUX_LOGICIN[58]       BRAM[0].ADDRB[11]
			// wire CELL[2].IMUX_LOGICIN[59]       BRAM[1].REGCEB
			// wire CELL[2].IMUX_LOGICIN[62]       BRAM[0].ADDRB[4]
			// wire CELL[2].OUT_BEL[0]             BRAM[1].DOA[2]
			// wire CELL[2].OUT_BEL[1]             BRAM[1].DOB[4]
			// wire CELL[2].OUT_BEL[2]             BRAM[1].DOA[0]
			// wire CELL[2].OUT_BEL[3]             BRAM[1].DOPB[0]
			// wire CELL[2].OUT_BEL[4]             BRAM[1].DOA[7]
			// wire CELL[2].OUT_BEL[5]             BRAM[1].DOB[2]
			// wire CELL[2].OUT_BEL[6]             BRAM[1].DOB[6]
			// wire CELL[2].OUT_BEL[8]             BRAM[1].DOA[4]
			// wire CELL[2].OUT_BEL[10]            BRAM[1].DOA[3]
			// wire CELL[2].OUT_BEL[12]            BRAM[1].DOB[1]
			// wire CELL[2].OUT_BEL[13]            BRAM[1].DOA[6]
			// wire CELL[2].OUT_BEL[14]            BRAM[1].DOA[1]
			// wire CELL[2].OUT_BEL[16]            BRAM[1].DOB[7]
			// wire CELL[2].OUT_BEL[17]            BRAM[1].DOB[3]
			// wire CELL[2].OUT_BEL[18]            BRAM[1].DOA[5]
			// wire CELL[2].OUT_BEL[19]            BRAM[1].DOB[0]
			// wire CELL[2].OUT_BEL[20]            BRAM[1].DOB[5]
			// wire CELL[2].OUT_BEL[22]            BRAM[1].DOPA[0]
			// wire CELL[3].IMUX_LOGICIN[1]        BRAM[1].DIB[9]
			// wire CELL[3].IMUX_LOGICIN[3]        BRAM[1].DIB[8]
			// wire CELL[3].IMUX_LOGICIN[4]        BRAM[1].DIB[6]
			// wire CELL[3].IMUX_LOGICIN[5]        BRAM[1].ADDRB[4]
			// wire CELL[3].IMUX_LOGICIN[7]        BRAM[1].ADDRB[2]
			// wire CELL[3].IMUX_LOGICIN[8]        BRAM[1].DIB[15]
			// wire CELL[3].IMUX_LOGICIN[9]        BRAM[1].DIB[13]
			// wire CELL[3].IMUX_LOGICIN[10]       BRAM[0].WEA[0]
			// wire CELL[3].IMUX_LOGICIN[12]       BRAM[1].ADDRB[6]
			// wire CELL[3].IMUX_LOGICIN[15]       BRAM[1].ADDRB[1]
			// wire CELL[3].IMUX_LOGICIN[16]       BRAM[1].ADDRB[8]
			// wire CELL[3].IMUX_LOGICIN[17]       BRAM[1].ADDRB[10]
			// wire CELL[3].IMUX_LOGICIN[19]       BRAM[1].DIB[10]
			// wire CELL[3].IMUX_LOGICIN[20]       BRAM[1].ADDRB[7]
			// wire CELL[3].IMUX_LOGICIN[23]       BRAM[1].DIB[3]
			// wire CELL[3].IMUX_LOGICIN[24]       BRAM[1].ADDRB[0]
			// wire CELL[3].IMUX_LOGICIN[25]       BRAM[0].REGCEB
			// wire CELL[3].IMUX_LOGICIN[26]       BRAM[1].DIPB[0]
			// wire CELL[3].IMUX_LOGICIN[27]       BRAM[1].DIB[11]
			// wire CELL[3].IMUX_LOGICIN[30]       BRAM[0].WEA[1]
			// wire CELL[3].IMUX_LOGICIN[34]       BRAM[1].ADDRB[11]
			// wire CELL[3].IMUX_LOGICIN[36]       BRAM[1].ADDRB[5]
			// wire CELL[3].IMUX_LOGICIN[38]       BRAM[1].DIB[2]
			// wire CELL[3].IMUX_LOGICIN[39]       BRAM[1].DIB[14]
			// wire CELL[3].IMUX_LOGICIN[41]       BRAM[1].DIPB[1]
			// wire CELL[3].IMUX_LOGICIN[42]       BRAM[1].ADDRB[3]
			// wire CELL[3].IMUX_LOGICIN[44]       BRAM[1].WEA[1]
			// wire CELL[3].IMUX_LOGICIN[45]       BRAM[1].ADDRB[9]
			// wire CELL[3].IMUX_LOGICIN[47]       BRAM[1].DIB[1]
			// wire CELL[3].IMUX_LOGICIN[48]       BRAM[1].ADDRB[12]
			// wire CELL[3].IMUX_LOGICIN[54]       BRAM[1].DIB[4]
			// wire CELL[3].IMUX_LOGICIN[55]       BRAM[1].DIB[7]
			// wire CELL[3].IMUX_LOGICIN[57]       BRAM[1].DIB[5]
			// wire CELL[3].IMUX_LOGICIN[58]       BRAM[1].WEA[0]
			// wire CELL[3].IMUX_LOGICIN[59]       BRAM[1].DIB[12]
			// wire CELL[3].IMUX_LOGICIN[62]       BRAM[1].DIB[0]
			// wire CELL[3].OUT_BEL[1]             BRAM[1].DOPB[1]
			// wire CELL[3].OUT_BEL[3]             BRAM[1].DOB[11]
			// wire CELL[3].OUT_BEL[4]             BRAM[1].DOA[13]
			// wire CELL[3].OUT_BEL[5]             BRAM[1].DOA[9]
			// wire CELL[3].OUT_BEL[6]             BRAM[1].DOB[13]
			// wire CELL[3].OUT_BEL[7]             BRAM[1].DOA[8]
			// wire CELL[3].OUT_BEL[8]             BRAM[1].DOPA[1]
			// wire CELL[3].OUT_BEL[9]             BRAM[1].DOB[15]
			// wire CELL[3].OUT_BEL[10]            BRAM[1].DOB[9]
			// wire CELL[3].OUT_BEL[11]            BRAM[1].DOA[15]
			// wire CELL[3].OUT_BEL[12]            BRAM[1].DOB[8]
			// wire CELL[3].OUT_BEL[15]            BRAM[1].DOA[11]
			// wire CELL[3].OUT_BEL[16]            BRAM[1].DOA[14]
			// wire CELL[3].OUT_BEL[17]            BRAM[1].DOA[10]
			// wire CELL[3].OUT_BEL[18]            BRAM[1].DOA[12]
			// wire CELL[3].OUT_BEL[20]            BRAM[1].DOB[12]
			// wire CELL[3].OUT_BEL[21]            BRAM[1].DOB[14]
			// wire CELL[3].OUT_BEL[22]            BRAM[1].DOB[10]
		}

		tile_class DSP {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (24, rev 64);
			bitrect MAIN[1]: Vertical (24, rev 64);
			bitrect MAIN[2]: Vertical (24, rev 64);
			bitrect MAIN[3]: Vertical (24, rev 64);

			bel DSP {
				input A[0] = CELL[2].IMUX_LOGICIN[19];
				input A[1] = CELL[2].IMUX_LOGICIN[29];
				input A[2] = CELL[2].IMUX_LOGICIN[52];
				input A[3] = CELL[2].IMUX_LOGICIN[39];
				input A[4] = CELL[2].IMUX_LOGICIN[8];
				input A[5] = CELL[3].IMUX_LOGICIN[15];
				input A[6] = CELL[3].IMUX_LOGICIN[7];
				input A[7] = CELL[3].IMUX_LOGICIN[16];
				input A[8] = CELL[3].IMUX_LOGICIN[23];
				input A[9] = CELL[3].IMUX_LOGICIN[44];
				input A[10] = CELL[3].IMUX_LOGICIN[26];
				input A[11] = CELL[3].IMUX_LOGICIN[30];
				input A[12] = CELL[3].IMUX_LOGICIN[1];
				input A[13] = CELL[3].IMUX_LOGICIN[19];
				input A[14] = CELL[3].IMUX_LOGICIN[29];
				input A[15] = CELL[3].IMUX_LOGICIN[52];
				input A[16] = CELL[3].IMUX_LOGICIN[14];
				input A[17] = CELL[3].IMUX_LOGICIN[8];
				input B[0] = CELL[0].IMUX_LOGICIN[42];
				input B[1] = CELL[0].IMUX_LOGICIN[38];
				input B[2] = CELL[0].IMUX_LOGICIN[34];
				input B[3] = CELL[0].IMUX_LOGICIN[44];
				input B[4] = CELL[0].IMUX_LOGICIN[30];
				input B[5] = CELL[0].IMUX_LOGICIN[58];
				input B[6] = CELL[0].IMUX_LOGICIN[29];
				input B[7] = CELL[0].IMUX_LOGICIN[37];
				input B[8] = CELL[0].IMUX_LOGICIN[31];
				input B[9] = CELL[1].IMUX_LOGICIN[34];
				input B[10] = CELL[1].IMUX_LOGICIN[57];
				input B[11] = CELL[1].IMUX_LOGICIN[55];
				input B[12] = CELL[1].IMUX_LOGICIN[1];
				input B[13] = CELL[1].IMUX_LOGICIN[27];
				input B[14] = CELL[1].IMUX_LOGICIN[52];
				input B[15] = CELL[1].IMUX_LOGICIN[39];
				input B[16] = CELL[2].IMUX_LOGICIN[36];
				input B[17] = CELL[2].IMUX_LOGICIN[47];
				input C[0] = CELL[0].IMUX_LOGICIN[15];
				input C[1] = CELL[0].IMUX_LOGICIN[62];
				input C[2] = CELL[0].IMUX_LOGICIN[20];
				input C[3] = CELL[0].IMUX_LOGICIN[17];
				input C[4] = CELL[0].IMUX_LOGICIN[23];
				input C[5] = CELL[0].IMUX_LOGICIN[4];
				input C[6] = CELL[0].IMUX_LOGICIN[55];
				input C[7] = CELL[0].IMUX_LOGICIN[41];
				input C[8] = CELL[0].IMUX_LOGICIN[3];
				input C[9] = CELL[0].IMUX_LOGICIN[28];
				input C[10] = CELL[0].IMUX_LOGICIN[32];
				input C[11] = CELL[0].IMUX_LOGICIN[14];
				input C[12] = CELL[1].IMUX_LOGICIN[15];
				input C[13] = CELL[1].IMUX_LOGICIN[36];
				input C[14] = CELL[1].IMUX_LOGICIN[47];
				input C[15] = CELL[1].IMUX_LOGICIN[17];
				input C[16] = CELL[1].IMUX_LOGICIN[48];
				input C[17] = CELL[1].IMUX_LOGICIN[44];
				input C[18] = CELL[1].IMUX_LOGICIN[26];
				input C[19] = CELL[1].IMUX_LOGICIN[41];
				input C[20] = CELL[1].IMUX_LOGICIN[58];
				input C[21] = CELL[1].IMUX_LOGICIN[19];
				input C[22] = CELL[1].IMUX_LOGICIN[32];
				input C[23] = CELL[1].IMUX_LOGICIN[9];
				input C[24] = CELL[2].IMUX_LOGICIN[16];
				input C[25] = CELL[2].IMUX_LOGICIN[20];
				input C[26] = CELL[2].IMUX_LOGICIN[23];
				input C[27] = CELL[2].IMUX_LOGICIN[48];
				input C[28] = CELL[2].IMUX_LOGICIN[4];
				input C[29] = CELL[2].IMUX_LOGICIN[26];
				input C[30] = CELL[2].IMUX_LOGICIN[10];
				input C[31] = CELL[2].IMUX_LOGICIN[3];
				input C[32] = CELL[2].IMUX_LOGICIN[27];
				input C[33] = CELL[2].IMUX_LOGICIN[59];
				input C[34] = CELL[2].IMUX_LOGICIN[14];
				input C[35] = CELL[2].IMUX_LOGICIN[31];
				input C[36] = CELL[3].IMUX_LOGICIN[36];
				input C[37] = CELL[3].IMUX_LOGICIN[47];
				input C[38] = CELL[3].IMUX_LOGICIN[17];
				input C[39] = CELL[3].IMUX_LOGICIN[57];
				input C[40] = CELL[3].IMUX_LOGICIN[4];
				input C[41] = CELL[3].IMUX_LOGICIN[55];
				input C[42] = CELL[3].IMUX_LOGICIN[10];
				input C[43] = CELL[3].IMUX_LOGICIN[3];
				input C[44] = CELL[3].IMUX_LOGICIN[27];
				input C[45] = CELL[3].IMUX_LOGICIN[32];
				input C[46] = CELL[3].IMUX_LOGICIN[39];
				input C[47] = CELL[3].IMUX_LOGICIN[37];
				input D[0] = CELL[0].IMUX_LOGICIN[7];
				input D[1] = CELL[0].IMUX_LOGICIN[47];
				input D[2] = CELL[0].IMUX_LOGICIN[25];
				input D[3] = CELL[0].IMUX_LOGICIN[57];
				input D[4] = CELL[0].IMUX_LOGICIN[26];
				input D[5] = CELL[0].IMUX_LOGICIN[1];
				input D[6] = CELL[0].IMUX_LOGICIN[59];
				input D[7] = CELL[0].IMUX_LOGICIN[39];
				input D[8] = CELL[0].IMUX_LOGICIN[8];
				input D[9] = CELL[1].IMUX_LOGICIN[45];
				input D[10] = CELL[1].IMUX_LOGICIN[23];
				input D[11] = CELL[1].IMUX_LOGICIN[4];
				input D[12] = CELL[1].IMUX_LOGICIN[10];
				input D[13] = CELL[1].IMUX_LOGICIN[28];
				input D[14] = CELL[1].IMUX_LOGICIN[2];
				input D[15] = CELL[1].IMUX_LOGICIN[14];
				input D[16] = CELL[2].IMUX_LOGICIN[7];
				input D[17] = CELL[2].IMUX_LOGICIN[12];
				input OPMODE[0] = CELL[1].IMUX_LOGICIN[31];
				input OPMODE[1] = CELL[1].IMUX_LOGICIN[8];
				input OPMODE[2] = CELL[2].IMUX_LOGICIN[42];
				input OPMODE[3] = CELL[2].IMUX_LOGICIN[15];
				input OPMODE[4] = CELL[1].IMUX_LOGICIN[5];
				input OPMODE[5] = CELL[2].IMUX_LOGICIN[62];
				input OPMODE[6] = CELL[1].IMUX_LOGICIN[16];
				input OPMODE[7] = CELL[2].IMUX_LOGICIN[24];
				input CLK = ^CELL[2].IMUX_CLK[0] @MAIN[3][23][19];
				input CEA = ^CELL[2].IMUX_LOGICIN[30] @MAIN[3][23][17];
				input CEB = ^CELL[2].IMUX_LOGICIN[41] @MAIN[3][23][15];
				input CEC = ^CELL[2].IMUX_LOGICIN[57] @MAIN[3][23][13];
				input CED = ^CELL[2].IMUX_LOGICIN[17] @MAIN[3][22][14];
				input CEOPMODE = ^CELL[2].IMUX_LOGICIN[55] @MAIN[3][23][12];
				input CECARRYIN = ^CELL[2].IMUX_LOGICIN[34] @MAIN[3][22][15];
				input CEM = ^CELL[2].IMUX_LOGICIN[58] @MAIN[3][23][18];
				input CEP = ^CELL[2].IMUX_LOGICIN[44] @MAIN[3][22][20];
				input RSTA = ^CELL[3].IMUX_SR[0] @MAIN[3][23][21];
				input RSTB = ^CELL[3].IMUX_SR[1] @MAIN[3][23][20];
				input RSTC = ^CELL[2].IMUX_SR[0] @MAIN[3][23][14];
				input RSTD = ^CELL[0].IMUX_SR[0] @MAIN[3][22][18];
				input RSTOPMODE = ^CELL[1].IMUX_SR[1] @MAIN[3][22][23];
				input RSTCARRYIN = ^CELL[0].IMUX_SR[1] @MAIN[3][22][17];
				input RSTM = ^CELL[2].IMUX_SR[1] @MAIN[3][22][21];
				input RSTP = ^CELL[1].IMUX_SR[0] @MAIN[3][22][19];
				output M[0] = CELL[0].OUT_BEL[12];
				output M[1] = CELL[0].OUT_BEL[10];
				output M[2] = CELL[0].OUT_BEL[17];
				output M[3] = CELL[0].OUT_BEL[3];
				output M[4] = CELL[0].OUT_BEL[8];
				output M[5] = CELL[0].OUT_BEL[13];
				output M[6] = CELL[0].OUT_BEL[6];
				output M[7] = CELL[0].OUT_BEL[21];
				output M[8] = CELL[0].OUT_BEL[23];
				output M[9] = CELL[1].OUT_BEL[14];
				output M[10] = CELL[1].OUT_BEL[19];
				output M[11] = CELL[1].OUT_BEL[0];
				output M[12] = CELL[1].OUT_BEL[5];
				output M[13] = CELL[1].OUT_BEL[15];
				output M[14] = CELL[1].OUT_BEL[3];
				output M[15] = CELL[1].OUT_BEL[18];
				output M[16] = CELL[1].OUT_BEL[20];
				output M[17] = CELL[1].OUT_BEL[23];
				output M[18] = CELL[2].OUT_BEL[2];
				output M[19] = CELL[2].OUT_BEL[14];
				output M[20] = CELL[2].OUT_BEL[12];
				output M[21] = CELL[2].OUT_BEL[0];
				output M[22] = CELL[2].OUT_BEL[15];
				output M[23] = CELL[2].OUT_BEL[3];
				output M[24] = CELL[2].OUT_BEL[20];
				output M[25] = CELL[2].OUT_BEL[13];
				output M[26] = CELL[2].OUT_BEL[23];
				output M[27] = CELL[2].OUT_BEL[11];
				output M[28] = CELL[3].OUT_BEL[19];
				output M[29] = CELL[3].OUT_BEL[7];
				output M[30] = CELL[3].OUT_BEL[10];
				output M[31] = CELL[3].OUT_BEL[17];
				output M[32] = CELL[3].OUT_BEL[8];
				output M[33] = CELL[3].OUT_BEL[1];
				output M[34] = CELL[3].OUT_BEL[4];
				output M[35] = CELL[3].OUT_BEL[16];
				output P[0] = CELL[0].OUT_BEL[14];
				output P[1] = CELL[0].OUT_BEL[7];
				output P[2] = CELL[0].OUT_BEL[0];
				output P[3] = CELL[0].OUT_BEL[5];
				output P[4] = CELL[0].OUT_BEL[22];
				output P[5] = CELL[0].OUT_BEL[15];
				output P[6] = CELL[0].OUT_BEL[1];
				output P[7] = CELL[0].OUT_BEL[18];
				output P[8] = CELL[0].OUT_BEL[20];
				output P[9] = CELL[0].OUT_BEL[4];
				output P[10] = CELL[0].OUT_BEL[16];
				output P[11] = CELL[0].OUT_BEL[9];
				output P[12] = CELL[1].OUT_BEL[2];
				output P[13] = CELL[1].OUT_BEL[7];
				output P[14] = CELL[1].OUT_BEL[12];
				output P[15] = CELL[1].OUT_BEL[10];
				output P[16] = CELL[1].OUT_BEL[17];
				output P[17] = CELL[1].OUT_BEL[22];
				output P[18] = CELL[1].OUT_BEL[8];
				output P[19] = CELL[1].OUT_BEL[1];
				output P[20] = CELL[1].OUT_BEL[13];
				output P[21] = CELL[1].OUT_BEL[4];
				output P[22] = CELL[1].OUT_BEL[16];
				output P[23] = CELL[1].OUT_BEL[11];
				output P[24] = CELL[2].OUT_BEL[7];
				output P[25] = CELL[2].OUT_BEL[10];
				output P[26] = CELL[2].OUT_BEL[17];
				output P[27] = CELL[2].OUT_BEL[22];
				output P[28] = CELL[2].OUT_BEL[8];
				output P[29] = CELL[2].OUT_BEL[1];
				output P[30] = CELL[2].OUT_BEL[18];
				output P[31] = CELL[2].OUT_BEL[6];
				output P[32] = CELL[2].OUT_BEL[4];
				output P[33] = CELL[2].OUT_BEL[21];
				output P[34] = CELL[2].OUT_BEL[9];
				output P[35] = CELL[3].OUT_BEL[2];
				output P[36] = CELL[3].OUT_BEL[12];
				output P[37] = CELL[3].OUT_BEL[0];
				output P[38] = CELL[3].OUT_BEL[5];
				output P[39] = CELL[3].OUT_BEL[22];
				output P[40] = CELL[3].OUT_BEL[15];
				output P[41] = CELL[3].OUT_BEL[3];
				output P[42] = CELL[3].OUT_BEL[18];
				output P[43] = CELL[3].OUT_BEL[20];
				output P[44] = CELL[3].OUT_BEL[6];
				output P[45] = CELL[3].OUT_BEL[21];
				output P[46] = CELL[3].OUT_BEL[23];
				output P[47] = CELL[3].OUT_BEL[11];
				output CARRYOUTF = CELL[3].OUT_BEL[9];
				attribute B_INPUT @[MAIN[3][22][3]] {
					DIRECT = 0b0,
					CASCADE = 0b1,
				}
				attribute CARRYINSEL @[MAIN[3][22][4]] {
					CARRYIN = 0b0,
					OPMODE5 = 0b1,
				}
				attribute A0REG @MAIN[3][23][4];
				attribute A1REG @MAIN[2][23][61];
				attribute B0REG @MAIN[3][23][5];
				attribute B1REG @MAIN[3][23][3];
				attribute CREG @MAIN[2][22][62];
				attribute DREG @MAIN[3][22][0];
				attribute MREG @MAIN[2][23][62];
				attribute PREG @MAIN[3][22][5];
				attribute OPMODEREG @MAIN[2][22][61];
				attribute CARRYINREG @MAIN[3][22][13];
				attribute CARRYOUTREG @MAIN[3][22][12];
				attribute RSTTYPE @[MAIN[3][23][0]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			// wire CELL[0].IMUX_SR[0]             DSP.RSTD
			// wire CELL[0].IMUX_SR[1]             DSP.RSTCARRYIN
			// wire CELL[0].IMUX_LOGICIN[1]        DSP.D[5]
			// wire CELL[0].IMUX_LOGICIN[3]        DSP.C[8]
			// wire CELL[0].IMUX_LOGICIN[4]        DSP.C[5]
			// wire CELL[0].IMUX_LOGICIN[7]        DSP.D[0]
			// wire CELL[0].IMUX_LOGICIN[8]        DSP.D[8]
			// wire CELL[0].IMUX_LOGICIN[14]       DSP.C[11]
			// wire CELL[0].IMUX_LOGICIN[15]       DSP.C[0]
			// wire CELL[0].IMUX_LOGICIN[17]       DSP.C[3]
			// wire CELL[0].IMUX_LOGICIN[20]       DSP.C[2]
			// wire CELL[0].IMUX_LOGICIN[23]       DSP.C[4]
			// wire CELL[0].IMUX_LOGICIN[25]       DSP.D[2]
			// wire CELL[0].IMUX_LOGICIN[26]       DSP.D[4]
			// wire CELL[0].IMUX_LOGICIN[28]       DSP.C[9]
			// wire CELL[0].IMUX_LOGICIN[29]       DSP.B[6]
			// wire CELL[0].IMUX_LOGICIN[30]       DSP.B[4]
			// wire CELL[0].IMUX_LOGICIN[31]       DSP.B[8]
			// wire CELL[0].IMUX_LOGICIN[32]       DSP.C[10]
			// wire CELL[0].IMUX_LOGICIN[34]       DSP.B[2]
			// wire CELL[0].IMUX_LOGICIN[37]       DSP.B[7]
			// wire CELL[0].IMUX_LOGICIN[38]       DSP.B[1]
			// wire CELL[0].IMUX_LOGICIN[39]       DSP.D[7]
			// wire CELL[0].IMUX_LOGICIN[41]       DSP.C[7]
			// wire CELL[0].IMUX_LOGICIN[42]       DSP.B[0]
			// wire CELL[0].IMUX_LOGICIN[44]       DSP.B[3]
			// wire CELL[0].IMUX_LOGICIN[47]       DSP.D[1]
			// wire CELL[0].IMUX_LOGICIN[55]       DSP.C[6]
			// wire CELL[0].IMUX_LOGICIN[57]       DSP.D[3]
			// wire CELL[0].IMUX_LOGICIN[58]       DSP.B[5]
			// wire CELL[0].IMUX_LOGICIN[59]       DSP.D[6]
			// wire CELL[0].IMUX_LOGICIN[62]       DSP.C[1]
			// wire CELL[0].OUT_BEL[0]             DSP.P[2]
			// wire CELL[0].OUT_BEL[1]             DSP.P[6]
			// wire CELL[0].OUT_BEL[3]             DSP.M[3]
			// wire CELL[0].OUT_BEL[4]             DSP.P[9]
			// wire CELL[0].OUT_BEL[5]             DSP.P[3]
			// wire CELL[0].OUT_BEL[6]             DSP.M[6]
			// wire CELL[0].OUT_BEL[7]             DSP.P[1]
			// wire CELL[0].OUT_BEL[8]             DSP.M[4]
			// wire CELL[0].OUT_BEL[9]             DSP.P[11]
			// wire CELL[0].OUT_BEL[10]            DSP.M[1]
			// wire CELL[0].OUT_BEL[12]            DSP.M[0]
			// wire CELL[0].OUT_BEL[13]            DSP.M[5]
			// wire CELL[0].OUT_BEL[14]            DSP.P[0]
			// wire CELL[0].OUT_BEL[15]            DSP.P[5]
			// wire CELL[0].OUT_BEL[16]            DSP.P[10]
			// wire CELL[0].OUT_BEL[17]            DSP.M[2]
			// wire CELL[0].OUT_BEL[18]            DSP.P[7]
			// wire CELL[0].OUT_BEL[20]            DSP.P[8]
			// wire CELL[0].OUT_BEL[21]            DSP.M[7]
			// wire CELL[0].OUT_BEL[22]            DSP.P[4]
			// wire CELL[0].OUT_BEL[23]            DSP.M[8]
			// wire CELL[1].IMUX_SR[0]             DSP.RSTP
			// wire CELL[1].IMUX_SR[1]             DSP.RSTOPMODE
			// wire CELL[1].IMUX_LOGICIN[1]        DSP.B[12]
			// wire CELL[1].IMUX_LOGICIN[2]        DSP.D[14]
			// wire CELL[1].IMUX_LOGICIN[4]        DSP.D[11]
			// wire CELL[1].IMUX_LOGICIN[5]        DSP.OPMODE[4]
			// wire CELL[1].IMUX_LOGICIN[8]        DSP.OPMODE[1]
			// wire CELL[1].IMUX_LOGICIN[9]        DSP.C[23]
			// wire CELL[1].IMUX_LOGICIN[10]       DSP.D[12]
			// wire CELL[1].IMUX_LOGICIN[14]       DSP.D[15]
			// wire CELL[1].IMUX_LOGICIN[15]       DSP.C[12]
			// wire CELL[1].IMUX_LOGICIN[16]       DSP.OPMODE[6]
			// wire CELL[1].IMUX_LOGICIN[17]       DSP.C[15]
			// wire CELL[1].IMUX_LOGICIN[19]       DSP.C[21]
			// wire CELL[1].IMUX_LOGICIN[23]       DSP.D[10]
			// wire CELL[1].IMUX_LOGICIN[26]       DSP.C[18]
			// wire CELL[1].IMUX_LOGICIN[27]       DSP.B[13]
			// wire CELL[1].IMUX_LOGICIN[28]       DSP.D[13]
			// wire CELL[1].IMUX_LOGICIN[31]       DSP.OPMODE[0]
			// wire CELL[1].IMUX_LOGICIN[32]       DSP.C[22]
			// wire CELL[1].IMUX_LOGICIN[34]       DSP.B[9]
			// wire CELL[1].IMUX_LOGICIN[36]       DSP.C[13]
			// wire CELL[1].IMUX_LOGICIN[39]       DSP.B[15]
			// wire CELL[1].IMUX_LOGICIN[41]       DSP.C[19]
			// wire CELL[1].IMUX_LOGICIN[44]       DSP.C[17]
			// wire CELL[1].IMUX_LOGICIN[45]       DSP.D[9]
			// wire CELL[1].IMUX_LOGICIN[47]       DSP.C[14]
			// wire CELL[1].IMUX_LOGICIN[48]       DSP.C[16]
			// wire CELL[1].IMUX_LOGICIN[52]       DSP.B[14]
			// wire CELL[1].IMUX_LOGICIN[55]       DSP.B[11]
			// wire CELL[1].IMUX_LOGICIN[57]       DSP.B[10]
			// wire CELL[1].IMUX_LOGICIN[58]       DSP.C[20]
			// wire CELL[1].OUT_BEL[0]             DSP.M[11]
			// wire CELL[1].OUT_BEL[1]             DSP.P[19]
			// wire CELL[1].OUT_BEL[2]             DSP.P[12]
			// wire CELL[1].OUT_BEL[3]             DSP.M[14]
			// wire CELL[1].OUT_BEL[4]             DSP.P[21]
			// wire CELL[1].OUT_BEL[5]             DSP.M[12]
			// wire CELL[1].OUT_BEL[7]             DSP.P[13]
			// wire CELL[1].OUT_BEL[8]             DSP.P[18]
			// wire CELL[1].OUT_BEL[10]            DSP.P[15]
			// wire CELL[1].OUT_BEL[11]            DSP.P[23]
			// wire CELL[1].OUT_BEL[12]            DSP.P[14]
			// wire CELL[1].OUT_BEL[13]            DSP.P[20]
			// wire CELL[1].OUT_BEL[14]            DSP.M[9]
			// wire CELL[1].OUT_BEL[15]            DSP.M[13]
			// wire CELL[1].OUT_BEL[16]            DSP.P[22]
			// wire CELL[1].OUT_BEL[17]            DSP.P[16]
			// wire CELL[1].OUT_BEL[18]            DSP.M[15]
			// wire CELL[1].OUT_BEL[19]            DSP.M[10]
			// wire CELL[1].OUT_BEL[20]            DSP.M[16]
			// wire CELL[1].OUT_BEL[22]            DSP.P[17]
			// wire CELL[1].OUT_BEL[23]            DSP.M[17]
			// wire CELL[2].IMUX_CLK[0]            DSP.CLK
			// wire CELL[2].IMUX_SR[0]             DSP.RSTC
			// wire CELL[2].IMUX_SR[1]             DSP.RSTM
			// wire CELL[2].IMUX_LOGICIN[3]        DSP.C[31]
			// wire CELL[2].IMUX_LOGICIN[4]        DSP.C[28]
			// wire CELL[2].IMUX_LOGICIN[7]        DSP.D[16]
			// wire CELL[2].IMUX_LOGICIN[8]        DSP.A[4]
			// wire CELL[2].IMUX_LOGICIN[10]       DSP.C[30]
			// wire CELL[2].IMUX_LOGICIN[12]       DSP.D[17]
			// wire CELL[2].IMUX_LOGICIN[14]       DSP.C[34]
			// wire CELL[2].IMUX_LOGICIN[15]       DSP.OPMODE[3]
			// wire CELL[2].IMUX_LOGICIN[16]       DSP.C[24]
			// wire CELL[2].IMUX_LOGICIN[17]       DSP.CED
			// wire CELL[2].IMUX_LOGICIN[19]       DSP.A[0]
			// wire CELL[2].IMUX_LOGICIN[20]       DSP.C[25]
			// wire CELL[2].IMUX_LOGICIN[23]       DSP.C[26]
			// wire CELL[2].IMUX_LOGICIN[24]       DSP.OPMODE[7]
			// wire CELL[2].IMUX_LOGICIN[26]       DSP.C[29]
			// wire CELL[2].IMUX_LOGICIN[27]       DSP.C[32]
			// wire CELL[2].IMUX_LOGICIN[29]       DSP.A[1]
			// wire CELL[2].IMUX_LOGICIN[30]       DSP.CEA
			// wire CELL[2].IMUX_LOGICIN[31]       DSP.C[35]
			// wire CELL[2].IMUX_LOGICIN[34]       DSP.CECARRYIN
			// wire CELL[2].IMUX_LOGICIN[36]       DSP.B[16]
			// wire CELL[2].IMUX_LOGICIN[39]       DSP.A[3]
			// wire CELL[2].IMUX_LOGICIN[41]       DSP.CEB
			// wire CELL[2].IMUX_LOGICIN[42]       DSP.OPMODE[2]
			// wire CELL[2].IMUX_LOGICIN[44]       DSP.CEP
			// wire CELL[2].IMUX_LOGICIN[47]       DSP.B[17]
			// wire CELL[2].IMUX_LOGICIN[48]       DSP.C[27]
			// wire CELL[2].IMUX_LOGICIN[52]       DSP.A[2]
			// wire CELL[2].IMUX_LOGICIN[55]       DSP.CEOPMODE
			// wire CELL[2].IMUX_LOGICIN[57]       DSP.CEC
			// wire CELL[2].IMUX_LOGICIN[58]       DSP.CEM
			// wire CELL[2].IMUX_LOGICIN[59]       DSP.C[33]
			// wire CELL[2].IMUX_LOGICIN[62]       DSP.OPMODE[5]
			// wire CELL[2].OUT_BEL[0]             DSP.M[21]
			// wire CELL[2].OUT_BEL[1]             DSP.P[29]
			// wire CELL[2].OUT_BEL[2]             DSP.M[18]
			// wire CELL[2].OUT_BEL[3]             DSP.M[23]
			// wire CELL[2].OUT_BEL[4]             DSP.P[32]
			// wire CELL[2].OUT_BEL[6]             DSP.P[31]
			// wire CELL[2].OUT_BEL[7]             DSP.P[24]
			// wire CELL[2].OUT_BEL[8]             DSP.P[28]
			// wire CELL[2].OUT_BEL[9]             DSP.P[34]
			// wire CELL[2].OUT_BEL[10]            DSP.P[25]
			// wire CELL[2].OUT_BEL[11]            DSP.M[27]
			// wire CELL[2].OUT_BEL[12]            DSP.M[20]
			// wire CELL[2].OUT_BEL[13]            DSP.M[25]
			// wire CELL[2].OUT_BEL[14]            DSP.M[19]
			// wire CELL[2].OUT_BEL[15]            DSP.M[22]
			// wire CELL[2].OUT_BEL[17]            DSP.P[26]
			// wire CELL[2].OUT_BEL[18]            DSP.P[30]
			// wire CELL[2].OUT_BEL[20]            DSP.M[24]
			// wire CELL[2].OUT_BEL[21]            DSP.P[33]
			// wire CELL[2].OUT_BEL[22]            DSP.P[27]
			// wire CELL[2].OUT_BEL[23]            DSP.M[26]
			// wire CELL[3].IMUX_SR[0]             DSP.RSTA
			// wire CELL[3].IMUX_SR[1]             DSP.RSTB
			// wire CELL[3].IMUX_LOGICIN[1]        DSP.A[12]
			// wire CELL[3].IMUX_LOGICIN[3]        DSP.C[43]
			// wire CELL[3].IMUX_LOGICIN[4]        DSP.C[40]
			// wire CELL[3].IMUX_LOGICIN[7]        DSP.A[6]
			// wire CELL[3].IMUX_LOGICIN[8]        DSP.A[17]
			// wire CELL[3].IMUX_LOGICIN[10]       DSP.C[42]
			// wire CELL[3].IMUX_LOGICIN[14]       DSP.A[16]
			// wire CELL[3].IMUX_LOGICIN[15]       DSP.A[5]
			// wire CELL[3].IMUX_LOGICIN[16]       DSP.A[7]
			// wire CELL[3].IMUX_LOGICIN[17]       DSP.C[38]
			// wire CELL[3].IMUX_LOGICIN[19]       DSP.A[13]
			// wire CELL[3].IMUX_LOGICIN[23]       DSP.A[8]
			// wire CELL[3].IMUX_LOGICIN[26]       DSP.A[10]
			// wire CELL[3].IMUX_LOGICIN[27]       DSP.C[44]
			// wire CELL[3].IMUX_LOGICIN[29]       DSP.A[14]
			// wire CELL[3].IMUX_LOGICIN[30]       DSP.A[11]
			// wire CELL[3].IMUX_LOGICIN[32]       DSP.C[45]
			// wire CELL[3].IMUX_LOGICIN[36]       DSP.C[36]
			// wire CELL[3].IMUX_LOGICIN[37]       DSP.C[47]
			// wire CELL[3].IMUX_LOGICIN[39]       DSP.C[46]
			// wire CELL[3].IMUX_LOGICIN[44]       DSP.A[9]
			// wire CELL[3].IMUX_LOGICIN[47]       DSP.C[37]
			// wire CELL[3].IMUX_LOGICIN[52]       DSP.A[15]
			// wire CELL[3].IMUX_LOGICIN[55]       DSP.C[41]
			// wire CELL[3].IMUX_LOGICIN[57]       DSP.C[39]
			// wire CELL[3].OUT_BEL[0]             DSP.P[37]
			// wire CELL[3].OUT_BEL[1]             DSP.M[33]
			// wire CELL[3].OUT_BEL[2]             DSP.P[35]
			// wire CELL[3].OUT_BEL[3]             DSP.P[41]
			// wire CELL[3].OUT_BEL[4]             DSP.M[34]
			// wire CELL[3].OUT_BEL[5]             DSP.P[38]
			// wire CELL[3].OUT_BEL[6]             DSP.P[44]
			// wire CELL[3].OUT_BEL[7]             DSP.M[29]
			// wire CELL[3].OUT_BEL[8]             DSP.M[32]
			// wire CELL[3].OUT_BEL[9]             DSP.CARRYOUTF
			// wire CELL[3].OUT_BEL[10]            DSP.M[30]
			// wire CELL[3].OUT_BEL[11]            DSP.P[47]
			// wire CELL[3].OUT_BEL[12]            DSP.P[36]
			// wire CELL[3].OUT_BEL[15]            DSP.P[40]
			// wire CELL[3].OUT_BEL[16]            DSP.M[35]
			// wire CELL[3].OUT_BEL[17]            DSP.M[31]
			// wire CELL[3].OUT_BEL[18]            DSP.P[42]
			// wire CELL[3].OUT_BEL[19]            DSP.M[28]
			// wire CELL[3].OUT_BEL[20]            DSP.P[43]
			// wire CELL[3].OUT_BEL[21]            DSP.P[45]
			// wire CELL[3].OUT_BEL[22]            DSP.P[39]
			// wire CELL[3].OUT_BEL[23]            DSP.P[46]
		}

		tile_class IOI_WE {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			switchbox IOI_INT {
				mux IOI_IOCLK[0] @[MAIN[23][36], MAIN[23][32], MAIN[23][33], MAIN[23][35], MAIN[23][37]] {
					IMUX_GFAN[1] = 0b00001,
					IMUX_CLK[1] = 0b00010,
					IOCLK[0] = 0b00100,
					IOCLK[2] = 0b01000,
					PLLCLK[0] = 0b10000,
					off = 0b00000,
				}
				mux IOI_IOCLK[1] @[MAIN[24][36], MAIN[24][32], MAIN[24][33], MAIN[24][37], MAIN[24][35]] {
					IMUX_GFAN[1] = 0b00001,
					IMUX_CLK[1] = 0b00010,
					IOCLK[1] = 0b00100,
					IOCLK[3] = 0b01000,
					PLLCLK[1] = 0b10000,
					off = 0b00000,
				}
				mux IOI_IOCLK[2] @[MAIN[24][40], MAIN[24][39]] {
					PLLCLK[0] = 0b01,
					PLLCLK[1] = 0b10,
					off = 0b00,
				}
				mux IOI_IOCLK[3] @[MAIN[23][27], MAIN[23][31], MAIN[23][30], MAIN[23][28], MAIN[23][26]] {
					IMUX_GFAN[0] = 0b00001,
					IMUX_CLK[0] = 0b00010,
					IOCLK[0] = 0b00100,
					IOCLK[2] = 0b01000,
					PLLCLK[0] = 0b10000,
					off = 0b00000,
				}
				mux IOI_IOCLK[4] @[MAIN[24][27], MAIN[24][31], MAIN[24][30], MAIN[24][26], MAIN[24][28]] {
					IMUX_GFAN[0] = 0b00001,
					IMUX_CLK[0] = 0b00010,
					IOCLK[1] = 0b00100,
					IOCLK[3] = 0b01000,
					PLLCLK[1] = 0b10000,
					off = 0b00000,
				}
				mux IOI_IOCLK[5] @[MAIN[24][23], MAIN[24][24]] {
					PLLCLK[0] = 0b01,
					PLLCLK[1] = 0b10,
					off = 0b00,
				}
				proginv IOI_IOCLK_OPTINV[0] = IOI_IOCLK[0] @MAIN[23][38];
				proginv IOI_IOCLK_OPTINV[1] = IOI_IOCLK[1] @MAIN[24][38];
				proginv IOI_IOCLK_OPTINV[2] = IOI_IOCLK[2] @MAIN[23][39];
				proginv IOI_IOCLK_OPTINV[3] = IOI_IOCLK[3] @MAIN[23][25];
				proginv IOI_IOCLK_OPTINV[4] = IOI_IOCLK[4] @MAIN[24][25];
				proginv IOI_IOCLK_OPTINV[5] = IOI_IOCLK[5] @MAIN[23][24];
				mux IOI_IOCE[0] @[MAIN[23][53], MAIN[23][52], MAIN[23][50]] {
					IOCE[0] = 0b001,
					IOCE[2] = 0b010,
					PLLCE[0] = 0b100,
					off = 0b000,
				}
				mux IOI_IOCE[1] @[MAIN[24][53], MAIN[24][52], MAIN[24][51]] {
					IOCE[1] = 0b001,
					IOCE[3] = 0b010,
					PLLCE[1] = 0b100,
					off = 0b000,
				}
				mux IOI_IOCE[2] @[MAIN[23][10], MAIN[23][11], MAIN[23][13]] {
					IOCE[0] = 0b001,
					IOCE[2] = 0b010,
					PLLCE[0] = 0b100,
					off = 0b000,
				}
				mux IOI_IOCE[3] @[MAIN[24][10], MAIN[24][11], MAIN[24][12]] {
					IOCE[1] = 0b001,
					IOCE[3] = 0b010,
					PLLCE[1] = 0b100,
					off = 0b000,
				}
				mux IOI_ICLK[0] @[MAIN[23][48], MAIN[23][49], MAIN[24][46], MAIN[24][47]] {
					IOI_IOCLK[0] = 0b0001,
					IOI_IOCLK[1] = 0b0010,
					IOI_IOCLK[2] = 0b0100,
					OUT_DDR_IOCLK[0] = 0b1000,
					off = 0b0000,
				}
				mux IOI_ICLK[1] @[MAIN[23][15], MAIN[23][14], MAIN[24][17], MAIN[24][16]] {
					IOI_IOCLK[3] = 0b0001,
					IOI_IOCLK[4] = 0b0010,
					IOI_IOCLK[5] = 0b0100,
					OUT_DDR_IOCLK[1] = 0b1000,
					off = 0b0000,
				}
				mux IOI_OCLK[0] @[MAIN[24][49], MAIN[24][50], MAIN[24][45], MAIN[24][48]] {
					IOI_IOCLK[0] = 0b0001,
					IOI_IOCLK[1] = 0b0010,
					IOI_IOCLK[2] = 0b0100,
					OUT_DDR_IOCLK[0] = 0b1000,
					off = 0b0000,
				}
				mux IOI_OCLK[1] @[MAIN[24][14], MAIN[24][13], MAIN[24][18], MAIN[24][15]] {
					IOI_IOCLK[3] = 0b0001,
					IOI_IOCLK[4] = 0b0010,
					IOI_IOCLK[5] = 0b0100,
					OUT_DDR_IOCLK[1] = 0b1000,
					off = 0b0000,
				}
				mux IMUX_ILOGIC_IOCE[0] @[MAIN[23][60], MAIN[23][62], MAIN[23][61]] {
					IOI_IOCE[0] = 0b001,
					IOI_IOCE[1] = 0b010,
					OUT_DDR_IOCE[0] = 0b100,
					off = 0b000,
				}
				mux IMUX_ILOGIC_IOCE[1] @[MAIN[23][3], MAIN[23][1], MAIN[23][2]] {
					IOI_IOCE[2] = 0b001,
					IOI_IOCE[3] = 0b010,
					OUT_DDR_IOCE[1] = 0b100,
					off = 0b000,
				}
				mux IMUX_OLOGIC_IOCE[0] @[MAIN[24][59], MAIN[24][61], MAIN[24][60]] {
					IOI_IOCE[0] = 0b001,
					IOI_IOCE[1] = 0b010,
					OUT_DDR_IOCE[0] = 0b100,
					off = 0b000,
				}
				mux IMUX_OLOGIC_IOCE[1] @[MAIN[24][4], MAIN[24][2], MAIN[24][3]] {
					IOI_IOCE[2] = 0b001,
					IOI_IOCE[3] = 0b010,
					OUT_DDR_IOCE[1] = 0b100,
					off = 0b000,
				}
				mux IMUX_ILOGIC_CLK[0] @[MAIN[29][41], MAIN[29][40]] {
					IOI_ICLK[0] = 0b01,
					IOI_ICLK[1] = 0b10,
					off = 0b00,
				}
				mux IMUX_ILOGIC_CLK[1] @[MAIN[29][43], MAIN[29][42]] {
					IOI_ICLK[0] = 0b01,
					IOI_ICLK[1] = 0b10,
					off = 0b00,
				}
				mux IMUX_OLOGIC_CLK[0] @[MAIN[29][37], MAIN[29][36]] {
					IOI_OCLK[0] = 0b01,
					IOI_OCLK[1] = 0b10,
					off = 0b00,
				}
				mux IMUX_OLOGIC_CLK[1] @[MAIN[29][39], MAIN[29][38]] {
					IOI_OCLK[0] = 0b01,
					IOI_OCLK[1] = 0b10,
					off = 0b00,
				}
				mux IMUX_IODELAY_IOCLK[0] @[MAIN[29][3]] {
					IMUX_ILOGIC_CLK[0] = 0b0,
					IMUX_OLOGIC_CLK[0] = 0b1,
				}
				mux IMUX_IODELAY_IOCLK[1] @[MAIN[29][1]] {
					IMUX_ILOGIC_CLK[1] = 0b0,
					IMUX_OLOGIC_CLK[1] = 0b1,
				}
			}

			bel IOI_DDR[0] {
				input CLK0 = IOI_IOCLK[0];
				input CLK1 = IOI_IOCLK[1];
				output CLK = OUT_DDR_IOCLK[0];
				output IOCE = OUT_DDR_IOCE[0];
				attribute ENABLE @[MAIN[23][41], MAIN[23][40]];
				attribute ALIGNMENT @[MAIN[23][54], MAIN[23][55]] {
					NONE = 0b00,
					CLK0 = 0b01,
					CLK1 = 0b10,
				}
			}

			bel IOI_DDR[1] {
				input CLK0 = IOI_IOCLK[3];
				input CLK1 = IOI_IOCLK[4];
				output CLK = OUT_DDR_IOCLK[1];
				output IOCE = OUT_DDR_IOCE[1];
				attribute ENABLE @[MAIN[23][23], MAIN[23][22]];
				attribute ALIGNMENT @[MAIN[23][9], MAIN[23][8]] {
					NONE = 0b00,
					CLK0 = 0b01,
					CLK1 = 0b10,
				}
			}

			bel ILOGIC[0] {
				input CLK = IMUX_ILOGIC_CLK[0];
				input IOCE = IMUX_ILOGIC_IOCE[0];
				input CLKDIV = IMUX_CLK[1];
				input SR = IMUX_LOGICIN[20];
				input REV = IMUX_LOGICIN[59];
				input CE0 = IMUX_LOGICIN[62];
				input BITSLIP = IMUX_LOGICIN[19];
				output FABRICOUT = OUT_BEL[7];
				output Q1 = OUT_BEL[8];
				output Q2 = OUT_BEL[9];
				output Q3 = OUT_BEL[10];
				output Q4 = OUT_BEL[11];
				output DFB = OUT_CLKPAD_DFB[0];
				output CFB0 = OUT_CLKPAD_CFB0[0];
				output CFB1 = OUT_CLKPAD_CFB1[0];
				attribute ENABLE @MAIN[29][32];
				attribute DDR @MAIN[22][40];
				attribute IOCE_ENABLE @MAIN[29][26];
				attribute FFI_INIT @[MAIN[22][38]];
				attribute FFI_SRVAL @[MAIN[22][37]];
				attribute FFI_LATCH @MAIN[22][33];
				attribute FFI_SR_ENABLE @MAIN[22][39];
				attribute FFI_SR_SYNC @!MAIN[22][32];
				attribute FFI_REV_ENABLE @MAIN[22][35];
				attribute FFI_CE_ENABLE @!MAIN[22][31];
				attribute FFI_DELAY_ENABLE @!MAIN[28][55];
				attribute I_DELAY_ENABLE @!MAIN[23][57];
				attribute MUX_TSBYPASS @[MAIN[23][58]] {
					GND = 0b0,
					T = 0b1,
				}
				attribute MUX_D @[MAIN[24][43], MAIN[24][42]] {
					IOB_I = 0b00,
					OTHER_IOB_I = 0b11,
				}
				attribute MUX_SR @[MAIN[22][36]] {
					INT = 0b1,
					OLOGIC_SR = 0b0,
				}
				attribute DATA_WIDTH_START @[MAIN[29][23], MAIN[29][21]] {
					_2 = 0b00,
					_3 = 0b01,
					_4 = 0b10,
				}
				attribute DATA_WIDTH_RELOAD @[MAIN[27][39], MAIN[27][38]] {
					_1 = 0b11,
					_2 = 0b10,
					_3 = 0b01,
					_4 = 0b00,
				}
				attribute BITSLIP_ENABLE @MAIN[29][22];
				attribute CASCADE_ENABLE @MAIN[22][34];
				attribute MUX_Q1 @[MAIN[27][46], MAIN[27][47]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q2 @[MAIN[27][45], MAIN[27][44]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q3 @[MAIN[27][42], MAIN[27][43]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q4 @[MAIN[27][41], MAIN[27][40]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute ROW1_CLK_ENABLE @MAIN[22][45];
				attribute ROW2_CLK_ENABLE @MAIN[22][44];
				attribute ROW3_CLK_ENABLE @MAIN[22][46];
				attribute ROW4_CLK_ENABLE @MAIN[22][47];
			}

			bel ILOGIC[1] {
				input CLK = IMUX_ILOGIC_CLK[1];
				input IOCE = IMUX_ILOGIC_IOCE[1];
				input CLKDIV = IMUX_CLK[0];
				input SR = IMUX_LOGICIN[36];
				input REV = IMUX_LOGICIN[37];
				input CE0 = IMUX_LOGICIN[38];
				input BITSLIP = IMUX_LOGICIN[57];
				output FABRICOUT = OUT_BEL[0];
				output Q1 = OUT_BEL[1];
				output Q2 = OUT_BEL[2];
				output Q3 = OUT_BEL[3];
				output Q4 = OUT_BEL[4];
				output INCDEC = OUT_BEL[5];
				output VALID = OUT_BEL[6];
				output DFB = OUT_CLKPAD_DFB[1];
				output CFB0 = OUT_CLKPAD_CFB0[1];
				output CFB1 = OUT_CLKPAD_CFB1[1];
				attribute ENABLE @MAIN[29][35];
				attribute DDR @MAIN[22][60];
				attribute IOCE_ENABLE @MAIN[29][24];
				attribute FFI_INIT @[MAIN[22][41]];
				attribute FFI_SRVAL @[MAIN[22][55]];
				attribute FFI_LATCH @MAIN[22][63];
				attribute FFI_SR_ENABLE @MAIN[22][42];
				attribute FFI_SR_SYNC @!MAIN[22][62];
				attribute FFI_REV_ENABLE @MAIN[22][59];
				attribute FFI_CE_ENABLE @!MAIN[22][57];
				attribute FFI_DELAY_ENABLE @!MAIN[28][8];
				attribute I_DELAY_ENABLE @!MAIN[23][6];
				attribute MUX_TSBYPASS @[MAIN[23][5]] {
					GND = 0b0,
					T = 0b1,
				}
				attribute MUX_SR @[MAIN[22][58]] {
					INT = 0b1,
					OLOGIC_SR = 0b0,
				}
				attribute DATA_WIDTH_START @[MAIN[29][18], MAIN[29][19], MAIN[29][20]] {
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DATA_WIDTH_RELOAD @[MAIN[27][37], MAIN[27][36], MAIN[27][18]] {
					_1 = 0b111,
					_2 = 0b110,
					_3 = 0b101,
					_4 = 0b100,
					_5 = 0b011,
					_6 = 0b010,
					_7 = 0b001,
					_8 = 0b000,
				}
				attribute BITSLIP_ENABLE @MAIN[29][17];
				attribute CASCADE_ENABLE @MAIN[29][16];
				attribute MUX_Q1 @[MAIN[27][49], MAIN[27][48]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q2 @[MAIN[27][50], MAIN[27][51]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q3 @[MAIN[27][53], MAIN[27][52]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q4 @[MAIN[27][54], MAIN[27][55]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute ROW1_CLK_ENABLE @MAIN[22][50];
				attribute ROW2_CLK_ENABLE @MAIN[22][51];
				attribute ROW3_CLK_ENABLE @MAIN[22][49];
				attribute ROW4_CLK_ENABLE @MAIN[22][48];
			}

			bel OLOGIC[0] {
				input CLK = IMUX_OLOGIC_CLK[0];
				input IOCE = IMUX_OLOGIC_IOCE[0];
				input CLKDIV = IMUX_CLK[1];
				input SR = IMUX_SR[1];
				input REV = IMUX_LOGICIN[14];
				input OCE = IMUX_LOGICIN[39];
				input TCE = IMUX_LOGICIN[9];
				input D1 = IMUX_LOGICIN[15];
				input D2 = IMUX_LOGICIN[16];
				input D3 = IMUX_LOGICIN[17];
				input D4 = IMUX_LOGICIN[48];
				input T1 = IMUX_LOGICIN[45];
				input T2 = IMUX_LOGICIN[42];
				input T3 = IMUX_LOGICIN[12];
				input T4 = IMUX_LOGICIN[54];
				input TRAIN = IMUX_LOGICIN[28];
				attribute ENABLE @MAIN[29][28];
				attribute IOCE_ENABLE @MAIN[29][27];
				attribute DDR_OPPOSITE_EDGE @MAIN[27][14];
				attribute FFO_INIT @[MAIN[22][9]];
				attribute FFO_SRVAL @[MAIN[22][8]];
				attribute FFO_LATCH @MAIN[22][13];
				attribute FFO_RANK1_BYPASS @MAIN[27][15];
				attribute FFO_RANK1_CLK_ENABLE @MAIN[27][9];
				attribute FFO_RANK2_CLK_ENABLE @MAIN[27][8];
				attribute FFO_SR_SYNC @!MAIN[22][10];
				attribute FFO_SR_ENABLE @MAIN[22][12];
				attribute FFO_REV_ENABLE @MAIN[22][11];
				attribute FFO_CE_ENABLE @MAIN[27][11];
				attribute FFO_CE_OR_DDR @MAIN[27][10];
				attribute FFT_INIT @[MAIN[22][6]];
				attribute FFT_SRVAL @[MAIN[22][7]];
				attribute FFT_LATCH @MAIN[22][2];
				attribute FFT_RANK1_BYPASS @MAIN[27][1];
				attribute FFT_RANK1_CLK_ENABLE @MAIN[27][6];
				attribute FFT_RANK2_CLK_ENABLE @MAIN[27][7];
				attribute FFT_SR_SYNC @!MAIN[22][5];
				attribute FFT_SR_ENABLE @MAIN[22][3];
				attribute FFT_REV_ENABLE @MAIN[22][4];
				attribute FFT_CE_ENABLE @MAIN[27][4];
				attribute FFT_CE_OR_DDR @MAIN[27][5];
				attribute MUX_IN_O @[MAIN[27][12]] {
					INT = 0b0,
					MCB = 0b1,
				}
				attribute MUX_IN_T @[MAIN[27][2]] {
					INT = 0b0,
					MCB = 0b1,
				}
				attribute MUX_OCE @[MAIN[28][43]] {
					INT = 0b0,
					PCI_CE = 0b1,
				}
				attribute MUX_SR @[MAIN[22][1]] {
					GND = 0b0,
					INT = 0b1,
				}
				attribute MUX_REV @[MAIN[22][0]] {
					GND = 0b0,
					INT = 0b1,
				}
				attribute MUX_TRAIN @[MAIN[29][47], MAIN[29][45]] {
					GND = 0b00,
					INT = 0b01,
					MCB = 0b10,
				}
				attribute MUX_O @[MAIN[28][49]] {
					D1 = 0b1,
					FFO = 0b0,
				}
				attribute MUX_T @[MAIN[28][41]] {
					T1 = 0b1,
					FFT = 0b0,
				}
				attribute CASCADE_ENABLE @MAIN[29][46];
				attribute OUTPUT_MODE @[MAIN[27][0]] {
					SINGLE_ENDED = 0b0,
					DIFFERENTIAL = 0b1,
				}
				attribute TRAIN_PATTERN @[MAIN[27][3], MAIN[27][13], MAIN[27][17], MAIN[27][16]];
				attribute MISR_ENABLE_CLK @MAIN[29][13];
				attribute MISR_ENABLE_DATA @MAIN[29][12];
				attribute MISR_RESET @MAIN[29][10];
			}

			bel OLOGIC[1] {
				input CLK = IMUX_OLOGIC_CLK[1];
				input IOCE = IMUX_OLOGIC_IOCE[1];
				input CLKDIV = IMUX_CLK[0];
				input SR = IMUX_SR[0];
				input REV = IMUX_LOGICIN[29];
				input OCE = IMUX_LOGICIN[30];
				input TCE = IMUX_LOGICIN[23];
				input D1 = IMUX_LOGICIN[31];
				input D2 = IMUX_LOGICIN[32];
				input D3 = IMUX_LOGICIN[44];
				input D4 = IMUX_LOGICIN[34];
				input T1 = IMUX_LOGICIN[24];
				input T2 = IMUX_LOGICIN[25];
				input T3 = IMUX_LOGICIN[26];
				input T4 = IMUX_LOGICIN[27];
				input TRAIN = IMUX_LOGICIN[8];
				attribute ENABLE @MAIN[29][31];
				attribute IOCE_ENABLE @MAIN[29][25];
				attribute DDR_OPPOSITE_EDGE @MAIN[27][29];
				attribute FFO_INIT @[MAIN[22][25]];
				attribute FFO_SRVAL @[MAIN[22][24]];
				attribute FFO_LATCH @MAIN[22][29];
				attribute FFO_RANK1_BYPASS @MAIN[27][34];
				attribute FFO_RANK1_CLK_ENABLE @MAIN[27][25];
				attribute FFO_RANK2_CLK_ENABLE @MAIN[27][24];
				attribute FFO_SR_SYNC @!MAIN[22][26];
				attribute FFO_SR_ENABLE @MAIN[22][28];
				attribute FFO_REV_ENABLE @MAIN[22][27];
				attribute FFO_CE_ENABLE @MAIN[27][27];
				attribute FFO_CE_OR_DDR @MAIN[27][26];
				attribute FFT_INIT @[MAIN[22][22]];
				attribute FFT_SRVAL @[MAIN[22][23]];
				attribute FFT_LATCH @MAIN[22][18];
				attribute FFT_RANK1_BYPASS @MAIN[27][19];
				attribute FFT_RANK1_CLK_ENABLE @MAIN[27][22];
				attribute FFT_RANK2_CLK_ENABLE @MAIN[27][23];
				attribute FFT_SR_SYNC @!MAIN[22][21];
				attribute FFT_SR_ENABLE @MAIN[22][19];
				attribute FFT_REV_ENABLE @MAIN[22][20];
				attribute FFT_CE_ENABLE @MAIN[27][20];
				attribute FFT_CE_OR_DDR @MAIN[27][21];
				attribute MUX_IN_O @[MAIN[27][35]] {
					INT = 0b0,
					MCB = 0b1,
				}
				attribute MUX_IN_T @[MAIN[27][28]] {
					INT = 0b0,
					MCB = 0b1,
				}
				attribute MUX_OCE @[MAIN[28][20]] {
					INT = 0b0,
					PCI_CE = 0b1,
				}
				attribute MUX_SR @[MAIN[22][15]] {
					GND = 0b0,
					INT = 0b1,
				}
				attribute MUX_REV @[MAIN[22][14]] {
					GND = 0b0,
					INT = 0b1,
				}
				attribute MUX_TRAIN @[MAIN[29][48], MAIN[29][44]] {
					GND = 0b00,
					INT = 0b01,
					MCB = 0b10,
				}
				attribute MUX_O @[MAIN[28][14]] {
					D1 = 0b1,
					FFO = 0b0,
				}
				attribute MUX_T @[MAIN[28][22]] {
					T1 = 0b1,
					FFT = 0b0,
				}
				attribute CASCADE_ENABLE @MAIN[22][30];
				attribute TRAIN_PATTERN @[MAIN[27][30], MAIN[27][31], MAIN[27][32], MAIN[27][33]];
				attribute MISR_ENABLE_CLK @MAIN[29][14];
				attribute MISR_ENABLE_DATA @MAIN[29][15];
				attribute MISR_RESET @MAIN[29][11];
			}

			bel IODELAY[0] {
				input IOCLK = IMUX_IODELAY_IOCLK[0];
				input RST = IMUX_LOGICIN[41];
				input CAL = IMUX_LOGICIN[3];
				input CE = IMUX_LOGICIN[5];
				input CIN = IMUX_LOGICIN[52];
				input CLK = IMUX_CLK[1];
				input INC = IMUX_LOGICIN[7];
				output BUSY = OUT_BEL[15];
				output LOAD = OUT_BEL[17];
				output RCLK = OUT_BEL[13];
				attribute MODE @[MAIN[24][55], MAIN[23][56], MAIN[23][44], MAIN[23][42]] {
					IODRP2 = 0b0000,
					IODELAY2 = 0b0011,
					IODRP2_MCB = 0b1100,
				}
				attribute COUNTER_WRAPAROUND @[MAIN[28][46]] {
					WRAPAROUND = 0b0,
					STAY_AT_LIMIT = 0b1,
				}
				attribute DELAYCHAIN_OSC @MAIN[24][56];
				attribute DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB @[MAIN[26][54], MAIN[26][44]];
				attribute DELAY_SRC @[MAIN[28][53], MAIN[28][50]] {
					IO = 0b00,
					ODATAIN = 0b01,
					IDATAIN = 0b11,
				}
				attribute DIFF_PHASE_DETECTOR @MAIN[26][55];
				attribute CIN_ENABLE @[MAIN[24][58], MAIN[24][57], MAIN[24][41]];
				attribute ODATAIN_ENABLE @MAIN[23][59];
				attribute IDELAY_FIXED @MAIN[22][52];
				attribute IDELAY_FROM_HALF_MAX @MAIN[28][44];
				attribute IDELAY_MODE @[MAIN[24][54], MAIN[24][44]] {
					NORMAL = 0b00,
					PCI = 0b11,
				}
				attribute IODELAY_CHANGE @[MAIN[28][51]] {
					CHANGE_ON_CLOCK = 0b0,
					CHANGE_ON_DATA = 0b1,
				}
				attribute LUMPED_DELAY @MAIN[28][52];
				attribute LUMPED_DELAY_SELECT @MAIN[28][54];
				attribute PLUS1 @MAIN[28][45];
				attribute TEST_GLITCH_FILTER @MAIN[23][45];
				attribute TEST_PCOUNTER @MAIN[26][49];
				attribute TEST_NCOUNTER @MAIN[26][51];
				attribute CAL_DELAY_MAX @[MAIN[28][56], MAIN[28][57], MAIN[28][58], MAIN[28][59], MAIN[28][60], MAIN[28][61], MAIN[28][62], MAIN[28][63]];
				attribute IDELAY_VALUE_P @[MAIN[25][33], MAIN[25][35], MAIN[25][37], MAIN[25][39], MAIN[25][40], MAIN[25][42], MAIN[25][44], MAIN[25][46]];
				attribute IDELAY_VALUE_N @[MAIN[25][62], MAIN[25][60], MAIN[25][58], MAIN[25][56], MAIN[25][55], MAIN[25][53], MAIN[25][51], MAIN[25][49]];
				attribute ODELAY_VALUE_P @[MAIN[25][32], MAIN[25][34], MAIN[25][36], MAIN[25][38], MAIN[25][41], MAIN[25][43], MAIN[25][45], MAIN[25][47]];
				attribute ODELAY_VALUE_N @[MAIN[25][63], MAIN[25][61], MAIN[25][59], MAIN[25][57], MAIN[25][54], MAIN[25][52], MAIN[25][50], MAIN[25][48]];
				attribute DRP_ADDR @[MAIN[28][32], MAIN[28][36], MAIN[28][37], MAIN[28][38], MAIN[28][39]];
				attribute DRP06 @[MAIN[28][43], MAIN[28][41], MAIN[28][49], MAIN[28][55], MAIN[28][53], MAIN[28][50], MAIN[28][47], MAIN[28][45]];
				attribute DRP07 @[MAIN[28][42], MAIN[28][40], MAIN[28][48], MAIN[28][54], MAIN[28][52], MAIN[28][51], MAIN[28][46], MAIN[28][44]];
			}

			bel IODELAY[1] {
				input IOCLK = IMUX_IODELAY_IOCLK[1];
				input RST = IMUX_LOGICIN[55];
				input CAL = IMUX_LOGICIN[2];
				input CE = IMUX_LOGICIN[47];
				input CIN = IMUX_LOGICIN[1];
				input CLK = IMUX_CLK[0];
				input INC = IMUX_LOGICIN[58];
				output BUSY = OUT_BEL[14];
				output LOAD = OUT_BEL[16];
				output RCLK = OUT_BEL[12];
				output DQSOUTP = OUT_CLKPAD_DQSP;
				output DQSOUTN = OUT_CLKPAD_DQSN;
				attribute MODE @[MAIN[24][8], MAIN[23][7], MAIN[23][21], MAIN[23][19]] {
					IODRP2 = 0b0000,
					IODELAY2 = 0b0011,
					IODRP2_MCB = 0b1100,
				}
				attribute COUNTER_WRAPAROUND @[MAIN[28][17]] {
					WRAPAROUND = 0b0,
					STAY_AT_LIMIT = 0b1,
				}
				attribute DELAYCHAIN_OSC @MAIN[24][7];
				attribute DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB @[MAIN[26][19], MAIN[26][9]];
				attribute DELAY_SRC @[MAIN[28][10], MAIN[28][13]] {
					IO = 0b00,
					ODATAIN = 0b01,
					IDATAIN = 0b11,
				}
				attribute DIFF_PHASE_DETECTOR @MAIN[26][20];
				attribute CIN_ENABLE @[MAIN[24][22], MAIN[24][6], MAIN[24][5]];
				attribute ODATAIN_ENABLE @MAIN[23][4];
				attribute IDELAY_FIXED @MAIN[22][16];
				attribute IDELAY_FROM_HALF_MAX @MAIN[28][19];
				attribute IDELAY_MODE @[MAIN[24][19], MAIN[24][9]] {
					NORMAL = 0b00,
					PCI = 0b11,
				}
				attribute IODELAY_CHANGE @[MAIN[28][12]] {
					CHANGE_ON_CLOCK = 0b0,
					CHANGE_ON_DATA = 0b1,
				}
				attribute LUMPED_DELAY @MAIN[28][11];
				attribute LUMPED_DELAY_SELECT @MAIN[28][9];
				attribute TEST_GLITCH_FILTER @MAIN[23][18];
				attribute TEST_PCOUNTER @MAIN[26][0];
				attribute TEST_NCOUNTER @MAIN[26][12];
				attribute EVENT_SEL @[MAIN[28][16], MAIN[28][18]];
				attribute CAL_DELAY_MAX @[MAIN[28][7], MAIN[28][6], MAIN[28][5], MAIN[28][4], MAIN[28][3], MAIN[28][2], MAIN[28][1], MAIN[28][0]];
				attribute IDELAY_VALUE_P @[MAIN[25][30], MAIN[25][28], MAIN[25][26], MAIN[25][24], MAIN[25][23], MAIN[25][21], MAIN[25][19], MAIN[25][17]];
				attribute IDELAY_VALUE_N @[MAIN[25][1], MAIN[25][3], MAIN[25][5], MAIN[25][7], MAIN[25][8], MAIN[25][10], MAIN[25][12], MAIN[25][14]];
				attribute ODELAY_VALUE_P @[MAIN[25][31], MAIN[25][29], MAIN[25][27], MAIN[25][25], MAIN[25][22], MAIN[25][20], MAIN[25][18], MAIN[25][16]];
				attribute ODELAY_VALUE_N @[MAIN[25][0], MAIN[25][2], MAIN[25][4], MAIN[25][6], MAIN[25][9], MAIN[25][11], MAIN[25][13], MAIN[25][15]];
				attribute DRP_ADDR @[MAIN[28][31], MAIN[28][27], MAIN[28][26], MAIN[28][25], MAIN[28][24]];
				attribute DRP06 @[MAIN[28][20], MAIN[28][22], MAIN[28][14], MAIN[28][8], MAIN[28][10], MAIN[28][13], MAIN[28][16], MAIN[28][18]];
				attribute DRP07 @[MAIN[28][21], MAIN[28][23], MAIN[28][15], MAIN[28][9], MAIN[28][11], MAIN[28][12], MAIN[28][17], MAIN[28][19]];
			}

			bel MISC_IOI {
				attribute MEM_PLL_DIV_EN @MAIN[26][57];
				attribute MEM_PLL_POL_SEL @[MAIN[26][56]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute DRP_ENABLE @MAIN[26][28];
				attribute DRP_FROM_MCB @MAIN[26][46];
				attribute ENFFSCAN_DRP @[MAIN[29][9], MAIN[26][43]];
				attribute DRP_MCB_ADDRESS @[MAIN[26][47], MAIN[26][39], MAIN[26][26], MAIN[26][24]];
				attribute DIFF_PHASE_DETECTOR @MAIN[27][63];
			}

			// wire IMUX_CLK[0]                    ILOGIC[1].CLKDIV OLOGIC[1].CLKDIV IODELAY[1].CLK
			// wire IMUX_CLK[1]                    ILOGIC[0].CLKDIV OLOGIC[0].CLKDIV IODELAY[0].CLK
			// wire IMUX_SR[0]                     OLOGIC[1].SR
			// wire IMUX_SR[1]                     OLOGIC[0].SR
			// wire IMUX_LOGICIN[1]                IODELAY[1].CIN
			// wire IMUX_LOGICIN[2]                IODELAY[1].CAL
			// wire IMUX_LOGICIN[3]                IODELAY[0].CAL
			// wire IMUX_LOGICIN[5]                IODELAY[0].CE
			// wire IMUX_LOGICIN[7]                IODELAY[0].INC
			// wire IMUX_LOGICIN[8]                OLOGIC[1].TRAIN
			// wire IMUX_LOGICIN[9]                OLOGIC[0].TCE
			// wire IMUX_LOGICIN[12]               OLOGIC[0].T3
			// wire IMUX_LOGICIN[14]               OLOGIC[0].REV
			// wire IMUX_LOGICIN[15]               OLOGIC[0].D1
			// wire IMUX_LOGICIN[16]               OLOGIC[0].D2
			// wire IMUX_LOGICIN[17]               OLOGIC[0].D3
			// wire IMUX_LOGICIN[19]               ILOGIC[0].BITSLIP
			// wire IMUX_LOGICIN[20]               ILOGIC[0].SR
			// wire IMUX_LOGICIN[23]               OLOGIC[1].TCE
			// wire IMUX_LOGICIN[24]               OLOGIC[1].T1
			// wire IMUX_LOGICIN[25]               OLOGIC[1].T2
			// wire IMUX_LOGICIN[26]               OLOGIC[1].T3
			// wire IMUX_LOGICIN[27]               OLOGIC[1].T4
			// wire IMUX_LOGICIN[28]               OLOGIC[0].TRAIN
			// wire IMUX_LOGICIN[29]               OLOGIC[1].REV
			// wire IMUX_LOGICIN[30]               OLOGIC[1].OCE
			// wire IMUX_LOGICIN[31]               OLOGIC[1].D1
			// wire IMUX_LOGICIN[32]               OLOGIC[1].D2
			// wire IMUX_LOGICIN[34]               OLOGIC[1].D4
			// wire IMUX_LOGICIN[36]               ILOGIC[1].SR
			// wire IMUX_LOGICIN[37]               ILOGIC[1].REV
			// wire IMUX_LOGICIN[38]               ILOGIC[1].CE0
			// wire IMUX_LOGICIN[39]               OLOGIC[0].OCE
			// wire IMUX_LOGICIN[41]               IODELAY[0].RST
			// wire IMUX_LOGICIN[42]               OLOGIC[0].T2
			// wire IMUX_LOGICIN[44]               OLOGIC[1].D3
			// wire IMUX_LOGICIN[45]               OLOGIC[0].T1
			// wire IMUX_LOGICIN[47]               IODELAY[1].CE
			// wire IMUX_LOGICIN[48]               OLOGIC[0].D4
			// wire IMUX_LOGICIN[52]               IODELAY[0].CIN
			// wire IMUX_LOGICIN[54]               OLOGIC[0].T4
			// wire IMUX_LOGICIN[55]               IODELAY[1].RST
			// wire IMUX_LOGICIN[57]               ILOGIC[1].BITSLIP
			// wire IMUX_LOGICIN[58]               IODELAY[1].INC
			// wire IMUX_LOGICIN[59]               ILOGIC[0].REV
			// wire IMUX_LOGICIN[62]               ILOGIC[0].CE0
			// wire OUT_BEL[0]                     ILOGIC[1].FABRICOUT
			// wire OUT_BEL[1]                     ILOGIC[1].Q1
			// wire OUT_BEL[2]                     ILOGIC[1].Q2
			// wire OUT_BEL[3]                     ILOGIC[1].Q3
			// wire OUT_BEL[4]                     ILOGIC[1].Q4
			// wire OUT_BEL[5]                     ILOGIC[1].INCDEC
			// wire OUT_BEL[6]                     ILOGIC[1].VALID
			// wire OUT_BEL[7]                     ILOGIC[0].FABRICOUT
			// wire OUT_BEL[8]                     ILOGIC[0].Q1
			// wire OUT_BEL[9]                     ILOGIC[0].Q2
			// wire OUT_BEL[10]                    ILOGIC[0].Q3
			// wire OUT_BEL[11]                    ILOGIC[0].Q4
			// wire OUT_BEL[12]                    IODELAY[1].RCLK
			// wire OUT_BEL[13]                    IODELAY[0].RCLK
			// wire OUT_BEL[14]                    IODELAY[1].BUSY
			// wire OUT_BEL[15]                    IODELAY[0].BUSY
			// wire OUT_BEL[16]                    IODELAY[1].LOAD
			// wire OUT_BEL[17]                    IODELAY[0].LOAD
			// wire OUT_CLKPAD_DFB[0]              ILOGIC[0].DFB
			// wire OUT_CLKPAD_DFB[1]              ILOGIC[1].DFB
			// wire OUT_CLKPAD_CFB0[0]             ILOGIC[0].CFB0
			// wire OUT_CLKPAD_CFB0[1]             ILOGIC[1].CFB0
			// wire OUT_CLKPAD_CFB1[0]             ILOGIC[0].CFB1
			// wire OUT_CLKPAD_CFB1[1]             ILOGIC[1].CFB1
			// wire OUT_CLKPAD_DQSP                IODELAY[1].DQSOUTP
			// wire OUT_CLKPAD_DQSN                IODELAY[1].DQSOUTN
			// wire IOI_IOCLK[0]                   IOI_DDR[0].CLK0
			// wire IOI_IOCLK[1]                   IOI_DDR[0].CLK1
			// wire IOI_IOCLK[3]                   IOI_DDR[1].CLK0
			// wire IOI_IOCLK[4]                   IOI_DDR[1].CLK1
			// wire OUT_DDR_IOCLK[0]               IOI_DDR[0].CLK
			// wire OUT_DDR_IOCLK[1]               IOI_DDR[1].CLK
			// wire OUT_DDR_IOCE[0]                IOI_DDR[0].IOCE
			// wire OUT_DDR_IOCE[1]                IOI_DDR[1].IOCE
			// wire IMUX_ILOGIC_CLK[0]             ILOGIC[0].CLK
			// wire IMUX_ILOGIC_CLK[1]             ILOGIC[1].CLK
			// wire IMUX_OLOGIC_CLK[0]             OLOGIC[0].CLK
			// wire IMUX_OLOGIC_CLK[1]             OLOGIC[1].CLK
			// wire IMUX_IODELAY_IOCLK[0]          IODELAY[0].IOCLK
			// wire IMUX_IODELAY_IOCLK[1]          IODELAY[1].IOCLK
			// wire IMUX_ILOGIC_IOCE[0]            ILOGIC[0].IOCE
			// wire IMUX_ILOGIC_IOCE[1]            ILOGIC[1].IOCE
			// wire IMUX_OLOGIC_IOCE[0]            OLOGIC[0].IOCE
			// wire IMUX_OLOGIC_IOCE[1]            OLOGIC[1].IOCE
		}

		tile_class IOI_SN {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			switchbox IOI_INT {
				mux IOI_IOCLK[0] @[MAIN[29][36], MAIN[29][32], MAIN[29][33], MAIN[29][35], MAIN[29][37]] {
					IMUX_GFAN[1] = 0b00001,
					IMUX_CLK[1] = 0b00010,
					IOCLK[0] = 0b00100,
					IOCLK[2] = 0b01000,
					PLLCLK[0] = 0b10000,
					off = 0b00000,
				}
				mux IOI_IOCLK[1] @[MAIN[23][36], MAIN[23][32], MAIN[23][33], MAIN[23][37], MAIN[23][35]] {
					IMUX_GFAN[1] = 0b00001,
					IMUX_CLK[1] = 0b00010,
					IOCLK[1] = 0b00100,
					IOCLK[3] = 0b01000,
					PLLCLK[1] = 0b10000,
					off = 0b00000,
				}
				mux IOI_IOCLK[2] @[MAIN[23][40], MAIN[23][39]] {
					PLLCLK[0] = 0b01,
					PLLCLK[1] = 0b10,
					off = 0b00,
				}
				mux IOI_IOCLK[3] @[MAIN[29][27], MAIN[29][31], MAIN[29][30], MAIN[29][28], MAIN[29][26]] {
					IMUX_GFAN[0] = 0b00001,
					IMUX_CLK[0] = 0b00010,
					IOCLK[0] = 0b00100,
					IOCLK[2] = 0b01000,
					PLLCLK[0] = 0b10000,
					off = 0b00000,
				}
				mux IOI_IOCLK[4] @[MAIN[23][27], MAIN[23][31], MAIN[23][30], MAIN[23][26], MAIN[23][28]] {
					IMUX_GFAN[0] = 0b00001,
					IMUX_CLK[0] = 0b00010,
					IOCLK[1] = 0b00100,
					IOCLK[3] = 0b01000,
					PLLCLK[1] = 0b10000,
					off = 0b00000,
				}
				mux IOI_IOCLK[5] @[MAIN[23][23], MAIN[23][24]] {
					PLLCLK[0] = 0b01,
					PLLCLK[1] = 0b10,
					off = 0b00,
				}
				proginv IOI_IOCLK_OPTINV[0] = IOI_IOCLK[0] @MAIN[29][38];
				proginv IOI_IOCLK_OPTINV[1] = IOI_IOCLK[1] @MAIN[23][38];
				proginv IOI_IOCLK_OPTINV[2] = IOI_IOCLK[2] @MAIN[29][39];
				proginv IOI_IOCLK_OPTINV[3] = IOI_IOCLK[3] @MAIN[29][25];
				proginv IOI_IOCLK_OPTINV[4] = IOI_IOCLK[4] @MAIN[23][25];
				proginv IOI_IOCLK_OPTINV[5] = IOI_IOCLK[5] @MAIN[29][24];
				mux IOI_IOCE[0] @[MAIN[29][53], MAIN[29][52], MAIN[29][50]] {
					IOCE[0] = 0b001,
					IOCE[2] = 0b010,
					PLLCE[0] = 0b100,
					off = 0b000,
				}
				mux IOI_IOCE[1] @[MAIN[23][53], MAIN[23][52], MAIN[23][51]] {
					IOCE[1] = 0b001,
					IOCE[3] = 0b010,
					PLLCE[1] = 0b100,
					off = 0b000,
				}
				mux IOI_IOCE[2] @[MAIN[29][10], MAIN[29][11], MAIN[29][13]] {
					IOCE[0] = 0b001,
					IOCE[2] = 0b010,
					PLLCE[0] = 0b100,
					off = 0b000,
				}
				mux IOI_IOCE[3] @[MAIN[23][10], MAIN[23][11], MAIN[23][12]] {
					IOCE[1] = 0b001,
					IOCE[3] = 0b010,
					PLLCE[1] = 0b100,
					off = 0b000,
				}
				mux IOI_ICLK[0] @[MAIN[29][48], MAIN[29][49], MAIN[23][46], MAIN[23][47]] {
					IOI_IOCLK[0] = 0b0001,
					IOI_IOCLK[1] = 0b0010,
					IOI_IOCLK[2] = 0b0100,
					OUT_DDR_IOCLK[0] = 0b1000,
					off = 0b0000,
				}
				mux IOI_ICLK[1] @[MAIN[29][15], MAIN[29][14], MAIN[23][17], MAIN[23][16]] {
					IOI_IOCLK[3] = 0b0001,
					IOI_IOCLK[4] = 0b0010,
					IOI_IOCLK[5] = 0b0100,
					OUT_DDR_IOCLK[1] = 0b1000,
					off = 0b0000,
				}
				mux IOI_OCLK[0] @[MAIN[23][49], MAIN[23][50], MAIN[23][45], MAIN[23][48]] {
					IOI_IOCLK[0] = 0b0001,
					IOI_IOCLK[1] = 0b0010,
					IOI_IOCLK[2] = 0b0100,
					OUT_DDR_IOCLK[0] = 0b1000,
					off = 0b0000,
				}
				mux IOI_OCLK[1] @[MAIN[23][14], MAIN[23][13], MAIN[23][18], MAIN[23][15]] {
					IOI_IOCLK[3] = 0b0001,
					IOI_IOCLK[4] = 0b0010,
					IOI_IOCLK[5] = 0b0100,
					OUT_DDR_IOCLK[1] = 0b1000,
					off = 0b0000,
				}
				mux IMUX_ILOGIC_IOCE[0] @[MAIN[29][60], MAIN[29][62], MAIN[29][61]] {
					IOI_IOCE[0] = 0b001,
					IOI_IOCE[1] = 0b010,
					OUT_DDR_IOCE[0] = 0b100,
					off = 0b000,
				}
				mux IMUX_ILOGIC_IOCE[1] @[MAIN[29][3], MAIN[29][1], MAIN[29][2]] {
					IOI_IOCE[2] = 0b001,
					IOI_IOCE[3] = 0b010,
					OUT_DDR_IOCE[1] = 0b100,
					off = 0b000,
				}
				mux IMUX_OLOGIC_IOCE[0] @[MAIN[23][59], MAIN[23][61], MAIN[23][60]] {
					IOI_IOCE[0] = 0b001,
					IOI_IOCE[1] = 0b010,
					OUT_DDR_IOCE[0] = 0b100,
					off = 0b000,
				}
				mux IMUX_OLOGIC_IOCE[1] @[MAIN[23][4], MAIN[23][2], MAIN[23][3]] {
					IOI_IOCE[2] = 0b001,
					IOI_IOCE[3] = 0b010,
					OUT_DDR_IOCE[1] = 0b100,
					off = 0b000,
				}
				mux IMUX_ILOGIC_CLK[0] @[MAIN[26][41], MAIN[26][40]] {
					IOI_ICLK[0] = 0b01,
					IOI_ICLK[1] = 0b10,
					off = 0b00,
				}
				mux IMUX_ILOGIC_CLK[1] @[MAIN[26][43], MAIN[26][42]] {
					IOI_ICLK[0] = 0b01,
					IOI_ICLK[1] = 0b10,
					off = 0b00,
				}
				mux IMUX_OLOGIC_CLK[0] @[MAIN[26][37], MAIN[26][36]] {
					IOI_OCLK[0] = 0b01,
					IOI_OCLK[1] = 0b10,
					off = 0b00,
				}
				mux IMUX_OLOGIC_CLK[1] @[MAIN[26][39], MAIN[26][38]] {
					IOI_OCLK[0] = 0b01,
					IOI_OCLK[1] = 0b10,
					off = 0b00,
				}
				mux IMUX_IODELAY_IOCLK[0] @[MAIN[26][3]] {
					IMUX_ILOGIC_CLK[0] = 0b0,
					IMUX_OLOGIC_CLK[0] = 0b1,
				}
				mux IMUX_IODELAY_IOCLK[1] @[MAIN[26][1]] {
					IMUX_ILOGIC_CLK[1] = 0b0,
					IMUX_OLOGIC_CLK[1] = 0b1,
				}
			}

			bel IOI_DDR[0] {
				input CLK0 = IOI_IOCLK[0];
				input CLK1 = IOI_IOCLK[1];
				output CLK = OUT_DDR_IOCLK[0];
				output IOCE = OUT_DDR_IOCE[0];
				attribute ENABLE @[MAIN[29][41], MAIN[29][40]];
				attribute ALIGNMENT @[MAIN[29][54], MAIN[29][55]] {
					NONE = 0b00,
					CLK0 = 0b01,
					CLK1 = 0b10,
				}
			}

			bel IOI_DDR[1] {
				input CLK0 = IOI_IOCLK[3];
				input CLK1 = IOI_IOCLK[4];
				output CLK = OUT_DDR_IOCLK[1];
				output IOCE = OUT_DDR_IOCE[1];
				attribute ENABLE @[MAIN[29][23], MAIN[29][22]];
				attribute ALIGNMENT @[MAIN[29][9], MAIN[29][8]] {
					NONE = 0b00,
					CLK0 = 0b01,
					CLK1 = 0b10,
				}
			}

			bel ILOGIC[0] {
				input CLK = IMUX_ILOGIC_CLK[0];
				input IOCE = IMUX_ILOGIC_IOCE[0];
				input CLKDIV = IMUX_CLK[1];
				input SR = IMUX_LOGICIN[20];
				input REV = IMUX_LOGICIN[59];
				input CE0 = IMUX_LOGICIN[62];
				input BITSLIP = IMUX_LOGICIN[19];
				output FABRICOUT = OUT_BEL[7];
				output Q1 = OUT_BEL[8];
				output Q2 = OUT_BEL[9];
				output Q3 = OUT_BEL[10];
				output Q4 = OUT_BEL[11];
				output DFB = OUT_CLKPAD_DFB[0];
				output CFB0 = OUT_CLKPAD_CFB0[0];
				output CFB1 = OUT_CLKPAD_CFB1[0];
				attribute ENABLE @MAIN[26][32];
				attribute DDR @MAIN[22][40];
				attribute IOCE_ENABLE @MAIN[26][26];
				attribute FFI_INIT @[MAIN[22][38]];
				attribute FFI_SRVAL @[MAIN[22][37]];
				attribute FFI_LATCH @MAIN[22][33];
				attribute FFI_SR_ENABLE @MAIN[22][39];
				attribute FFI_SR_SYNC @!MAIN[22][32];
				attribute FFI_REV_ENABLE @MAIN[22][35];
				attribute FFI_CE_ENABLE @!MAIN[22][31];
				attribute FFI_DELAY_ENABLE @!MAIN[28][55];
				attribute I_DELAY_ENABLE @!MAIN[29][57];
				attribute MUX_TSBYPASS @[MAIN[29][58]] {
					GND = 0b0,
					T = 0b1,
				}
				attribute MUX_D @[MAIN[23][43], MAIN[23][42]] {
					IOB_I = 0b00,
					OTHER_IOB_I = 0b11,
				}
				attribute MUX_SR @[MAIN[22][36]] {
					INT = 0b1,
					OLOGIC_SR = 0b0,
				}
				attribute DATA_WIDTH_START @[MAIN[26][23], MAIN[26][21]] {
					_2 = 0b00,
					_3 = 0b01,
					_4 = 0b10,
				}
				attribute DATA_WIDTH_RELOAD @[MAIN[27][39], MAIN[27][38]] {
					_1 = 0b11,
					_2 = 0b10,
					_3 = 0b01,
					_4 = 0b00,
				}
				attribute BITSLIP_ENABLE @MAIN[26][22];
				attribute CASCADE_ENABLE @MAIN[22][34];
				attribute MUX_Q1 @[MAIN[27][46], MAIN[27][47]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q2 @[MAIN[27][45], MAIN[27][44]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q3 @[MAIN[27][42], MAIN[27][43]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q4 @[MAIN[27][41], MAIN[27][40]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute ROW1_CLK_ENABLE @MAIN[22][45];
				attribute ROW2_CLK_ENABLE @MAIN[22][44];
				attribute ROW3_CLK_ENABLE @MAIN[22][46];
				attribute ROW4_CLK_ENABLE @MAIN[22][47];
			}

			bel ILOGIC[1] {
				input CLK = IMUX_ILOGIC_CLK[1];
				input IOCE = IMUX_ILOGIC_IOCE[1];
				input CLKDIV = IMUX_CLK[0];
				input SR = IMUX_LOGICIN[36];
				input REV = IMUX_LOGICIN[37];
				input CE0 = IMUX_LOGICIN[38];
				input BITSLIP = IMUX_LOGICIN[57];
				output FABRICOUT = OUT_BEL[0];
				output Q1 = OUT_BEL[1];
				output Q2 = OUT_BEL[2];
				output Q3 = OUT_BEL[3];
				output Q4 = OUT_BEL[4];
				output INCDEC = OUT_BEL[5];
				output VALID = OUT_BEL[6];
				output DFB = OUT_CLKPAD_DFB[1];
				output CFB0 = OUT_CLKPAD_CFB0[1];
				output CFB1 = OUT_CLKPAD_CFB1[1];
				attribute ENABLE @MAIN[26][35];
				attribute DDR @MAIN[22][60];
				attribute IOCE_ENABLE @MAIN[26][24];
				attribute FFI_INIT @[MAIN[22][41]];
				attribute FFI_SRVAL @[MAIN[22][55]];
				attribute FFI_LATCH @MAIN[22][63];
				attribute FFI_SR_ENABLE @MAIN[22][42];
				attribute FFI_SR_SYNC @!MAIN[22][62];
				attribute FFI_REV_ENABLE @MAIN[22][59];
				attribute FFI_CE_ENABLE @!MAIN[22][57];
				attribute FFI_DELAY_ENABLE @!MAIN[28][8];
				attribute I_DELAY_ENABLE @!MAIN[29][6];
				attribute MUX_TSBYPASS @[MAIN[29][5]] {
					GND = 0b0,
					T = 0b1,
				}
				attribute MUX_SR @[MAIN[22][58]] {
					INT = 0b1,
					OLOGIC_SR = 0b0,
				}
				attribute DATA_WIDTH_START @[MAIN[26][18], MAIN[26][19], MAIN[26][20]] {
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DATA_WIDTH_RELOAD @[MAIN[27][37], MAIN[27][36], MAIN[27][18]] {
					_1 = 0b111,
					_2 = 0b110,
					_3 = 0b101,
					_4 = 0b100,
					_5 = 0b011,
					_6 = 0b010,
					_7 = 0b001,
					_8 = 0b000,
				}
				attribute BITSLIP_ENABLE @MAIN[26][17];
				attribute CASCADE_ENABLE @MAIN[26][16];
				attribute MUX_Q1 @[MAIN[27][49], MAIN[27][48]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q2 @[MAIN[27][50], MAIN[27][51]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q3 @[MAIN[27][53], MAIN[27][52]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute MUX_Q4 @[MAIN[27][54], MAIN[27][55]] {
					NETWORKING = 0b01,
					NETWORKING_PIPELINED = 0b10,
					RETIMED = 0b11,
					SHIFT_REGISTER = 0b00,
				}
				attribute ROW1_CLK_ENABLE @MAIN[22][50];
				attribute ROW2_CLK_ENABLE @MAIN[22][51];
				attribute ROW3_CLK_ENABLE @MAIN[22][49];
				attribute ROW4_CLK_ENABLE @MAIN[22][48];
			}

			bel OLOGIC[0] {
				input CLK = IMUX_OLOGIC_CLK[0];
				input IOCE = IMUX_OLOGIC_IOCE[0];
				input CLKDIV = IMUX_CLK[1];
				input SR = IMUX_SR[1];
				input REV = IMUX_LOGICIN[14];
				input OCE = IMUX_LOGICIN[39];
				input TCE = IMUX_LOGICIN[9];
				input D1 = IMUX_LOGICIN[15];
				input D2 = IMUX_LOGICIN[16];
				input D3 = IMUX_LOGICIN[17];
				input D4 = IMUX_LOGICIN[48];
				input T1 = IMUX_LOGICIN[45];
				input T2 = IMUX_LOGICIN[42];
				input T3 = IMUX_LOGICIN[12];
				input T4 = IMUX_LOGICIN[54];
				input TRAIN = IMUX_LOGICIN[28];
				attribute ENABLE @MAIN[26][28];
				attribute IOCE_ENABLE @MAIN[26][27];
				attribute DDR_OPPOSITE_EDGE @MAIN[27][14];
				attribute FFO_INIT @[MAIN[22][9]];
				attribute FFO_SRVAL @[MAIN[22][8]];
				attribute FFO_LATCH @MAIN[22][13];
				attribute FFO_RANK1_BYPASS @MAIN[27][15];
				attribute FFO_RANK1_CLK_ENABLE @MAIN[27][9];
				attribute FFO_RANK2_CLK_ENABLE @MAIN[27][8];
				attribute FFO_SR_SYNC @!MAIN[22][10];
				attribute FFO_SR_ENABLE @MAIN[22][12];
				attribute FFO_REV_ENABLE @MAIN[22][11];
				attribute FFO_CE_ENABLE @MAIN[27][11];
				attribute FFO_CE_OR_DDR @MAIN[27][10];
				attribute FFT_INIT @[MAIN[22][6]];
				attribute FFT_SRVAL @[MAIN[22][7]];
				attribute FFT_LATCH @MAIN[22][2];
				attribute FFT_RANK1_BYPASS @MAIN[27][1];
				attribute FFT_RANK1_CLK_ENABLE @MAIN[27][6];
				attribute FFT_RANK2_CLK_ENABLE @MAIN[27][7];
				attribute FFT_SR_SYNC @!MAIN[22][5];
				attribute FFT_SR_ENABLE @MAIN[22][3];
				attribute FFT_REV_ENABLE @MAIN[22][4];
				attribute FFT_CE_ENABLE @MAIN[27][4];
				attribute FFT_CE_OR_DDR @MAIN[27][5];
				attribute MUX_IN_O @[MAIN[27][12]] {
					INT = 0b0,
					MCB = 0b1,
				}
				attribute MUX_IN_T @[MAIN[27][2]] {
					INT = 0b0,
					MCB = 0b1,
				}
				attribute MUX_OCE @[MAIN[28][43]] {
					INT = 0b0,
					PCI_CE = 0b1,
				}
				attribute MUX_SR @[MAIN[22][1]] {
					GND = 0b0,
					INT = 0b1,
				}
				attribute MUX_REV @[MAIN[22][0]] {
					GND = 0b0,
					INT = 0b1,
				}
				attribute MUX_TRAIN @[MAIN[26][47], MAIN[26][45]] {
					GND = 0b00,
					INT = 0b01,
					MCB = 0b10,
				}
				attribute MUX_O @[MAIN[28][49]] {
					D1 = 0b1,
					FFO = 0b0,
				}
				attribute MUX_T @[MAIN[28][41]] {
					T1 = 0b1,
					FFT = 0b0,
				}
				attribute CASCADE_ENABLE @MAIN[26][46];
				attribute OUTPUT_MODE @[MAIN[27][0]] {
					SINGLE_ENDED = 0b0,
					DIFFERENTIAL = 0b1,
				}
				attribute TRAIN_PATTERN @[MAIN[27][3], MAIN[27][13], MAIN[27][17], MAIN[27][16]];
				attribute MISR_ENABLE_CLK @MAIN[26][13];
				attribute MISR_ENABLE_DATA @MAIN[26][12];
				attribute MISR_RESET @MAIN[26][10];
			}

			bel OLOGIC[1] {
				input CLK = IMUX_OLOGIC_CLK[1];
				input IOCE = IMUX_OLOGIC_IOCE[1];
				input CLKDIV = IMUX_CLK[0];
				input SR = IMUX_SR[0];
				input REV = IMUX_LOGICIN[29];
				input OCE = IMUX_LOGICIN[30];
				input TCE = IMUX_LOGICIN[23];
				input D1 = IMUX_LOGICIN[31];
				input D2 = IMUX_LOGICIN[32];
				input D3 = IMUX_LOGICIN[44];
				input D4 = IMUX_LOGICIN[34];
				input T1 = IMUX_LOGICIN[24];
				input T2 = IMUX_LOGICIN[25];
				input T3 = IMUX_LOGICIN[26];
				input T4 = IMUX_LOGICIN[27];
				input TRAIN = IMUX_LOGICIN[8];
				attribute ENABLE @MAIN[26][31];
				attribute IOCE_ENABLE @MAIN[26][25];
				attribute DDR_OPPOSITE_EDGE @MAIN[27][29];
				attribute FFO_INIT @[MAIN[22][25]];
				attribute FFO_SRVAL @[MAIN[22][24]];
				attribute FFO_LATCH @MAIN[22][29];
				attribute FFO_RANK1_BYPASS @MAIN[27][34];
				attribute FFO_RANK1_CLK_ENABLE @MAIN[27][25];
				attribute FFO_RANK2_CLK_ENABLE @MAIN[27][24];
				attribute FFO_SR_SYNC @!MAIN[22][26];
				attribute FFO_SR_ENABLE @MAIN[22][28];
				attribute FFO_REV_ENABLE @MAIN[22][27];
				attribute FFO_CE_ENABLE @MAIN[27][27];
				attribute FFO_CE_OR_DDR @MAIN[27][26];
				attribute FFT_INIT @[MAIN[22][22]];
				attribute FFT_SRVAL @[MAIN[22][23]];
				attribute FFT_LATCH @MAIN[22][18];
				attribute FFT_RANK1_BYPASS @MAIN[27][19];
				attribute FFT_RANK1_CLK_ENABLE @MAIN[27][22];
				attribute FFT_RANK2_CLK_ENABLE @MAIN[27][23];
				attribute FFT_SR_SYNC @!MAIN[22][21];
				attribute FFT_SR_ENABLE @MAIN[22][19];
				attribute FFT_REV_ENABLE @MAIN[22][20];
				attribute FFT_CE_ENABLE @MAIN[27][20];
				attribute FFT_CE_OR_DDR @MAIN[27][21];
				attribute MUX_IN_O @[MAIN[27][35]] {
					INT = 0b0,
					MCB = 0b1,
				}
				attribute MUX_IN_T @[MAIN[27][28]] {
					INT = 0b0,
					MCB = 0b1,
				}
				attribute MUX_OCE @[MAIN[28][20]] {
					INT = 0b0,
					PCI_CE = 0b1,
				}
				attribute MUX_SR @[MAIN[22][15]] {
					GND = 0b0,
					INT = 0b1,
				}
				attribute MUX_REV @[MAIN[22][14]] {
					GND = 0b0,
					INT = 0b1,
				}
				attribute MUX_TRAIN @[MAIN[26][48], MAIN[26][44]] {
					GND = 0b00,
					INT = 0b01,
					MCB = 0b10,
				}
				attribute MUX_O @[MAIN[28][14]] {
					D1 = 0b1,
					FFO = 0b0,
				}
				attribute MUX_T @[MAIN[28][22]] {
					T1 = 0b1,
					FFT = 0b0,
				}
				attribute CASCADE_ENABLE @MAIN[22][30];
				attribute TRAIN_PATTERN @[MAIN[27][30], MAIN[27][31], MAIN[27][32], MAIN[27][33]];
				attribute MISR_ENABLE_CLK @MAIN[26][14];
				attribute MISR_ENABLE_DATA @MAIN[26][15];
				attribute MISR_RESET @MAIN[26][11];
			}

			bel IODELAY[0] {
				input IOCLK = IMUX_IODELAY_IOCLK[0];
				input RST = IMUX_LOGICIN[41];
				input CAL = IMUX_LOGICIN[3];
				input CE = IMUX_LOGICIN[5];
				input CIN = IMUX_LOGICIN[52];
				input CLK = IMUX_CLK[1];
				input INC = IMUX_LOGICIN[7];
				output BUSY = OUT_BEL[15];
				output LOAD = OUT_BEL[17];
				output RCLK = OUT_BEL[13];
				attribute MODE @[MAIN[29][56], MAIN[23][55], MAIN[29][44], MAIN[29][42]] {
					IODRP2 = 0b0000,
					IODELAY2 = 0b0011,
					IODRP2_MCB = 0b1100,
				}
				attribute COUNTER_WRAPAROUND @[MAIN[28][46]] {
					WRAPAROUND = 0b0,
					STAY_AT_LIMIT = 0b1,
				}
				attribute DELAYCHAIN_OSC @MAIN[23][56];
				attribute DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB @[MAIN[25][54], MAIN[25][44]];
				attribute DELAY_SRC @[MAIN[28][53], MAIN[28][50]] {
					IO = 0b00,
					ODATAIN = 0b01,
					IDATAIN = 0b11,
				}
				attribute DIFF_PHASE_DETECTOR @MAIN[25][55];
				attribute CIN_ENABLE @[MAIN[23][58], MAIN[23][57], MAIN[23][41]];
				attribute ODATAIN_ENABLE @MAIN[29][59];
				attribute IDELAY_FIXED @MAIN[22][52];
				attribute IDELAY_FROM_HALF_MAX @MAIN[28][44];
				attribute IDELAY_MODE @[MAIN[23][54], MAIN[23][44]] {
					NORMAL = 0b00,
					PCI = 0b11,
				}
				attribute IODELAY_CHANGE @[MAIN[28][51]] {
					CHANGE_ON_CLOCK = 0b0,
					CHANGE_ON_DATA = 0b1,
				}
				attribute LUMPED_DELAY @MAIN[28][52];
				attribute LUMPED_DELAY_SELECT @MAIN[28][54];
				attribute PLUS1 @MAIN[28][45];
				attribute TEST_GLITCH_FILTER @MAIN[29][45];
				attribute TEST_PCOUNTER @MAIN[25][49];
				attribute TEST_NCOUNTER @MAIN[25][51];
				attribute CAL_DELAY_MAX @[MAIN[28][56], MAIN[28][57], MAIN[28][58], MAIN[28][59], MAIN[28][60], MAIN[28][61], MAIN[28][62], MAIN[28][63]];
				attribute IDELAY_VALUE_P @[MAIN[24][33], MAIN[24][35], MAIN[24][37], MAIN[24][39], MAIN[24][40], MAIN[24][42], MAIN[24][44], MAIN[24][46]];
				attribute IDELAY_VALUE_N @[MAIN[24][62], MAIN[24][60], MAIN[24][58], MAIN[24][56], MAIN[24][55], MAIN[24][53], MAIN[24][51], MAIN[24][49]];
				attribute ODELAY_VALUE_P @[MAIN[24][32], MAIN[24][34], MAIN[24][36], MAIN[24][38], MAIN[24][41], MAIN[24][43], MAIN[24][45], MAIN[24][47]];
				attribute ODELAY_VALUE_N @[MAIN[24][63], MAIN[24][61], MAIN[24][59], MAIN[24][57], MAIN[24][54], MAIN[24][52], MAIN[24][50], MAIN[24][48]];
				attribute DRP_ADDR @[MAIN[28][32], MAIN[28][36], MAIN[28][37], MAIN[28][38], MAIN[28][39]];
				attribute DRP06 @[MAIN[28][43], MAIN[28][41], MAIN[28][49], MAIN[28][55], MAIN[28][53], MAIN[28][50], MAIN[28][47], MAIN[28][45]];
				attribute DRP07 @[MAIN[28][42], MAIN[28][40], MAIN[28][48], MAIN[28][54], MAIN[28][52], MAIN[28][51], MAIN[28][46], MAIN[28][44]];
			}

			bel IODELAY[1] {
				input IOCLK = IMUX_IODELAY_IOCLK[1];
				input RST = IMUX_LOGICIN[55];
				input CAL = IMUX_LOGICIN[2];
				input CE = IMUX_LOGICIN[47];
				input CIN = IMUX_LOGICIN[1];
				input CLK = IMUX_CLK[0];
				input INC = IMUX_LOGICIN[58];
				output BUSY = OUT_BEL[14];
				output LOAD = OUT_BEL[16];
				output RCLK = OUT_BEL[12];
				output DQSOUTP = OUT_CLKPAD_DQSP;
				output DQSOUTN = OUT_CLKPAD_DQSN;
				attribute MODE @[MAIN[29][7], MAIN[23][8], MAIN[29][21], MAIN[29][19]] {
					IODRP2 = 0b0000,
					IODELAY2 = 0b0011,
					IODRP2_MCB = 0b1100,
				}
				attribute COUNTER_WRAPAROUND @[MAIN[28][17]] {
					WRAPAROUND = 0b0,
					STAY_AT_LIMIT = 0b1,
				}
				attribute DELAYCHAIN_OSC @MAIN[23][7];
				attribute DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB @[MAIN[25][19], MAIN[25][9]];
				attribute DELAY_SRC @[MAIN[28][10], MAIN[28][13]] {
					IO = 0b00,
					ODATAIN = 0b01,
					IDATAIN = 0b11,
				}
				attribute DIFF_PHASE_DETECTOR @MAIN[25][20];
				attribute CIN_ENABLE @[MAIN[23][22], MAIN[23][6], MAIN[23][5]];
				attribute ODATAIN_ENABLE @MAIN[29][4];
				attribute IDELAY_FIXED @MAIN[22][16];
				attribute IDELAY_FROM_HALF_MAX @MAIN[28][19];
				attribute IDELAY_MODE @[MAIN[23][19], MAIN[23][9]] {
					NORMAL = 0b00,
					PCI = 0b11,
				}
				attribute IODELAY_CHANGE @[MAIN[28][12]] {
					CHANGE_ON_CLOCK = 0b0,
					CHANGE_ON_DATA = 0b1,
				}
				attribute LUMPED_DELAY @MAIN[28][11];
				attribute LUMPED_DELAY_SELECT @MAIN[28][9];
				attribute TEST_GLITCH_FILTER @MAIN[29][18];
				attribute TEST_PCOUNTER @MAIN[25][0];
				attribute TEST_NCOUNTER @MAIN[25][12];
				attribute EVENT_SEL @[MAIN[28][16], MAIN[28][18]];
				attribute CAL_DELAY_MAX @[MAIN[28][7], MAIN[28][6], MAIN[28][5], MAIN[28][4], MAIN[28][3], MAIN[28][2], MAIN[28][1], MAIN[28][0]];
				attribute IDELAY_VALUE_P @[MAIN[24][30], MAIN[24][28], MAIN[24][26], MAIN[24][24], MAIN[24][23], MAIN[24][21], MAIN[24][19], MAIN[24][17]];
				attribute IDELAY_VALUE_N @[MAIN[24][1], MAIN[24][3], MAIN[24][5], MAIN[24][7], MAIN[24][8], MAIN[24][10], MAIN[24][12], MAIN[24][14]];
				attribute ODELAY_VALUE_P @[MAIN[24][31], MAIN[24][29], MAIN[24][27], MAIN[24][25], MAIN[24][22], MAIN[24][20], MAIN[24][18], MAIN[24][16]];
				attribute ODELAY_VALUE_N @[MAIN[24][0], MAIN[24][2], MAIN[24][4], MAIN[24][6], MAIN[24][9], MAIN[24][11], MAIN[24][13], MAIN[24][15]];
				attribute DRP_ADDR @[MAIN[28][31], MAIN[28][27], MAIN[28][26], MAIN[28][25], MAIN[28][24]];
				attribute DRP06 @[MAIN[28][20], MAIN[28][22], MAIN[28][14], MAIN[28][8], MAIN[28][10], MAIN[28][13], MAIN[28][16], MAIN[28][18]];
				attribute DRP07 @[MAIN[28][21], MAIN[28][23], MAIN[28][15], MAIN[28][9], MAIN[28][11], MAIN[28][12], MAIN[28][17], MAIN[28][19]];
			}

			bel MISC_IOI {
				attribute MEM_PLL_DIV_EN @MAIN[25][56];
				attribute MEM_PLL_POL_SEL @[MAIN[25][57]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute DRP_ENABLE @MAIN[25][28];
				attribute DRP_FROM_MCB @MAIN[25][46];
				attribute ENFFSCAN_DRP @[MAIN[26][9], MAIN[25][43]];
				attribute DRP_MCB_ADDRESS @[MAIN[25][47], MAIN[25][39], MAIN[25][26], MAIN[25][24]];
				attribute DIFF_PHASE_DETECTOR @MAIN[27][63];
			}

			// wire IMUX_CLK[0]                    ILOGIC[1].CLKDIV OLOGIC[1].CLKDIV IODELAY[1].CLK
			// wire IMUX_CLK[1]                    ILOGIC[0].CLKDIV OLOGIC[0].CLKDIV IODELAY[0].CLK
			// wire IMUX_SR[0]                     OLOGIC[1].SR
			// wire IMUX_SR[1]                     OLOGIC[0].SR
			// wire IMUX_LOGICIN[1]                IODELAY[1].CIN
			// wire IMUX_LOGICIN[2]                IODELAY[1].CAL
			// wire IMUX_LOGICIN[3]                IODELAY[0].CAL
			// wire IMUX_LOGICIN[5]                IODELAY[0].CE
			// wire IMUX_LOGICIN[7]                IODELAY[0].INC
			// wire IMUX_LOGICIN[8]                OLOGIC[1].TRAIN
			// wire IMUX_LOGICIN[9]                OLOGIC[0].TCE
			// wire IMUX_LOGICIN[12]               OLOGIC[0].T3
			// wire IMUX_LOGICIN[14]               OLOGIC[0].REV
			// wire IMUX_LOGICIN[15]               OLOGIC[0].D1
			// wire IMUX_LOGICIN[16]               OLOGIC[0].D2
			// wire IMUX_LOGICIN[17]               OLOGIC[0].D3
			// wire IMUX_LOGICIN[19]               ILOGIC[0].BITSLIP
			// wire IMUX_LOGICIN[20]               ILOGIC[0].SR
			// wire IMUX_LOGICIN[23]               OLOGIC[1].TCE
			// wire IMUX_LOGICIN[24]               OLOGIC[1].T1
			// wire IMUX_LOGICIN[25]               OLOGIC[1].T2
			// wire IMUX_LOGICIN[26]               OLOGIC[1].T3
			// wire IMUX_LOGICIN[27]               OLOGIC[1].T4
			// wire IMUX_LOGICIN[28]               OLOGIC[0].TRAIN
			// wire IMUX_LOGICIN[29]               OLOGIC[1].REV
			// wire IMUX_LOGICIN[30]               OLOGIC[1].OCE
			// wire IMUX_LOGICIN[31]               OLOGIC[1].D1
			// wire IMUX_LOGICIN[32]               OLOGIC[1].D2
			// wire IMUX_LOGICIN[34]               OLOGIC[1].D4
			// wire IMUX_LOGICIN[36]               ILOGIC[1].SR
			// wire IMUX_LOGICIN[37]               ILOGIC[1].REV
			// wire IMUX_LOGICIN[38]               ILOGIC[1].CE0
			// wire IMUX_LOGICIN[39]               OLOGIC[0].OCE
			// wire IMUX_LOGICIN[41]               IODELAY[0].RST
			// wire IMUX_LOGICIN[42]               OLOGIC[0].T2
			// wire IMUX_LOGICIN[44]               OLOGIC[1].D3
			// wire IMUX_LOGICIN[45]               OLOGIC[0].T1
			// wire IMUX_LOGICIN[47]               IODELAY[1].CE
			// wire IMUX_LOGICIN[48]               OLOGIC[0].D4
			// wire IMUX_LOGICIN[52]               IODELAY[0].CIN
			// wire IMUX_LOGICIN[54]               OLOGIC[0].T4
			// wire IMUX_LOGICIN[55]               IODELAY[1].RST
			// wire IMUX_LOGICIN[57]               ILOGIC[1].BITSLIP
			// wire IMUX_LOGICIN[58]               IODELAY[1].INC
			// wire IMUX_LOGICIN[59]               ILOGIC[0].REV
			// wire IMUX_LOGICIN[62]               ILOGIC[0].CE0
			// wire OUT_BEL[0]                     ILOGIC[1].FABRICOUT
			// wire OUT_BEL[1]                     ILOGIC[1].Q1
			// wire OUT_BEL[2]                     ILOGIC[1].Q2
			// wire OUT_BEL[3]                     ILOGIC[1].Q3
			// wire OUT_BEL[4]                     ILOGIC[1].Q4
			// wire OUT_BEL[5]                     ILOGIC[1].INCDEC
			// wire OUT_BEL[6]                     ILOGIC[1].VALID
			// wire OUT_BEL[7]                     ILOGIC[0].FABRICOUT
			// wire OUT_BEL[8]                     ILOGIC[0].Q1
			// wire OUT_BEL[9]                     ILOGIC[0].Q2
			// wire OUT_BEL[10]                    ILOGIC[0].Q3
			// wire OUT_BEL[11]                    ILOGIC[0].Q4
			// wire OUT_BEL[12]                    IODELAY[1].RCLK
			// wire OUT_BEL[13]                    IODELAY[0].RCLK
			// wire OUT_BEL[14]                    IODELAY[1].BUSY
			// wire OUT_BEL[15]                    IODELAY[0].BUSY
			// wire OUT_BEL[16]                    IODELAY[1].LOAD
			// wire OUT_BEL[17]                    IODELAY[0].LOAD
			// wire OUT_CLKPAD_DFB[0]              ILOGIC[0].DFB
			// wire OUT_CLKPAD_DFB[1]              ILOGIC[1].DFB
			// wire OUT_CLKPAD_CFB0[0]             ILOGIC[0].CFB0
			// wire OUT_CLKPAD_CFB0[1]             ILOGIC[1].CFB0
			// wire OUT_CLKPAD_CFB1[0]             ILOGIC[0].CFB1
			// wire OUT_CLKPAD_CFB1[1]             ILOGIC[1].CFB1
			// wire OUT_CLKPAD_DQSP                IODELAY[1].DQSOUTP
			// wire OUT_CLKPAD_DQSN                IODELAY[1].DQSOUTN
			// wire IOI_IOCLK[0]                   IOI_DDR[0].CLK0
			// wire IOI_IOCLK[1]                   IOI_DDR[0].CLK1
			// wire IOI_IOCLK[3]                   IOI_DDR[1].CLK0
			// wire IOI_IOCLK[4]                   IOI_DDR[1].CLK1
			// wire OUT_DDR_IOCLK[0]               IOI_DDR[0].CLK
			// wire OUT_DDR_IOCLK[1]               IOI_DDR[1].CLK
			// wire OUT_DDR_IOCE[0]                IOI_DDR[0].IOCE
			// wire OUT_DDR_IOCE[1]                IOI_DDR[1].IOCE
			// wire IMUX_ILOGIC_CLK[0]             ILOGIC[0].CLK
			// wire IMUX_ILOGIC_CLK[1]             ILOGIC[1].CLK
			// wire IMUX_OLOGIC_CLK[0]             OLOGIC[0].CLK
			// wire IMUX_OLOGIC_CLK[1]             OLOGIC[1].CLK
			// wire IMUX_IODELAY_IOCLK[0]          IODELAY[0].IOCLK
			// wire IMUX_IODELAY_IOCLK[1]          IODELAY[1].IOCLK
			// wire IMUX_ILOGIC_IOCE[0]            ILOGIC[0].IOCE
			// wire IMUX_ILOGIC_IOCE[1]            ILOGIC[1].IOCE
			// wire IMUX_OLOGIC_IOCE[0]            OLOGIC[0].IOCE
			// wire IMUX_OLOGIC_IOCE[1]            OLOGIC[1].IOCE
		}

		tile_class CMT_DCM {
			cell CELL[0];
			cell CELL[1];
			cell CELL_PLL;
			bitrect MAIN[0]: Vertical (31, rev 64);
			bitrect MAIN[1]: Vertical (31, rev 64);
			bitrect MAIN[2]: Vertical (31, rev 64);
			bitrect MAIN[3]: Vertical (31, rev 64);
			bitrect MAIN[4]: Vertical (31, rev 64);
			bitrect MAIN[5]: Vertical (31, rev 64);
			bitrect MAIN[6]: Vertical (31, rev 64);
			bitrect MAIN[7]: Vertical (31, rev 64);
			bitrect MAIN[8]: Vertical (31, rev 64);
			bitrect MAIN[9]: Vertical (31, rev 64);
			bitrect MAIN[10]: Vertical (31, rev 64);
			bitrect MAIN[11]: Vertical (31, rev 64);
			bitrect MAIN[12]: Vertical (31, rev 64);
			bitrect MAIN[13]: Vertical (31, rev 64);
			bitrect MAIN[14]: Vertical (31, rev 64);
			bitrect MAIN[15]: Vertical (31, rev 64);
			bitrect CLK[0]: Vertical (4, rev 64);
			bitrect CLK[1]: Vertical (4, rev 64);
			bitrect CLK[2]: Vertical (4, rev 64);
			bitrect CLK[3]: Vertical (4, rev 64);
			bitrect CLK[4]: Vertical (4, rev 64);
			bitrect CLK[5]: Vertical (4, rev 64);
			bitrect CLK[6]: Vertical (4, rev 64);
			bitrect CLK[7]: Vertical (4, rev 64);
			bitrect CLK[8]: Vertical (4, rev 64);
			bitrect CLK[9]: Vertical (4, rev 64);
			bitrect CLK[10]: Vertical (4, rev 64);
			bitrect CLK[11]: Vertical (4, rev 64);
			bitrect CLK[12]: Vertical (4, rev 64);
			bitrect CLK[13]: Vertical (4, rev 64);
			bitrect CLK[14]: Vertical (4, rev 64);
			bitrect CLK[15]: Vertical (4, rev 64);

			bel DCM[0] {
				input CLKIN = CELL[1].IMUX_DCM_CLKIN[0];
				input CLKFB = CELL[1].IMUX_DCM_CLKFB[0];
				input RST = ^CELL[0].IMUX_LOGICIN[47] @MAIN[5][30][22];
				input PSCLK = CELL[0].IMUX_GFAN[1];
				input PSEN = ^CELL[0].IMUX_LOGICIN[24] @MAIN[5][30][48];
				input PSINCDEC = ^CELL[0].IMUX_LOGICIN[15] @MAIN[5][30][47];
				input STSADRS[0] = ^CELL[0].IMUX_LOGICIN[16] @MAIN[5][30][25];
				input STSADRS[1] = ^CELL[0].IMUX_LOGICIN[62] @MAIN[5][30][28];
				input STSADRS[2] = ^CELL[0].IMUX_LOGICIN[12] @MAIN[5][30][30];
				input STSADRS[3] = ^CELL[0].IMUX_LOGICIN[5] @MAIN[5][30][34];
				input STSADRS[4] = ^CELL[0].IMUX_LOGICIN[36] @MAIN[5][30][37];
				input FREEZEDLL = ^CELL[0].IMUX_LOGICIN[7] @MAIN[6][30][63];
				input FREEZEDFS = ^CELL[0].IMUX_LOGICIN[42] @MAIN[5][30][49];
				input CTLMODE = ^CELL[0].IMUX_LOGICIN[23] @MAIN[5][30][44];
				input CTLGO = ^CELL[0].IMUX_LOGICIN[17] @MAIN[6][30][53];
				input CTLOSC1 = ^CELL[0].IMUX_LOGICIN[54] @MAIN[6][30][58];
				input CTLOSC2 = ^CELL[0].IMUX_LOGICIN[34] @MAIN[6][30][62];
				input CTLSEL[0] = ^CELL[0].IMUX_LOGICIN[38] @MAIN[5][30][46];
				input CTLSEL[1] = ^CELL[0].IMUX_LOGICIN[45] @MAIN[5][30][45];
				input CTLSEL[2] = ^CELL[0].IMUX_LOGICIN[20] @MAIN[5][30][43];
				input SKEWCLKIN1 = CELL[1].OMUX_DCM_SKEWCLKIN1[0];
				input SKEWCLKIN2 = CELL[1].OMUX_DCM_SKEWCLKIN2[0];
				input SKEWIN = ^CELL[0].IMUX_GFAN[0] @MAIN[6][30][41];
				input SKEWRST = ^CELL[0].IMUX_LOGICIN[48] @MAIN[6][30][42];
				output CLK0 = CELL[1].OUT_DCM_CLK0[0];
				output CLK90 = CELL[1].OUT_DCM_CLK90[0];
				output CLK180 = CELL[1].OUT_DCM_CLK180[0];
				output CLK270 = CELL[1].OUT_DCM_CLK270[0];
				output CLK2X = CELL[1].OUT_DCM_CLK2X[0];
				output CLK2X180 = CELL[1].OUT_DCM_CLK2X180[0];
				output CLKDV = CELL[1].OUT_DCM_CLKDV[0];
				output CLKFX = CELL[1].OUT_DCM_CLKFX[0];
				output CLKFX180 = CELL[1].OUT_DCM_CLKFX180[0];
				output CONCUR = CELL[1].OUT_DCM_CONCUR[0];
				output LOCKED = CELL[0].OUT_BEL[14];
				output PSDONE = CELL[0].OUT_BEL[15];
				output STATUS[0] = CELL[0].OUT_BEL[16];
				output STATUS[1] = CELL[0].OUT_BEL[17];
				output STATUS[2] = CELL[0].OUT_BEL[18];
				output STATUS[3] = CELL[0].OUT_BEL[19];
				output STATUS[4] = CELL[0].OUT_BEL[20];
				output STATUS[5] = CELL[0].OUT_BEL[21];
				output STATUS[6] = CELL[0].OUT_BEL[22];
				output STATUS[7] = CELL[0].OUT_BEL[23];
				output SKEWOUT = CELL[0].OUT_BEL[12];
				output SCANOUT = CELL[0].OUT_BEL[13];
				attribute REG_DLL_C @[MAIN[2][30][55], MAIN[2][30][56], MAIN[2][30][57], MAIN[2][30][58], MAIN[2][30][63], MAIN[3][30][0], MAIN[6][30][6], MAIN[6][30][5], MAIN[6][30][4], MAIN[5][30][61], MAIN[5][30][60], MAIN[5][30][59], MAIN[5][30][41], MAIN[3][30][1], MAIN[6][30][8], MAIN[5][30][56], MAIN[5][30][63], MAIN[5][30][55], MAIN[6][30][0], MAIN[6][30][10], MAIN[6][30][61], MAIN[6][30][60], MAIN[6][30][9], MAIN[6][30][19], MAIN[6][30][18], MAIN[6][30][17], MAIN[6][30][15], MAIN[6][30][14], MAIN[6][30][13], MAIN[6][30][12], MAIN[6][30][11], MAIN[5][30][57]];
				attribute REG_DLL_S @[MAIN[1][30][1], MAIN[1][30][2], MAIN[1][30][3], MAIN[1][30][5], MAIN[1][30][7], MAIN[1][30][8], MAIN[1][30][11], MAIN[1][30][12], MAIN[1][30][15], MAIN[1][30][16], MAIN[1][30][19], MAIN[1][30][20], MAIN[1][30][22], MAIN[2][30][60], MAIN[1][30][26], MAIN[1][30][27], MAIN[1][30][30], MAIN[1][30][31], MAIN[1][30][33], MAIN[1][30][34], MAIN[1][30][38], MAIN[1][30][39], MAIN[1][30][41], MAIN[1][30][42], MAIN[1][30][45], MAIN[1][30][46], MAIN[1][30][49], MAIN[2][30][59], MAIN[1][30][53], MAIN[1][30][54], MAIN[1][30][56], MAIN[1][30][58]];
				attribute REG_DFS_C @[MAIN[3][30][4], MAIN[3][30][3], MAIN[3][30][2]];
				attribute REG_DFS_S @[MAIN[5][30][10], MAIN[5][30][13], MAIN[5][30][29], MAIN[5][30][31], MAIN[5][30][32], MAIN[5][30][33], MAIN[5][30][35], MAIN[5][30][36], MAIN[5][30][38], MAIN[5][30][39], MAIN[5][30][40], MAIN[3][30][14], MAIN[3][30][15], MAIN[3][30][18], MAIN[3][30][19], MAIN[3][30][22], MAIN[3][30][23], MAIN[3][30][25], MAIN[3][30][26], MAIN[3][30][29], MAIN[3][30][31], MAIN[3][30][33], MAIN[3][30][34], MAIN[3][30][37], MAIN[3][30][38], MAIN[3][30][40], MAIN[3][30][41], MAIN[3][30][44], MAIN[3][30][46], MAIN[3][30][48], MAIN[3][30][49], MAIN[3][30][52], MAIN[3][30][53], MAIN[3][30][56], MAIN[3][30][57], MAIN[3][30][59], MAIN[3][30][61], MAIN[3][30][63], MAIN[4][30][0], MAIN[4][30][3], MAIN[4][30][4], MAIN[4][30][7], MAIN[4][30][8], MAIN[4][30][11], MAIN[4][30][12], MAIN[4][30][15], MAIN[4][30][16], MAIN[4][30][18], MAIN[4][30][19], MAIN[4][30][22], MAIN[4][30][23], MAIN[4][30][25], MAIN[4][30][27], MAIN[4][30][30], MAIN[4][30][31], MAIN[4][30][33], MAIN[4][30][34], MAIN[4][30][37], MAIN[4][30][39], MAIN[4][30][41], MAIN[4][30][42], MAIN[4][30][45], MAIN[4][30][46], MAIN[4][30][48], MAIN[4][30][50], MAIN[4][30][52], MAIN[4][30][54], MAIN[4][30][56], MAIN[4][30][57], MAIN[4][30][60], MAIN[4][30][61], MAIN[5][30][0], MAIN[5][30][1], MAIN[5][30][3], MAIN[5][30][5], MAIN[5][30][7], MAIN[5][30][8], MAIN[5][30][11], MAIN[5][30][12], MAIN[5][30][15], MAIN[5][30][16], MAIN[5][30][19], MAIN[5][30][20], MAIN[5][30][23], MAIN[5][30][24], MAIN[5][30][26], MAIN[5][30][27]];
				attribute REG_INTERFACE @[MAIN[6][30][42], MAIN[6][30][41], MAIN[6][30][40], MAIN[6][30][39], MAIN[6][30][38], MAIN[6][30][37], MAIN[6][30][36], MAIN[6][30][35], MAIN[6][30][34], MAIN[6][30][52], MAIN[6][30][33], MAIN[6][30][55], MAIN[6][30][30], MAIN[6][30][59], MAIN[6][30][29], MAIN[6][30][28], MAIN[6][30][32], MAIN[6][30][56], MAIN[6][30][50], MAIN[6][30][51], MAIN[6][30][54], MAIN[6][30][2], MAIN[6][30][3], MAIN[6][30][57], MAIN[6][30][49], MAIN[6][30][48], MAIN[5][30][51], MAIN[5][30][52], MAIN[5][30][53], MAIN[6][30][1], MAIN[6][30][7], MAIN[6][30][16], MAIN[6][30][20], MAIN[6][30][23], MAIN[6][30][24], MAIN[6][30][25], MAIN[6][30][26], MAIN[6][30][47], MAIN[6][30][27], MAIN[6][30][31]];
				attribute REG_OPT_INV @[MAIN[5][30][21], MAIN[5][30][18], MAIN[5][30][17]];
				attribute MODE @[MAIN[4][30][56], MAIN[4][30][54], MAIN[4][30][41], MAIN[4][30][34]] {
					DCM_CLKGEN = 0b1111,
				}
				attribute OUT_CLK0_ENABLE @MAIN[5][30][41];
				attribute OUT_CLK90_ENABLE @MAIN[5][30][60];
				attribute OUT_CLK180_ENABLE @MAIN[5][30][59];
				attribute OUT_CLK270_ENABLE @MAIN[5][30][61];
				attribute OUT_CLK2X_ENABLE @MAIN[6][30][4];
				attribute OUT_CLK2X180_ENABLE @MAIN[6][30][5];
				attribute OUT_CLKDV_ENABLE @MAIN[6][30][6];
				attribute OUT_CLKFX_ENABLE @MAIN[4][30][46];
				attribute OUT_CONCUR_ENABLE @MAIN[4][30][45];
				attribute CLKIN_CLKFB_ENABLE @MAIN[6][30][40];
				attribute CLKDV_COUNT_MAX @[MAIN[6][30][14], MAIN[6][30][13], MAIN[6][30][12], MAIN[6][30][11]];
				attribute CLKDV_COUNT_FALL @[MAIN[6][30][19], MAIN[6][30][18], MAIN[6][30][17], MAIN[6][30][15]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN[6][30][10], MAIN[6][30][61], MAIN[6][30][60], MAIN[6][30][9]];
				attribute CLKDV_PHASE_RISE @[MAIN[5][30][55], MAIN[6][30][0]];
				attribute CLKDV_PHASE_FALL @[MAIN[5][30][56], MAIN[5][30][63]];
				attribute CLKDV_MODE @[MAIN[6][30][8]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN[6][30][23], MAIN[6][30][24], MAIN[6][30][25], MAIN[6][30][26]];
				attribute CLKIN_IOB @MAIN[6][30][16];
				attribute CLKFB_IOB @MAIN[6][30][20];
				attribute CLKIN_DIVIDE_BY_2 @MAIN[6][30][31];
				attribute CLK_FEEDBACK_2X @MAIN[3][30][1];
				attribute CLK_FEEDBACK_DISABLE @MAIN[1][30][42];
				attribute DLL_ENABLE @MAIN[2][30][59];
				attribute DLL_FREQUENCY_MODE @[MAIN[1][30][49]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN[4][30][42];
				attribute DFS_FEEDBACK @MAIN[4][30][50];
				attribute DFS_FREQUENCY_MODE @[MAIN[4][30][48]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute CLKOUT_PHASE_SHIFT @[MAIN[1][30][27], MAIN[2][30][60], MAIN[1][30][58]] {
					MISSING = 0b000,
					NONE = 0b001,
					FIXED = 0b011,
					VARIABLE = 0b110,
				}
				attribute PHASE_SHIFT @[MAIN[1][30][7], MAIN[1][30][8], MAIN[1][30][11], MAIN[1][30][12], MAIN[1][30][15], MAIN[1][30][16], MAIN[1][30][19], MAIN[1][30][20]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN[1][30][22];
				attribute STARTUP_WAIT @MAIN[5][30][53];
				attribute CLKFX_MULTIPLY @[MAIN[5][30][0], MAIN[5][30][1], MAIN[5][30][3], MAIN[5][30][5], MAIN[5][30][7], MAIN[5][30][8], MAIN[5][30][11], MAIN[5][30][12]];
				attribute CLKFX_DIVIDE @[MAIN[5][30][15], MAIN[5][30][16], MAIN[5][30][19], MAIN[5][30][20], MAIN[5][30][23], MAIN[5][30][24], MAIN[5][30][26], MAIN[5][30][27]];
				attribute CLKFXDV_DIVIDE @[MAIN[3][30][3], MAIN[3][30][2], MAIN[3][30][4]] {
					NONE = 0b000,
					_32 = 0b010,
					_16 = 0b100,
					_8 = 0b110,
					_4 = 0b001,
					_2 = 0b011,
				}
				attribute DUTY_CYCLE_CORRECTION @MAIN[5][30][57];
				attribute PROG_ENABLE @MAIN[4][30][39];
				attribute SPREAD_SPECTRUM @[MAIN[4][30][3], MAIN[3][30][22], MAIN[5][30][38], MAIN[4][30][8], MAIN[5][30][13], MAIN[5][30][33], MAIN[5][30][40], MAIN[5][30][39], MAIN[4][30][31], MAIN[4][30][30], MAIN[4][30][15], MAIN[4][30][7], MAIN[3][30][26]] {
					MISSING = 0b0000000000000,
					NONE = 0b0000000011111,
					DCM = 0b0000001111111,
					CENTER_HIGH_SPREAD = 0b0000010011111,
					CENTER_LOW_SPREAD = 0b0000110011111,
					VIDEO_LINK_M0 = 0b0001001100001,
					VIDEO_LINK_M1 = 0b0011000100001,
					VIDEO_LINK_M2 = 0b1110000100000,
				}
			}

			bel DCM[1] {
				input CLKIN = CELL[1].IMUX_DCM_CLKIN[1];
				input CLKFB = CELL[1].IMUX_DCM_CLKFB[1];
				input RST = ^CELL[1].IMUX_LOGICIN[47] @MAIN[9][30][48];
				input PSCLK = CELL[1].IMUX_GFAN[1];
				input PSEN = ^CELL[1].IMUX_LOGICIN[24] @MAIN[9][30][47];
				input PSINCDEC = ^CELL[1].IMUX_LOGICIN[15] @MAIN[9][30][44];
				input STSADRS[0] = ^CELL[1].IMUX_LOGICIN[16] @MAIN[9][30][29];
				input STSADRS[1] = ^CELL[1].IMUX_LOGICIN[62] @MAIN[9][30][32];
				input STSADRS[2] = ^CELL[1].IMUX_LOGICIN[12] @MAIN[9][30][33];
				input STSADRS[3] = ^CELL[1].IMUX_LOGICIN[5] @MAIN[9][30][36];
				input STSADRS[4] = ^CELL[1].IMUX_LOGICIN[36] @MAIN[9][30][37];
				input FREEZEDLL = ^CELL[1].IMUX_LOGICIN[7] @MAIN[9][30][40];
				input FREEZEDFS = ^CELL[1].IMUX_LOGICIN[42] @MAIN[9][30][43];
				input CTLMODE = ^CELL[1].IMUX_LOGICIN[23] @MAIN[9][30][14];
				input CTLGO = ^CELL[1].IMUX_LOGICIN[17] @MAIN[9][30][21];
				input CTLOSC1 = ^CELL[1].IMUX_LOGICIN[54] @MAIN[9][30][9];
				input CTLOSC2 = ^CELL[1].IMUX_LOGICIN[34] @MAIN[9][30][12];
				input CTLSEL[0] = ^CELL[1].IMUX_LOGICIN[38] @MAIN[9][30][24];
				input CTLSEL[1] = ^CELL[1].IMUX_LOGICIN[45] @MAIN[9][30][25];
				input CTLSEL[2] = ^CELL[1].IMUX_LOGICIN[20] @MAIN[9][30][28];
				input SKEWCLKIN1 = CELL[1].OMUX_DCM_SKEWCLKIN1[1];
				input SKEWCLKIN2 = CELL[1].OMUX_DCM_SKEWCLKIN2[1];
				input SKEWIN = ^CELL[1].IMUX_GFAN[0] @MAIN[6][30][45];
				input SKEWRST = ^CELL[1].IMUX_LOGICIN[48] @MAIN[6][30][46];
				output CLK0 = CELL[1].OUT_DCM_CLK0[1];
				output CLK90 = CELL[1].OUT_DCM_CLK90[1];
				output CLK180 = CELL[1].OUT_DCM_CLK180[1];
				output CLK270 = CELL[1].OUT_DCM_CLK270[1];
				output CLK2X = CELL[1].OUT_DCM_CLK2X[1];
				output CLK2X180 = CELL[1].OUT_DCM_CLK2X180[1];
				output CLKDV = CELL[1].OUT_DCM_CLKDV[1];
				output CLKFX = CELL[1].OUT_DCM_CLKFX[1];
				output CLKFX180 = CELL[1].OUT_DCM_CLKFX180[1];
				output CONCUR = CELL[1].OUT_DCM_CONCUR[1];
				output LOCKED = CELL[1].OUT_BEL[14];
				output PSDONE = CELL[1].OUT_BEL[15];
				output STATUS[0] = CELL[1].OUT_BEL[16];
				output STATUS[1] = CELL[1].OUT_BEL[17];
				output STATUS[2] = CELL[1].OUT_BEL[18];
				output STATUS[3] = CELL[1].OUT_BEL[19];
				output STATUS[4] = CELL[1].OUT_BEL[20];
				output STATUS[5] = CELL[1].OUT_BEL[21];
				output STATUS[6] = CELL[1].OUT_BEL[22];
				output STATUS[7] = CELL[1].OUT_BEL[23];
				output SKEWOUT = CELL[1].OUT_BEL[12];
				output SCANOUT = CELL[1].OUT_BEL[13];
				attribute REG_DLL_C @[MAIN[10][30][48], MAIN[10][30][46], MAIN[10][30][44], MAIN[10][30][43], MAIN[11][30][41], MAIN[11][30][40], MAIN[10][30][40], MAIN[10][30][37], MAIN[10][30][36], MAIN[10][30][33], MAIN[10][30][32], MAIN[10][30][29], MAIN[10][30][28], MAIN[11][30][45], MAIN[10][30][25], MAIN[10][30][22], MAIN[10][30][21], MAIN[10][30][18], MAIN[10][30][17], MAIN[10][30][14], MAIN[10][30][13], MAIN[10][30][10], MAIN[10][30][9], MAIN[10][30][6], MAIN[10][30][3], MAIN[10][30][2], MAIN[9][30][63], MAIN[9][30][62], MAIN[9][30][59], MAIN[9][30][58], MAIN[9][30][52], MAIN[9][30][51]];
				attribute REG_DLL_S @[MAIN[13][30][41], MAIN[13][30][40], MAIN[13][30][39], MAIN[13][30][38], MAIN[13][30][35], MAIN[13][30][34], MAIN[13][30][31], MAIN[13][30][30], MAIN[13][30][27], MAIN[13][30][26], MAIN[13][30][23], MAIN[13][30][22], MAIN[13][30][19], MAIN[11][30][43], MAIN[13][30][16], MAIN[13][30][15], MAIN[13][30][12], MAIN[13][30][11], MAIN[13][30][8], MAIN[13][30][7], MAIN[13][30][4], MAIN[13][30][3], MAIN[13][30][0], MAIN[12][30][63], MAIN[12][30][61], MAIN[12][30][60], MAIN[12][30][57], MAIN[11][30][42], MAIN[12][30][53], MAIN[12][30][52], MAIN[12][30][49], MAIN[12][30][48]];
				attribute REG_DFS_C @[MAIN[11][30][39], MAIN[11][30][38], MAIN[11][30][37]];
				attribute REG_DFS_S @[MAIN[9][30][20], MAIN[9][30][17], MAIN[9][30][13], MAIN[9][30][11], MAIN[9][30][10], MAIN[9][30][8], MAIN[9][30][7], MAIN[9][30][6], MAIN[9][30][5], MAIN[9][30][3], MAIN[9][30][2], MAIN[11][30][28], MAIN[11][30][27], MAIN[11][30][24], MAIN[11][30][23], MAIN[11][30][20], MAIN[11][30][19], MAIN[11][30][16], MAIN[11][30][15], MAIN[11][30][13], MAIN[11][30][12], MAIN[11][30][9], MAIN[11][30][8], MAIN[11][30][5], MAIN[11][30][4], MAIN[11][30][1], MAIN[11][30][0], MAIN[10][30][62], MAIN[10][30][60], MAIN[10][30][58], MAIN[10][30][56], MAIN[10][30][54], MAIN[10][30][53], MAIN[10][30][50], MAIN[10][30][49], MAIN[10][30][47], MAIN[10][30][45], MAIN[10][30][42], MAIN[10][30][41], MAIN[10][30][39], MAIN[10][30][38], MAIN[10][30][35], MAIN[10][30][34], MAIN[10][30][31], MAIN[10][30][30], MAIN[10][30][27], MAIN[10][30][26], MAIN[10][30][24], MAIN[10][30][23], MAIN[10][30][20], MAIN[10][30][19], MAIN[10][30][16], MAIN[10][30][15], MAIN[10][30][12], MAIN[10][30][11], MAIN[10][30][8], MAIN[10][30][7], MAIN[10][30][5], MAIN[10][30][4], MAIN[10][30][1], MAIN[10][30][0], MAIN[9][30][61], MAIN[9][30][60], MAIN[9][30][57], MAIN[9][30][56], MAIN[9][30][54], MAIN[9][30][53], MAIN[9][30][50], MAIN[9][30][49], MAIN[9][30][46], MAIN[9][30][45], MAIN[9][30][42], MAIN[9][30][41], MAIN[9][30][39], MAIN[9][30][38], MAIN[9][30][35], MAIN[9][30][34], MAIN[9][30][31], MAIN[9][30][30], MAIN[9][30][27], MAIN[9][30][26], MAIN[9][30][23], MAIN[9][30][22], MAIN[9][30][19], MAIN[9][30][18], MAIN[9][30][16], MAIN[9][30][15]];
				attribute REG_INTERFACE @[MAIN[6][30][46], MAIN[6][30][45], MAIN[6][30][44], MAIN[6][30][43], MAIN[5][30][58], MAIN[5][30][50], MAIN[11][30][53], MAIN[11][30][52], MAIN[11][30][51], MAIN[11][30][50], MAIN[11][30][49], MAIN[11][30][48], MAIN[11][30][47], MAIN[11][30][46], MAIN[11][30][36], MAIN[11][30][35], MAIN[11][30][32], MAIN[11][30][31], MAIN[11][30][30], MAIN[11][30][29], MAIN[11][30][26], MAIN[11][30][25], MAIN[11][30][22], MAIN[11][30][21], MAIN[11][30][18], MAIN[11][30][17], MAIN[11][30][14], MAIN[11][30][11], MAIN[11][30][10], MAIN[11][30][7], MAIN[11][30][6], MAIN[11][30][3], MAIN[11][30][2], MAIN[10][30][63], MAIN[10][30][61], MAIN[10][30][59], MAIN[10][30][57], MAIN[10][30][55], MAIN[10][30][52], MAIN[10][30][51]];
				attribute REG_OPT_INV @[MAIN[9][30][4], MAIN[9][30][1], MAIN[9][30][0]];
				attribute MODE @[MAIN[10][30][7], MAIN[10][30][1], MAIN[9][30][53], MAIN[9][30][50]] {
					DCM_CLKGEN = 0b1111,
				}
				attribute OUT_CLK0_ENABLE @MAIN[10][30][28];
				attribute OUT_CLK90_ENABLE @MAIN[10][30][32];
				attribute OUT_CLK180_ENABLE @MAIN[10][30][29];
				attribute OUT_CLK270_ENABLE @MAIN[10][30][33];
				attribute OUT_CLK2X_ENABLE @MAIN[10][30][36];
				attribute OUT_CLK2X180_ENABLE @MAIN[10][30][37];
				attribute OUT_CLKDV_ENABLE @MAIN[10][30][40];
				attribute OUT_CLKFX_ENABLE @MAIN[9][30][60];
				attribute OUT_CONCUR_ENABLE @MAIN[9][30][61];
				attribute CLKIN_CLKFB_ENABLE @MAIN[6][30][44];
				attribute CLKDV_COUNT_MAX @[MAIN[9][30][62], MAIN[9][30][59], MAIN[9][30][58], MAIN[9][30][52]];
				attribute CLKDV_COUNT_FALL @[MAIN[10][30][6], MAIN[10][30][3], MAIN[10][30][2], MAIN[9][30][63]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN[10][30][14], MAIN[10][30][13], MAIN[10][30][10], MAIN[10][30][9]];
				attribute CLKDV_PHASE_RISE @[MAIN[10][30][18], MAIN[10][30][17]];
				attribute CLKDV_PHASE_FALL @[MAIN[10][30][22], MAIN[10][30][21]];
				attribute CLKDV_MODE @[MAIN[10][30][25]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN[10][30][63], MAIN[10][30][61], MAIN[10][30][59], MAIN[10][30][57]];
				attribute CLKIN_IOB @MAIN[11][30][3];
				attribute CLKFB_IOB @MAIN[11][30][2];
				attribute CLKIN_DIVIDE_BY_2 @MAIN[10][30][51];
				attribute CLK_FEEDBACK_2X @MAIN[11][30][45];
				attribute CLK_FEEDBACK_DISABLE @MAIN[12][30][63];
				attribute DLL_ENABLE @MAIN[11][30][42];
				attribute DLL_FREQUENCY_MODE @[MAIN[12][30][57]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN[10][30][0];
				attribute DFS_FEEDBACK @MAIN[9][30][56];
				attribute DFS_FREQUENCY_MODE @[MAIN[9][30][57]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute CLKOUT_PHASE_SHIFT @[MAIN[13][30][15], MAIN[11][30][43], MAIN[12][30][48]] {
					MISSING = 0b000,
					NONE = 0b001,
					FIXED = 0b011,
					VARIABLE = 0b110,
				}
				attribute PHASE_SHIFT @[MAIN[13][30][35], MAIN[13][30][34], MAIN[13][30][31], MAIN[13][30][30], MAIN[13][30][27], MAIN[13][30][26], MAIN[13][30][23], MAIN[13][30][22]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN[13][30][19];
				attribute STARTUP_WAIT @MAIN[11][30][10];
				attribute CLKFX_MULTIPLY @[MAIN[9][30][42], MAIN[9][30][41], MAIN[9][30][39], MAIN[9][30][38], MAIN[9][30][35], MAIN[9][30][34], MAIN[9][30][31], MAIN[9][30][30]];
				attribute CLKFX_DIVIDE @[MAIN[9][30][27], MAIN[9][30][26], MAIN[9][30][23], MAIN[9][30][22], MAIN[9][30][19], MAIN[9][30][18], MAIN[9][30][16], MAIN[9][30][15]];
				attribute CLKFXDV_DIVIDE @[MAIN[11][30][38], MAIN[11][30][37], MAIN[11][30][39]] {
					NONE = 0b000,
					_32 = 0b010,
					_16 = 0b100,
					_8 = 0b110,
					_4 = 0b001,
					_2 = 0b011,
				}
				attribute DUTY_CYCLE_CORRECTION @MAIN[9][30][51];
				attribute PROG_ENABLE @MAIN[10][30][4];
				attribute SPREAD_SPECTRUM @[MAIN[11][30][20], MAIN[10][30][39], MAIN[9][30][5], MAIN[10][30][34], MAIN[9][30][17], MAIN[9][30][8], MAIN[9][30][2], MAIN[9][30][3], MAIN[10][30][35], MAIN[10][30][27], MAIN[10][30][12], MAIN[10][30][11], MAIN[11][30][15]] {
					MISSING = 0b0000000000000,
					NONE = 0b0000000011111,
					DCM = 0b0000001111111,
					CENTER_HIGH_SPREAD = 0b0000010011111,
					CENTER_LOW_SPREAD = 0b0000110011111,
					VIDEO_LINK_M0 = 0b0001001100001,
					VIDEO_LINK_M1 = 0b0011000100001,
					VIDEO_LINK_M2 = 0b1110000100000,
				}
			}

			bel CMT_VREG {
				attribute REG_REG @[MAIN[12][30][8], MAIN[12][30][7], MAIN[12][30][6], MAIN[12][30][5], MAIN[12][30][4], MAIN[12][30][3], MAIN[12][30][2], MAIN[12][30][1], MAIN[12][30][0]];
				attribute REG_BG @[CLK[14][3][63], CLK[14][3][62], CLK[14][3][61], CLK[14][3][60], CLK[14][3][59], CLK[14][3][58], CLK[14][3][57], CLK[14][3][56], CLK[14][3][55], CLK[14][3][54], CLK[14][3][53]];
			}

			switchbox CMT_INT {
				mux CELL[1].CMT_OUT[0] @[CLK[5][3][19], CLK[5][3][21], CLK[5][3][17], CLK[5][3][23], CLK[5][3][16], CLK[5][3][22], CLK[5][3][18], CLK[5][3][20], CLK[5][3][6], CLK[5][3][7]] {
					CELL[1].IMUX_LOGICIN[44] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[1] @[CLK[5][3][27], CLK[5][3][29], CLK[5][3][25], CLK[5][3][31], CLK[5][3][24], CLK[5][3][30], CLK[5][3][26], CLK[5][3][28], CLK[5][3][4], CLK[5][3][5]] {
					CELL[1].IMUX_LOGICIN[55] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[2] @[CLK[5][3][35], CLK[5][3][37], CLK[5][3][33], CLK[5][3][39], CLK[5][3][32], CLK[5][3][38], CLK[5][3][34], CLK[5][3][36], CLK[5][3][2], CLK[5][3][3]] {
					CELL[1].IMUX_LOGICIN[26] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[3] @[CLK[5][3][43], CLK[5][3][45], CLK[5][3][41], CLK[5][3][47], CLK[5][3][40], CLK[5][3][46], CLK[5][3][42], CLK[5][3][44], CLK[5][3][0], CLK[5][3][1]] {
					CELL[1].IMUX_LOGICIN[30] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[4] @[CLK[5][3][51], CLK[5][3][53], CLK[5][3][49], CLK[5][3][55], CLK[5][3][48], CLK[5][3][54], CLK[5][3][50], CLK[5][3][52], CLK[6][3][30], CLK[6][3][31]] {
					CELL[1].IMUX_LOGICIN[41] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[5] @[CLK[5][3][59], CLK[5][3][61], CLK[5][3][57], CLK[5][3][63], CLK[5][3][56], CLK[5][3][62], CLK[5][3][58], CLK[5][3][60], CLK[6][3][28], CLK[6][3][29]] {
					CELL[1].IMUX_LOGICIN[3] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[6] @[CLK[6][3][3], CLK[6][3][5], CLK[6][3][1], CLK[6][3][7], CLK[6][3][0], CLK[6][3][6], CLK[6][3][2], CLK[6][3][4], CLK[6][3][26], CLK[6][3][27]] {
					CELL[1].IMUX_LOGICIN[58] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[7] @[CLK[6][3][11], CLK[6][3][13], CLK[6][3][9], CLK[6][3][15], CLK[6][3][8], CLK[6][3][14], CLK[6][3][10], CLK[6][3][12], CLK[6][3][24], CLK[6][3][25]] {
					CELL[1].IMUX_LOGICIN[19] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[8] @[CLK[9][3][3], CLK[9][3][5], CLK[9][3][1], CLK[9][3][7], CLK[9][3][0], CLK[9][3][6], CLK[9][3][2], CLK[9][3][4], CLK[8][3][54], CLK[8][3][55]] {
					CELL[1].IMUX_LOGICIN[28] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[9] @[CLK[9][3][11], CLK[9][3][13], CLK[9][3][9], CLK[9][3][15], CLK[9][3][8], CLK[9][3][14], CLK[9][3][10], CLK[9][3][12], CLK[8][3][52], CLK[8][3][53]] {
					CELL[1].IMUX_LOGICIN[29] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[10] @[CLK[9][3][19], CLK[9][3][21], CLK[9][3][17], CLK[9][3][23], CLK[9][3][16], CLK[9][3][22], CLK[9][3][18], CLK[9][3][20], CLK[8][3][50], CLK[8][3][51]] {
					CELL[1].IMUX_LOGICIN[32] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[11] @[CLK[9][3][27], CLK[9][3][29], CLK[9][3][25], CLK[9][3][31], CLK[9][3][24], CLK[9][3][30], CLK[9][3][26], CLK[9][3][28], CLK[8][3][48], CLK[8][3][49]] {
					CELL[1].IMUX_LOGICIN[59] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[12] @[CLK[9][3][35], CLK[9][3][37], CLK[9][3][33], CLK[9][3][39], CLK[9][3][32], CLK[9][3][38], CLK[9][3][34], CLK[9][3][36], CLK[10][3][14], CLK[10][3][15]] {
					CELL[1].IMUX_LOGICIN[52] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[13] @[CLK[9][3][43], CLK[9][3][45], CLK[9][3][41], CLK[9][3][47], CLK[9][3][40], CLK[9][3][46], CLK[9][3][42], CLK[9][3][44], CLK[10][3][12], CLK[10][3][13]] {
					CELL[1].IMUX_LOGICIN[2] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[14] @[CLK[9][3][51], CLK[9][3][53], CLK[9][3][49], CLK[9][3][55], CLK[9][3][48], CLK[9][3][54], CLK[9][3][50], CLK[9][3][52], CLK[10][3][10], CLK[10][3][11]] {
					CELL[1].IMUX_LOGICIN[39] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_OUT[15] @[CLK[9][3][59], CLK[9][3][61], CLK[9][3][57], CLK[9][3][63], CLK[9][3][56], CLK[9][3][62], CLK[9][3][58], CLK[9][3][60], CLK[10][3][8], CLK[10][3][9]] {
					CELL[1].IMUX_LOGICIN[8] = 0b0000000001,
					CELL[1].OUT_DCM_CLK0[0] = 0b0000000110,
					CELL[1].OUT_DCM_CLK0[1] = 0b0000001000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0000010110,
					CELL[1].OUT_DCM_CLK90[1] = 0b0000101000,
					CELL[1].OUT_DCM_CLK180[0] = 0b0001000110,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010001000,
					CELL[1].OUT_DCM_CLK270[0] = 0b0001010110,
					CELL[1].OUT_DCM_CLK270[1] = 0b0010101000,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100000010,
					CELL[1].OUT_DCM_CLK2X[1] = 0b1000000000,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0100010010,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b1000100000,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0101000010,
					CELL[1].OUT_DCM_CLKDV[1] = 0b1010000000,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0101010010,
					CELL[1].OUT_DCM_CLKFX[1] = 0b1010100000,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b0100000110,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000001000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b0100010110,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1000101000,
					off = 0b0000000000,
				}
				mux CELL[1].CMT_CLKC_O[0] @[CLK[5][3][8]] {
					CELL[1].CMT_OUT[0] = 0b1,
					CELL[1].CMT_CLKC_I[0] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[1] @[CLK[5][3][9]] {
					CELL[1].CMT_OUT[1] = 0b1,
					CELL[1].CMT_CLKC_I[1] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[2] @[CLK[5][3][10]] {
					CELL[1].CMT_OUT[2] = 0b1,
					CELL[1].CMT_CLKC_I[2] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[3] @[CLK[5][3][11]] {
					CELL[1].CMT_OUT[3] = 0b1,
					CELL[1].CMT_CLKC_I[3] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[4] @[CLK[5][3][12]] {
					CELL[1].CMT_OUT[4] = 0b1,
					CELL[1].CMT_CLKC_I[4] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[5] @[CLK[5][3][13]] {
					CELL[1].CMT_OUT[5] = 0b1,
					CELL[1].CMT_CLKC_I[5] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[6] @[CLK[5][3][14]] {
					CELL[1].CMT_OUT[6] = 0b1,
					CELL[1].CMT_CLKC_I[6] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[7] @[CLK[5][3][15]] {
					CELL[1].CMT_OUT[7] = 0b1,
					CELL[1].CMT_CLKC_I[7] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[8] @[CLK[8][3][40]] {
					CELL[1].CMT_OUT[8] = 0b1,
					CELL[1].CMT_CLKC_I[8] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[9] @[CLK[8][3][41]] {
					CELL[1].CMT_OUT[9] = 0b1,
					CELL[1].CMT_CLKC_I[9] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[10] @[CLK[8][3][42]] {
					CELL[1].CMT_OUT[10] = 0b1,
					CELL[1].CMT_CLKC_I[10] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[11] @[CLK[8][3][43]] {
					CELL[1].CMT_OUT[11] = 0b1,
					CELL[1].CMT_CLKC_I[11] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[12] @[CLK[8][3][44]] {
					CELL[1].CMT_OUT[12] = 0b1,
					CELL[1].CMT_CLKC_I[12] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[13] @[CLK[8][3][45]] {
					CELL[1].CMT_OUT[13] = 0b1,
					CELL[1].CMT_CLKC_I[13] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[14] @[CLK[8][3][46]] {
					CELL[1].CMT_OUT[14] = 0b1,
					CELL[1].CMT_CLKC_I[14] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[15] @[CLK[8][3][47]] {
					CELL[1].CMT_OUT[15] = 0b1,
					CELL[1].CMT_CLKC_I[15] = 0b0,
				}
				mux CELL[1].IMUX_DCM_CLKIN[0] @[MAIN[6][30][30], MAIN[6][30][29], MAIN[6][30][28], MAIN[6][30][55], MAIN[6][30][59]] {
					CELL[0].IMUX_CLK[1] = 0b00011,
					CELL[0].IMUX_LOGICIN[25] = 0b01111,
					CELL[1].DIVCLK_CMT_W[0] = 0b00001,
					CELL[1].DIVCLK_CMT_W[1] = 0b01101,
					CELL[1].DIVCLK_CMT_W[2] = 0b10000,
					CELL[1].DIVCLK_CMT_W[3] = 0b10100,
					CELL[1].DIVCLK_CMT_E[0] = 0b00000,
					CELL[1].DIVCLK_CMT_E[1] = 0b00100,
					CELL[1].DIVCLK_CMT_E[2] = 0b01000,
					CELL[1].DIVCLK_CMT_E[3] = 0b01100,
					CELL[1].DIVCLK_CMT_V[0] = 0b11000,
					CELL[1].DIVCLK_CMT_V[1] = 0b11100,
					CELL[1].DIVCLK_CMT_V[2] = 0b10001,
					CELL[1].DIVCLK_CMT_V[3] = 0b11101,
					CELL[1].DIVCLK_CMT_V[4] = 0b00010,
					CELL[1].DIVCLK_CMT_V[5] = 0b00110,
					CELL[1].DIVCLK_CMT_V[6] = 0b01010,
					CELL[1].DIVCLK_CMT_V[7] = 0b01110,
					CELL[1].OMUX_PLL_SKEWCLKIN2_BUF = 0b10010,
					off = 0b00000,
				}
				mux CELL[1].IMUX_DCM_CLKIN[1] @[MAIN[11][30][47], MAIN[11][30][36], MAIN[11][30][35], MAIN[11][30][48], MAIN[11][30][46]] {
					CELL[1].IMUX_CLK[1] = 0b00011,
					CELL[1].IMUX_LOGICIN[25] = 0b01111,
					CELL[1].DIVCLK_CMT_W[0] = 0b00001,
					CELL[1].DIVCLK_CMT_W[1] = 0b01101,
					CELL[1].DIVCLK_CMT_W[2] = 0b10000,
					CELL[1].DIVCLK_CMT_W[3] = 0b10100,
					CELL[1].DIVCLK_CMT_E[0] = 0b00000,
					CELL[1].DIVCLK_CMT_E[1] = 0b00100,
					CELL[1].DIVCLK_CMT_E[2] = 0b01000,
					CELL[1].DIVCLK_CMT_E[3] = 0b01100,
					CELL[1].DIVCLK_CMT_V[0] = 0b11000,
					CELL[1].DIVCLK_CMT_V[1] = 0b11100,
					CELL[1].DIVCLK_CMT_V[2] = 0b10001,
					CELL[1].DIVCLK_CMT_V[3] = 0b11101,
					CELL[1].DIVCLK_CMT_V[4] = 0b00010,
					CELL[1].DIVCLK_CMT_V[5] = 0b00110,
					CELL[1].DIVCLK_CMT_V[6] = 0b01010,
					CELL[1].DIVCLK_CMT_V[7] = 0b01110,
					CELL[1].OMUX_PLL_SKEWCLKIN1_BUF = 0b10010,
					off = 0b00000,
				}
				mux CELL[1].IMUX_DCM_CLKFB[0] @[MAIN[6][30][56], MAIN[6][30][51], MAIN[6][30][54], MAIN[6][30][32], MAIN[6][30][50]] {
					CELL[0].IMUX_CLK[0] = 0b00011,
					CELL[0].IMUX_LOGICIN[57] = 0b01111,
					CELL[1].IOFBCLK_CMT_W[0] = 0b00001,
					CELL[1].IOFBCLK_CMT_W[1] = 0b01101,
					CELL[1].IOFBCLK_CMT_W[2] = 0b10000,
					CELL[1].IOFBCLK_CMT_W[3] = 0b10100,
					CELL[1].IOFBCLK_CMT_E[0] = 0b00000,
					CELL[1].IOFBCLK_CMT_E[1] = 0b00100,
					CELL[1].IOFBCLK_CMT_E[2] = 0b01000,
					CELL[1].IOFBCLK_CMT_E[3] = 0b01100,
					CELL[1].IOFBCLK_CMT_V[0] = 0b11000,
					CELL[1].IOFBCLK_CMT_V[1] = 0b11100,
					CELL[1].IOFBCLK_CMT_V[2] = 0b10001,
					CELL[1].IOFBCLK_CMT_V[3] = 0b11101,
					CELL[1].IOFBCLK_CMT_V[4] = 0b00010,
					CELL[1].IOFBCLK_CMT_V[5] = 0b00110,
					CELL[1].IOFBCLK_CMT_V[6] = 0b01010,
					CELL[1].IOFBCLK_CMT_V[7] = 0b01110,
					off = 0b00000,
				}
				mux CELL[1].IMUX_DCM_CLKFB[1] @[MAIN[11][30][31], MAIN[11][30][29], MAIN[11][30][26], MAIN[11][30][32], MAIN[11][30][30]] {
					CELL[1].IMUX_CLK[0] = 0b00011,
					CELL[1].IMUX_LOGICIN[57] = 0b01111,
					CELL[1].IOFBCLK_CMT_W[0] = 0b00001,
					CELL[1].IOFBCLK_CMT_W[1] = 0b01101,
					CELL[1].IOFBCLK_CMT_W[2] = 0b10000,
					CELL[1].IOFBCLK_CMT_W[3] = 0b10100,
					CELL[1].IOFBCLK_CMT_E[0] = 0b00000,
					CELL[1].IOFBCLK_CMT_E[1] = 0b00100,
					CELL[1].IOFBCLK_CMT_E[2] = 0b01000,
					CELL[1].IOFBCLK_CMT_E[3] = 0b01100,
					CELL[1].IOFBCLK_CMT_V[0] = 0b11000,
					CELL[1].IOFBCLK_CMT_V[1] = 0b11100,
					CELL[1].IOFBCLK_CMT_V[2] = 0b10001,
					CELL[1].IOFBCLK_CMT_V[3] = 0b11101,
					CELL[1].IOFBCLK_CMT_V[4] = 0b00010,
					CELL[1].IOFBCLK_CMT_V[5] = 0b00110,
					CELL[1].IOFBCLK_CMT_V[6] = 0b01010,
					CELL[1].IOFBCLK_CMT_V[7] = 0b01110,
					off = 0b00000,
				}
				mux CELL[1].OMUX_DCM_SKEWCLKIN1[0] @[MAIN[6][30][35], MAIN[6][30][34], MAIN[6][30][52], MAIN[6][30][33]] {
					CELL[1].OUT_DCM_CLK0[0] = 0b0000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0001,
					CELL[1].OUT_DCM_CLK180[0] = 0b0010,
					CELL[1].OUT_DCM_CLK270[0] = 0b0011,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0101,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0110,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0111,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b1000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b1001,
				}
				mux CELL[1].OMUX_DCM_SKEWCLKIN1[1] @[MAIN[11][30][52], MAIN[11][30][51], MAIN[11][30][50], MAIN[11][30][49]] {
					CELL[1].OUT_DCM_CLK0[1] = 0b0000,
					CELL[1].OUT_DCM_CLK90[1] = 0b0001,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010,
					CELL[1].OUT_DCM_CLK270[1] = 0b0011,
					CELL[1].OUT_DCM_CLK2X[1] = 0b0100,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b0101,
					CELL[1].OUT_DCM_CLKDV[1] = 0b0110,
					CELL[1].OUT_DCM_CLKFX[1] = 0b0111,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1001,
				}
				mux CELL[1].OMUX_DCM_SKEWCLKIN2[0] @[MAIN[6][30][39], MAIN[6][30][38], MAIN[6][30][37], MAIN[6][30][36]] {
					CELL[1].OUT_DCM_CLK0[0] = 0b0000,
					CELL[1].OUT_DCM_CLK90[0] = 0b0001,
					CELL[1].OUT_DCM_CLK180[0] = 0b0010,
					CELL[1].OUT_DCM_CLK270[0] = 0b0011,
					CELL[1].OUT_DCM_CLK2X[0] = 0b0100,
					CELL[1].OUT_DCM_CLK2X180[0] = 0b0101,
					CELL[1].OUT_DCM_CLKDV[0] = 0b0110,
					CELL[1].OUT_DCM_CLKFX[0] = 0b0111,
					CELL[1].OUT_DCM_CLKFX180[0] = 0b1000,
					CELL[1].OUT_DCM_CONCUR[0] = 0b1001,
				}
				mux CELL[1].OMUX_DCM_SKEWCLKIN2[1] @[MAIN[6][30][43], MAIN[5][30][58], MAIN[5][30][50], MAIN[11][30][53]] {
					CELL[1].OUT_DCM_CLK0[1] = 0b0000,
					CELL[1].OUT_DCM_CLK90[1] = 0b0001,
					CELL[1].OUT_DCM_CLK180[1] = 0b0010,
					CELL[1].OUT_DCM_CLK270[1] = 0b0011,
					CELL[1].OUT_DCM_CLK2X[1] = 0b0100,
					CELL[1].OUT_DCM_CLK2X180[1] = 0b0101,
					CELL[1].OUT_DCM_CLKDV[1] = 0b0110,
					CELL[1].OUT_DCM_CLKFX[1] = 0b0111,
					CELL[1].OUT_DCM_CLKFX180[1] = 0b1000,
					CELL[1].OUT_DCM_CONCUR[1] = 0b1001,
				}
				progbuf CELL[1].OMUX_PLL_SKEWCLKIN1_BUF = CELL_PLL.OMUX_PLL_SKEWCLKIN1 @MAIN[11][30][21];
				progbuf CELL[1].OMUX_PLL_SKEWCLKIN2_BUF = CELL_PLL.OMUX_PLL_SKEWCLKIN2 @MAIN[6][30][57];
			}

			// wire CELL[0].IMUX_GFAN[0]           DCM[0].SKEWIN
			// wire CELL[0].IMUX_GFAN[1]           DCM[0].PSCLK
			// wire CELL[0].IMUX_LOGICIN[5]        DCM[0].STSADRS[3]
			// wire CELL[0].IMUX_LOGICIN[7]        DCM[0].FREEZEDLL
			// wire CELL[0].IMUX_LOGICIN[12]       DCM[0].STSADRS[2]
			// wire CELL[0].IMUX_LOGICIN[15]       DCM[0].PSINCDEC
			// wire CELL[0].IMUX_LOGICIN[16]       DCM[0].STSADRS[0]
			// wire CELL[0].IMUX_LOGICIN[17]       DCM[0].CTLGO
			// wire CELL[0].IMUX_LOGICIN[20]       DCM[0].CTLSEL[2]
			// wire CELL[0].IMUX_LOGICIN[23]       DCM[0].CTLMODE
			// wire CELL[0].IMUX_LOGICIN[24]       DCM[0].PSEN
			// wire CELL[0].IMUX_LOGICIN[34]       DCM[0].CTLOSC2
			// wire CELL[0].IMUX_LOGICIN[36]       DCM[0].STSADRS[4]
			// wire CELL[0].IMUX_LOGICIN[38]       DCM[0].CTLSEL[0]
			// wire CELL[0].IMUX_LOGICIN[42]       DCM[0].FREEZEDFS
			// wire CELL[0].IMUX_LOGICIN[45]       DCM[0].CTLSEL[1]
			// wire CELL[0].IMUX_LOGICIN[47]       DCM[0].RST
			// wire CELL[0].IMUX_LOGICIN[48]       DCM[0].SKEWRST
			// wire CELL[0].IMUX_LOGICIN[54]       DCM[0].CTLOSC1
			// wire CELL[0].IMUX_LOGICIN[62]       DCM[0].STSADRS[1]
			// wire CELL[0].OUT_BEL[12]            DCM[0].SKEWOUT
			// wire CELL[0].OUT_BEL[13]            DCM[0].SCANOUT
			// wire CELL[0].OUT_BEL[14]            DCM[0].LOCKED
			// wire CELL[0].OUT_BEL[15]            DCM[0].PSDONE
			// wire CELL[0].OUT_BEL[16]            DCM[0].STATUS[0]
			// wire CELL[0].OUT_BEL[17]            DCM[0].STATUS[1]
			// wire CELL[0].OUT_BEL[18]            DCM[0].STATUS[2]
			// wire CELL[0].OUT_BEL[19]            DCM[0].STATUS[3]
			// wire CELL[0].OUT_BEL[20]            DCM[0].STATUS[4]
			// wire CELL[0].OUT_BEL[21]            DCM[0].STATUS[5]
			// wire CELL[0].OUT_BEL[22]            DCM[0].STATUS[6]
			// wire CELL[0].OUT_BEL[23]            DCM[0].STATUS[7]
			// wire CELL[1].IMUX_GFAN[0]           DCM[1].SKEWIN
			// wire CELL[1].IMUX_GFAN[1]           DCM[1].PSCLK
			// wire CELL[1].IMUX_LOGICIN[5]        DCM[1].STSADRS[3]
			// wire CELL[1].IMUX_LOGICIN[7]        DCM[1].FREEZEDLL
			// wire CELL[1].IMUX_LOGICIN[12]       DCM[1].STSADRS[2]
			// wire CELL[1].IMUX_LOGICIN[15]       DCM[1].PSINCDEC
			// wire CELL[1].IMUX_LOGICIN[16]       DCM[1].STSADRS[0]
			// wire CELL[1].IMUX_LOGICIN[17]       DCM[1].CTLGO
			// wire CELL[1].IMUX_LOGICIN[20]       DCM[1].CTLSEL[2]
			// wire CELL[1].IMUX_LOGICIN[23]       DCM[1].CTLMODE
			// wire CELL[1].IMUX_LOGICIN[24]       DCM[1].PSEN
			// wire CELL[1].IMUX_LOGICIN[34]       DCM[1].CTLOSC2
			// wire CELL[1].IMUX_LOGICIN[36]       DCM[1].STSADRS[4]
			// wire CELL[1].IMUX_LOGICIN[38]       DCM[1].CTLSEL[0]
			// wire CELL[1].IMUX_LOGICIN[42]       DCM[1].FREEZEDFS
			// wire CELL[1].IMUX_LOGICIN[45]       DCM[1].CTLSEL[1]
			// wire CELL[1].IMUX_LOGICIN[47]       DCM[1].RST
			// wire CELL[1].IMUX_LOGICIN[48]       DCM[1].SKEWRST
			// wire CELL[1].IMUX_LOGICIN[54]       DCM[1].CTLOSC1
			// wire CELL[1].IMUX_LOGICIN[62]       DCM[1].STSADRS[1]
			// wire CELL[1].OUT_BEL[12]            DCM[1].SKEWOUT
			// wire CELL[1].OUT_BEL[13]            DCM[1].SCANOUT
			// wire CELL[1].OUT_BEL[14]            DCM[1].LOCKED
			// wire CELL[1].OUT_BEL[15]            DCM[1].PSDONE
			// wire CELL[1].OUT_BEL[16]            DCM[1].STATUS[0]
			// wire CELL[1].OUT_BEL[17]            DCM[1].STATUS[1]
			// wire CELL[1].OUT_BEL[18]            DCM[1].STATUS[2]
			// wire CELL[1].OUT_BEL[19]            DCM[1].STATUS[3]
			// wire CELL[1].OUT_BEL[20]            DCM[1].STATUS[4]
			// wire CELL[1].OUT_BEL[21]            DCM[1].STATUS[5]
			// wire CELL[1].OUT_BEL[22]            DCM[1].STATUS[6]
			// wire CELL[1].OUT_BEL[23]            DCM[1].STATUS[7]
			// wire CELL[1].IMUX_DCM_CLKIN[0]      DCM[0].CLKIN
			// wire CELL[1].IMUX_DCM_CLKIN[1]      DCM[1].CLKIN
			// wire CELL[1].IMUX_DCM_CLKFB[0]      DCM[0].CLKFB
			// wire CELL[1].IMUX_DCM_CLKFB[1]      DCM[1].CLKFB
			// wire CELL[1].OMUX_DCM_SKEWCLKIN1[0] DCM[0].SKEWCLKIN1
			// wire CELL[1].OMUX_DCM_SKEWCLKIN1[1] DCM[1].SKEWCLKIN1
			// wire CELL[1].OMUX_DCM_SKEWCLKIN2[0] DCM[0].SKEWCLKIN2
			// wire CELL[1].OMUX_DCM_SKEWCLKIN2[1] DCM[1].SKEWCLKIN2
			// wire CELL[1].OUT_DCM_CLK0[0]        DCM[0].CLK0
			// wire CELL[1].OUT_DCM_CLK0[1]        DCM[1].CLK0
			// wire CELL[1].OUT_DCM_CLK90[0]       DCM[0].CLK90
			// wire CELL[1].OUT_DCM_CLK90[1]       DCM[1].CLK90
			// wire CELL[1].OUT_DCM_CLK180[0]      DCM[0].CLK180
			// wire CELL[1].OUT_DCM_CLK180[1]      DCM[1].CLK180
			// wire CELL[1].OUT_DCM_CLK270[0]      DCM[0].CLK270
			// wire CELL[1].OUT_DCM_CLK270[1]      DCM[1].CLK270
			// wire CELL[1].OUT_DCM_CLK2X[0]       DCM[0].CLK2X
			// wire CELL[1].OUT_DCM_CLK2X[1]       DCM[1].CLK2X
			// wire CELL[1].OUT_DCM_CLK2X180[0]    DCM[0].CLK2X180
			// wire CELL[1].OUT_DCM_CLK2X180[1]    DCM[1].CLK2X180
			// wire CELL[1].OUT_DCM_CLKDV[0]       DCM[0].CLKDV
			// wire CELL[1].OUT_DCM_CLKDV[1]       DCM[1].CLKDV
			// wire CELL[1].OUT_DCM_CLKFX[0]       DCM[0].CLKFX
			// wire CELL[1].OUT_DCM_CLKFX[1]       DCM[1].CLKFX
			// wire CELL[1].OUT_DCM_CLKFX180[0]    DCM[0].CLKFX180
			// wire CELL[1].OUT_DCM_CLKFX180[1]    DCM[1].CLKFX180
			// wire CELL[1].OUT_DCM_CONCUR[0]      DCM[0].CONCUR
			// wire CELL[1].OUT_DCM_CONCUR[1]      DCM[1].CONCUR
		}

		tile_class CMT_PLL {
			cell CELL[0];
			cell CELL[1];
			cell CELL_DCM;
			bitrect MAIN[0]: Vertical (31, rev 64);
			bitrect MAIN[1]: Vertical (31, rev 64);
			bitrect MAIN[2]: Vertical (31, rev 64);
			bitrect MAIN[3]: Vertical (31, rev 64);
			bitrect MAIN[4]: Vertical (31, rev 64);
			bitrect MAIN[5]: Vertical (31, rev 64);
			bitrect MAIN[6]: Vertical (31, rev 64);
			bitrect MAIN[7]: Vertical (31, rev 64);
			bitrect MAIN[8]: Vertical (31, rev 64);
			bitrect MAIN[9]: Vertical (31, rev 64);
			bitrect MAIN[10]: Vertical (31, rev 64);
			bitrect MAIN[11]: Vertical (31, rev 64);
			bitrect MAIN[12]: Vertical (31, rev 64);
			bitrect MAIN[13]: Vertical (31, rev 64);
			bitrect MAIN[14]: Vertical (31, rev 64);
			bitrect MAIN[15]: Vertical (31, rev 64);
			bitrect CLK[0]: Vertical (4, rev 64);
			bitrect CLK[1]: Vertical (4, rev 64);
			bitrect CLK[2]: Vertical (4, rev 64);
			bitrect CLK[3]: Vertical (4, rev 64);
			bitrect CLK[4]: Vertical (4, rev 64);
			bitrect CLK[5]: Vertical (4, rev 64);
			bitrect CLK[6]: Vertical (4, rev 64);
			bitrect CLK[7]: Vertical (4, rev 64);
			bitrect CLK[8]: Vertical (4, rev 64);
			bitrect CLK[9]: Vertical (4, rev 64);
			bitrect CLK[10]: Vertical (4, rev 64);
			bitrect CLK[11]: Vertical (4, rev 64);
			bitrect CLK[12]: Vertical (4, rev 64);
			bitrect CLK[13]: Vertical (4, rev 64);
			bitrect CLK[14]: Vertical (4, rev 64);
			bitrect CLK[15]: Vertical (4, rev 64);

			bel PLL {
				input CLKIN1 = CELL[1].IMUX_PLL_CLKIN1;
				input CLKIN2 = CELL[1].IMUX_PLL_CLKIN2;
				input CLKINSEL = ^CELL[1].IMUX_LOGICIN[37] @!MAIN[6][30][54];
				input CLKFBIN = CELL[1].IMUX_PLL_CLKFB;
				input RST = ^CELL[1].IMUX_LOGICIN[52] @MAIN[15][30][17];
				input DCLK = CELL[1].IMUX_GFAN[1];
				input DEN = CELL[1].IMUX_LOGICIN[24];
				input DWE = CELL[1].IMUX_LOGICIN[58];
				input DADDR[0] = CELL[1].IMUX_LOGICIN[15];
				input DADDR[1] = CELL[1].IMUX_LOGICIN[7];
				input DADDR[2] = CELL[1].IMUX_LOGICIN[42];
				input DADDR[3] = CELL[1].IMUX_LOGICIN[5];
				input DADDR[4] = CELL[1].IMUX_LOGICIN[36];
				input DI[0] = CELL[1].IMUX_LOGICIN[12];
				input DI[1] = CELL[1].IMUX_LOGICIN[34];
				input DI[2] = CELL[1].IMUX_LOGICIN[25];
				input DI[3] = CELL[1].IMUX_LOGICIN[38];
				input DI[4] = CELL[1].IMUX_LOGICIN[17];
				input DI[5] = CELL[1].IMUX_LOGICIN[44];
				input DI[6] = CELL[1].IMUX_LOGICIN[55];
				input DI[7] = CELL[1].IMUX_LOGICIN[57];
				input DI[8] = CELL[1].IMUX_LOGICIN[26];
				input DI[9] = CELL[1].IMUX_LOGICIN[48];
				input DI[10] = CELL[1].IMUX_LOGICIN[30];
				input DI[11] = CELL[1].IMUX_LOGICIN[41];
				input DI[12] = CELL[1].IMUX_LOGICIN[19];
				input DI[13] = CELL[1].IMUX_LOGICIN[27];
				input DI[14] = CELL[1].IMUX_LOGICIN[1];
				input DI[15] = CELL[1].IMUX_LOGICIN[32];
				input CLKBRST = ^CELL[1].IMUX_LOGICIN[39] @MAIN[9][30][29];
				input ENOUTSYNC = ^CELL[1].IMUX_LOGICIN[14] @MAIN[15][30][21];
				input MANPDLF = ^CELL[1].IMUX_LOGICIN[9] @MAIN[13][30][22];
				input MANPULF = ^CELL[1].IMUX_LOGICIN[29] @MAIN[13][30][20];
				input SKEWCLKIN1 = CELL[1].OMUX_PLL_SKEWCLKIN1;
				input SKEWCLKIN2 = CELL[1].OMUX_PLL_SKEWCLKIN2;
				input SKEWRST = ^CELL[1].IMUX_LOGICIN[8] @MAIN[6][30][38];
				input SKEWSTB = ^CELL[1].IMUX_LOGICIN[31] @MAIN[6][30][37];
				output TEST_CLKIN = CELL[1].TEST_PLL_CLKIN;
				output CLKFBOUT = CELL[1].OUT_PLL_CLKFBOUT;
				output CLKFBDCM = CELL[1].OUT_PLL_CLKFBDCM;
				output CLKOUT[0] = CELL[1].OUT_PLL_CLKOUT[0];
				output CLKOUT[1] = CELL[1].OUT_PLL_CLKOUT[1];
				output CLKOUT[2] = CELL[1].OUT_PLL_CLKOUT[2];
				output CLKOUT[3] = CELL[1].OUT_PLL_CLKOUT[3];
				output CLKOUT[4] = CELL[1].OUT_PLL_CLKOUT[4];
				output CLKOUT[5] = CELL[1].OUT_PLL_CLKOUT[5];
				output CLKOUTDCM[0] = CELL[1].OUT_PLL_CLKOUTDCM[0];
				output CLKOUTDCM[1] = CELL[1].OUT_PLL_CLKOUTDCM[1];
				output CLKOUTDCM[2] = CELL[1].OUT_PLL_CLKOUTDCM[2];
				output CLKOUTDCM[3] = CELL[1].OUT_PLL_CLKOUTDCM[3];
				output CLKOUTDCM[4] = CELL[1].OUT_PLL_CLKOUTDCM[4];
				output CLKOUTDCM[5] = CELL[1].OUT_PLL_CLKOUTDCM[5];
				output LOCKED = CELL[0].OUT_BEL[18], CELL[1].OUT_PLL_LOCKED;
				output DO[0] = CELL[0].OUT_BEL[0];
				output DO[1] = CELL[0].OUT_BEL[1];
				output DO[2] = CELL[0].OUT_BEL[2];
				output DO[3] = CELL[0].OUT_BEL[3];
				output DO[4] = CELL[0].OUT_BEL[4];
				output DO[5] = CELL[0].OUT_BEL[5];
				output DO[6] = CELL[0].OUT_BEL[6];
				output DO[7] = CELL[0].OUT_BEL[7];
				output DO[8] = CELL[0].OUT_BEL[8];
				output DO[9] = CELL[0].OUT_BEL[9];
				output DO[10] = CELL[0].OUT_BEL[10];
				output DO[11] = CELL[0].OUT_BEL[11];
				output DO[12] = CELL[0].OUT_BEL[12];
				output DO[13] = CELL[0].OUT_BEL[13];
				output DO[14] = CELL[0].OUT_BEL[14];
				output DO[15] = CELL[0].OUT_BEL[15];
				output DRDY = CELL[0].OUT_BEL[16];
				output TEST[0] = CELL[1].OUT_BEL[0];
				output TEST[1] = CELL[1].OUT_BEL[1];
				output TEST[2] = CELL[1].OUT_BEL[2];
				output TEST[3] = CELL[1].OUT_BEL[3];
				output TEST[4] = CELL[1].OUT_BEL[4];
				output TEST[5] = CELL[1].OUT_BEL[5];
				output TEST[6] = CELL[1].OUT_BEL[6];
				output TEST[7] = CELL[1].OUT_BEL[7];
				output TEST[8] = CELL[1].OUT_BEL[8];
				output TEST[9] = CELL[1].OUT_BEL[9];
				output TEST[10] = CELL[1].OUT_BEL[10];
				output TEST[11] = CELL[1].OUT_BEL[11];
				output TEST[12] = CELL[1].OUT_BEL[12];
				output TEST[13] = CELL[1].OUT_BEL[13];
				output TEST[14] = CELL[1].OUT_BEL[14];
				output TEST[15] = CELL[1].OUT_BEL[15];
				output TEST[16] = CELL[1].OUT_BEL[16];
				output TEST[17] = CELL[1].OUT_BEL[17];
				output TEST[18] = CELL[1].OUT_BEL[18];
				output TEST[19] = CELL[1].OUT_BEL[19];
				output TEST[20] = CELL[1].OUT_BEL[20];
				output TEST[21] = CELL[1].OUT_BEL[21];
				output TEST[22] = CELL[1].OUT_BEL[22];
				output TEST[23] = CELL[1].OUT_BEL[23];
				output TEST[24] = CELL[0].OUT_BEL[19];
				output TEST[25] = CELL[0].OUT_BEL[20];
				output TEST[26] = CELL[0].OUT_BEL[21];
				output TEST[27] = CELL[0].OUT_BEL[22];
				output TEST[28] = CELL[0].OUT_BEL[23];
				attribute DRP @[
					[MAIN[5][30][47], MAIN[5][30][46], MAIN[5][30][45], MAIN[5][30][44], MAIN[5][30][43], MAIN[5][30][42], MAIN[5][30][41], MAIN[5][30][40], MAIN[5][30][39], MAIN[5][30][38], MAIN[5][30][37], MAIN[5][30][36], MAIN[5][30][35], MAIN[5][30][34], MAIN[5][30][33], MAIN[5][30][32]],
					[MAIN[5][30][63], MAIN[5][30][62], MAIN[5][30][61], MAIN[5][30][60], MAIN[5][30][59], MAIN[5][30][58], MAIN[5][30][57], MAIN[5][30][56], MAIN[5][30][55], MAIN[5][30][54], MAIN[5][30][53], MAIN[5][30][52], MAIN[5][30][51], MAIN[5][30][50], MAIN[5][30][49], MAIN[5][30][48]],
					[MAIN[6][30][15], MAIN[6][30][14], MAIN[6][30][13], MAIN[6][30][12], MAIN[6][30][11], MAIN[6][30][10], MAIN[6][30][9], MAIN[6][30][8], MAIN[6][30][7], MAIN[6][30][6], MAIN[6][30][5], MAIN[6][30][4], MAIN[6][30][3], MAIN[6][30][2], MAIN[6][30][1], MAIN[6][30][0]],
					[MAIN[6][30][31], MAIN[6][30][30], MAIN[6][30][29], MAIN[6][30][28], MAIN[6][30][27], MAIN[6][30][26], MAIN[6][30][25], MAIN[6][30][24], MAIN[6][30][23], MAIN[6][30][22], MAIN[6][30][21], MAIN[6][30][20], MAIN[6][30][19], MAIN[6][30][18], MAIN[6][30][17], MAIN[6][30][16]],
					[MAIN[6][30][47], MAIN[6][30][46], MAIN[6][30][45], MAIN[6][30][44], MAIN[6][30][43], MAIN[6][30][42], MAIN[6][30][41], MAIN[6][30][40], MAIN[6][30][39], MAIN[6][30][38], MAIN[6][30][37], MAIN[6][30][36], MAIN[6][30][35], MAIN[6][30][34], MAIN[6][30][33], MAIN[6][30][32]],
					[MAIN[6][30][63], MAIN[6][30][62], MAIN[6][30][61], MAIN[6][30][60], MAIN[6][30][59], MAIN[6][30][58], MAIN[6][30][57], MAIN[6][30][56], MAIN[6][30][55], MAIN[6][30][54], MAIN[6][30][53], MAIN[6][30][52], MAIN[6][30][51], MAIN[6][30][50], MAIN[6][30][49], MAIN[6][30][48]],
					[MAIN[9][30][15], MAIN[9][30][14], MAIN[9][30][13], MAIN[9][30][12], MAIN[9][30][11], MAIN[9][30][10], MAIN[9][30][9], MAIN[9][30][8], MAIN[9][30][7], MAIN[9][30][6], MAIN[9][30][5], MAIN[9][30][4], MAIN[9][30][3], MAIN[9][30][2], MAIN[9][30][1], MAIN[9][30][0]],
					[MAIN[9][30][31], MAIN[9][30][30], MAIN[9][30][29], MAIN[9][30][28], MAIN[9][30][27], MAIN[9][30][26], MAIN[9][30][25], MAIN[9][30][24], MAIN[9][30][23], MAIN[9][30][22], MAIN[9][30][21], MAIN[9][30][20], MAIN[9][30][19], MAIN[9][30][18], MAIN[9][30][17], MAIN[9][30][16]],
					[MAIN[9][30][47], MAIN[9][30][46], MAIN[9][30][45], MAIN[9][30][44], MAIN[9][30][43], MAIN[9][30][42], MAIN[9][30][41], MAIN[9][30][40], MAIN[9][30][39], MAIN[9][30][38], MAIN[9][30][37], MAIN[9][30][36], MAIN[9][30][35], MAIN[9][30][34], MAIN[9][30][33], MAIN[9][30][32]],
					[MAIN[9][30][63], MAIN[9][30][62], MAIN[9][30][61], MAIN[9][30][60], MAIN[9][30][59], MAIN[9][30][58], MAIN[9][30][57], MAIN[9][30][56], MAIN[9][30][55], MAIN[9][30][54], MAIN[9][30][53], MAIN[9][30][52], MAIN[9][30][51], MAIN[9][30][50], MAIN[9][30][49], MAIN[9][30][48]],
					[MAIN[10][30][15], MAIN[10][30][14], MAIN[10][30][13], MAIN[10][30][12], MAIN[10][30][11], MAIN[10][30][10], MAIN[10][30][9], MAIN[10][30][8], MAIN[10][30][7], MAIN[10][30][6], MAIN[10][30][5], MAIN[10][30][4], MAIN[10][30][3], MAIN[10][30][2], MAIN[10][30][1], MAIN[10][30][0]],
					[MAIN[10][30][31], MAIN[10][30][30], MAIN[10][30][29], MAIN[10][30][28], MAIN[10][30][27], MAIN[10][30][26], MAIN[10][30][25], MAIN[10][30][24], MAIN[10][30][23], MAIN[10][30][22], MAIN[10][30][21], MAIN[10][30][20], MAIN[10][30][19], MAIN[10][30][18], MAIN[10][30][17], MAIN[10][30][16]],
					[MAIN[10][30][47], MAIN[10][30][46], MAIN[10][30][45], MAIN[10][30][44], MAIN[10][30][43], MAIN[10][30][42], MAIN[10][30][41], MAIN[10][30][40], MAIN[10][30][39], MAIN[10][30][38], MAIN[10][30][37], MAIN[10][30][36], MAIN[10][30][35], MAIN[10][30][34], MAIN[10][30][33], MAIN[10][30][32]],
					[MAIN[10][30][63], MAIN[10][30][62], MAIN[10][30][61], MAIN[10][30][60], MAIN[10][30][59], MAIN[10][30][58], MAIN[10][30][57], MAIN[10][30][56], MAIN[10][30][55], MAIN[10][30][54], MAIN[10][30][53], MAIN[10][30][52], MAIN[10][30][51], MAIN[10][30][50], MAIN[10][30][49], MAIN[10][30][48]],
					[MAIN[11][30][15], MAIN[11][30][14], MAIN[11][30][13], MAIN[11][30][12], MAIN[11][30][11], MAIN[11][30][10], MAIN[11][30][9], MAIN[11][30][8], MAIN[11][30][7], MAIN[11][30][6], MAIN[11][30][5], MAIN[11][30][4], MAIN[11][30][3], MAIN[11][30][2], MAIN[11][30][1], MAIN[11][30][0]],
					[MAIN[11][30][31], MAIN[11][30][30], MAIN[11][30][29], MAIN[11][30][28], MAIN[11][30][27], MAIN[11][30][26], MAIN[11][30][25], MAIN[11][30][24], MAIN[11][30][23], MAIN[11][30][22], MAIN[11][30][21], MAIN[11][30][20], MAIN[11][30][19], MAIN[11][30][18], MAIN[11][30][17], MAIN[11][30][16]],
					[MAIN[11][30][47], MAIN[11][30][46], MAIN[11][30][45], MAIN[11][30][44], MAIN[11][30][43], MAIN[11][30][42], MAIN[11][30][41], MAIN[11][30][40], MAIN[11][30][39], MAIN[11][30][38], MAIN[11][30][37], MAIN[11][30][36], MAIN[11][30][35], MAIN[11][30][34], MAIN[11][30][33], MAIN[11][30][32]],
					[MAIN[11][30][63], MAIN[11][30][62], MAIN[11][30][61], MAIN[11][30][60], MAIN[11][30][59], MAIN[11][30][58], MAIN[11][30][57], MAIN[11][30][56], MAIN[11][30][55], MAIN[11][30][54], MAIN[11][30][53], MAIN[11][30][52], MAIN[11][30][51], MAIN[11][30][50], MAIN[11][30][49], MAIN[11][30][48]],
					[MAIN[12][30][15], MAIN[12][30][14], MAIN[12][30][13], MAIN[12][30][12], MAIN[12][30][11], MAIN[12][30][10], MAIN[12][30][9], MAIN[12][30][8], MAIN[12][30][7], MAIN[12][30][6], MAIN[12][30][5], MAIN[12][30][4], MAIN[12][30][3], MAIN[12][30][2], MAIN[12][30][1], MAIN[12][30][0]],
					[MAIN[12][30][31], MAIN[12][30][30], MAIN[12][30][29], MAIN[12][30][28], MAIN[12][30][27], MAIN[12][30][26], MAIN[12][30][25], MAIN[12][30][24], MAIN[12][30][23], MAIN[12][30][22], MAIN[12][30][21], MAIN[12][30][20], MAIN[12][30][19], MAIN[12][30][18], MAIN[12][30][17], MAIN[12][30][16]],
					[MAIN[12][30][47], MAIN[12][30][46], MAIN[12][30][45], MAIN[12][30][44], MAIN[12][30][43], MAIN[12][30][42], MAIN[12][30][41], MAIN[12][30][40], MAIN[12][30][39], MAIN[12][30][38], MAIN[12][30][37], MAIN[12][30][36], MAIN[12][30][35], MAIN[12][30][34], MAIN[12][30][33], MAIN[12][30][32]],
					[MAIN[12][30][63], MAIN[12][30][62], MAIN[12][30][61], MAIN[12][30][60], MAIN[12][30][59], MAIN[12][30][58], MAIN[12][30][57], MAIN[12][30][56], MAIN[12][30][55], MAIN[12][30][54], MAIN[12][30][53], MAIN[12][30][52], MAIN[12][30][51], MAIN[12][30][50], MAIN[12][30][49], MAIN[12][30][48]],
					[MAIN[13][30][15], MAIN[13][30][14], MAIN[13][30][13], MAIN[13][30][12], MAIN[13][30][11], MAIN[13][30][10], MAIN[13][30][9], MAIN[13][30][8], MAIN[13][30][7], MAIN[13][30][6], MAIN[13][30][5], MAIN[13][30][4], MAIN[13][30][3], MAIN[13][30][2], MAIN[13][30][1], MAIN[13][30][0]],
					[MAIN[13][30][31], MAIN[13][30][30], MAIN[13][30][29], MAIN[13][30][28], MAIN[13][30][27], MAIN[13][30][26], MAIN[13][30][25], MAIN[13][30][24], MAIN[13][30][23], MAIN[13][30][22], MAIN[13][30][21], MAIN[13][30][20], MAIN[13][30][19], MAIN[13][30][18], MAIN[13][30][17], MAIN[13][30][16]],
					[MAIN[13][30][47], MAIN[13][30][46], MAIN[13][30][45], MAIN[13][30][44], MAIN[13][30][43], MAIN[13][30][42], MAIN[13][30][41], MAIN[13][30][40], MAIN[13][30][39], MAIN[13][30][38], MAIN[13][30][37], MAIN[13][30][36], MAIN[13][30][35], MAIN[13][30][34], MAIN[13][30][33], MAIN[13][30][32]],
					[MAIN[13][30][63], MAIN[13][30][62], MAIN[13][30][61], MAIN[13][30][60], MAIN[13][30][59], MAIN[13][30][58], MAIN[13][30][57], MAIN[13][30][56], MAIN[13][30][55], MAIN[13][30][54], MAIN[13][30][53], MAIN[13][30][52], MAIN[13][30][51], MAIN[13][30][50], MAIN[13][30][49], MAIN[13][30][48]],
					[MAIN[14][30][15], MAIN[14][30][14], MAIN[14][30][13], MAIN[14][30][12], MAIN[14][30][11], MAIN[14][30][10], MAIN[14][30][9], MAIN[14][30][8], MAIN[14][30][7], MAIN[14][30][6], MAIN[14][30][5], MAIN[14][30][4], MAIN[14][30][3], MAIN[14][30][2], MAIN[14][30][1], MAIN[14][30][0]],
					[MAIN[14][30][31], MAIN[14][30][30], MAIN[14][30][29], MAIN[14][30][28], MAIN[14][30][27], MAIN[14][30][26], MAIN[14][30][25], MAIN[14][30][24], MAIN[14][30][23], MAIN[14][30][22], MAIN[14][30][21], MAIN[14][30][20], MAIN[14][30][19], MAIN[14][30][18], MAIN[14][30][17], MAIN[14][30][16]],
					[MAIN[14][30][63], MAIN[14][30][62], MAIN[14][30][61], MAIN[14][30][60], MAIN[14][30][59], MAIN[14][30][58], MAIN[14][30][57], MAIN[14][30][56], MAIN[14][30][55], MAIN[14][30][54], MAIN[14][30][53], MAIN[14][30][52], MAIN[14][30][51], MAIN[14][30][50], MAIN[14][30][49], MAIN[14][30][48]],
					[MAIN[15][30][15], MAIN[15][30][14], MAIN[15][30][13], MAIN[15][30][12], MAIN[15][30][11], MAIN[15][30][10], MAIN[15][30][9], MAIN[15][30][8], MAIN[15][30][7], MAIN[15][30][6], MAIN[15][30][5], MAIN[15][30][4], MAIN[15][30][3], MAIN[15][30][2], MAIN[15][30][1], MAIN[15][30][0]],
					[MAIN[15][30][31], MAIN[15][30][30], MAIN[15][30][29], MAIN[15][30][28], MAIN[15][30][27], MAIN[15][30][26], MAIN[15][30][25], MAIN[15][30][24], MAIN[15][30][23], MAIN[15][30][22], MAIN[15][30][21], MAIN[15][30][20], MAIN[15][30][19], MAIN[15][30][18], MAIN[15][30][17], MAIN[15][30][16]],
					[MAIN[15][30][47], MAIN[15][30][46], MAIN[15][30][45], MAIN[15][30][44], MAIN[15][30][43], MAIN[15][30][42], MAIN[15][30][41], MAIN[15][30][40], MAIN[15][30][39], MAIN[15][30][38], MAIN[15][30][37], MAIN[15][30][36], MAIN[15][30][35], MAIN[15][30][34], MAIN[15][30][33], MAIN[15][30][32]],
				];
				attribute ENABLE @MAIN[8][22][17];
				attribute CLKINSEL_STATIC_VAL @[MAIN[6][30][52]];
				attribute CLKINSEL_MODE_DYNAMIC @MAIN[6][30][53];
				attribute REL_INV @!MAIN[15][30][22];
				attribute PLL_ADD_LEAKAGE @[MAIN[6][30][44], MAIN[6][30][47]];
				attribute PLL_AVDD_COMP_SET @[MAIN[5][30][51], MAIN[5][30][56]];
				attribute PLL_CLAMP_BYPASS @!MAIN[13][30][27];
				attribute PLL_CLAMP_REF_SEL @[MAIN[13][30][28], MAIN[13][30][29], MAIN[13][30][24]];
				attribute PLL_CLKCNTRL @[!MAIN[6][30][50]];
				attribute PLL_CLK0MX @[MAIN[9][30][3], MAIN[9][30][30]];
				attribute PLL_CLK1MX @[MAIN[9][30][21], MAIN[9][30][18]];
				attribute PLL_CLK2MX @[MAIN[9][30][48], MAIN[9][30][49]];
				attribute PLL_CLK3MX @[MAIN[10][30][15], MAIN[10][30][12]];
				attribute PLL_CLK4MX @[MAIN[10][30][43], MAIN[10][30][41]];
				attribute PLL_CLK5MX @[MAIN[11][30][7], MAIN[11][30][6]];
				attribute PLL_CLKBURST_CNT @[MAIN[9][30][1], MAIN[11][30][47], MAIN[6][30][60]];
				attribute PLL_CLKBURST_ENABLE @!MAIN[6][30][62];
				attribute PLL_CLKFBMX @[MAIN[12][30][13], MAIN[11][30][34]];
				attribute PLL_CLKFBOUT2_DT @[MAIN[12][30][33], MAIN[12][30][35], MAIN[11][30][62], MAIN[12][30][1], MAIN[12][30][38], MAIN[12][30][34]];
				attribute PLL_CLKFBOUT2_EDGE @!MAIN[12][30][54];
				attribute PLL_CLKFBOUT2_HT @[MAIN[12][30][32], MAIN[11][30][58], MAIN[12][30][30], MAIN[11][30][61], MAIN[11][30][60], MAIN[12][30][36]];
				attribute PLL_CLKFBOUT2_LT @[MAIN[12][30][53], MAIN[12][30][0], MAIN[12][30][37], MAIN[12][30][52], MAIN[11][30][59], MAIN[11][30][63]];
				attribute PLL_CLKFBOUT2_NOCOUNT @MAIN[12][30][3];
				attribute PLL_CLKFBOUT_DT @[MAIN[11][30][24], MAIN[11][30][23], MAIN[11][30][22], MAIN[11][30][20], MAIN[11][30][21], MAIN[12][30][10]];
				attribute PLL_CLKFBOUT_EDGE @MAIN[11][30][37];
				attribute PLL_CLKFBOUT_EN @MAIN[11][30][35];
				attribute PLL_CLKFBOUT_HT @[MAIN[11][30][42], MAIN[11][30][43], MAIN[11][30][41], MAIN[11][30][40], MAIN[11][30][39], MAIN[11][30][38]];
				attribute PLL_CLKFBOUT_LT @[MAIN[11][30][30], MAIN[11][30][31], MAIN[11][30][29], MAIN[11][30][26], MAIN[11][30][27], MAIN[11][30][25]];
				attribute PLL_CLKFBOUT_NOCOUNT @MAIN[11][30][28];
				attribute PLL_CLKFBOUT_PM @[MAIN[11][30][32], MAIN[11][30][33], MAIN[11][30][36]];
				attribute PLL_CLKOUT0_DT @[MAIN[6][30][63], MAIN[6][30][61], MAIN[6][30][58], MAIN[6][30][59], MAIN[6][30][57], MAIN[6][30][56]];
				attribute PLL_CLKOUT0_EDGE @MAIN[9][30][2];
				attribute PLL_CLKOUT0_EN @MAIN[9][30][31];
				attribute PLL_CLKOUT0_HT @[MAIN[11][30][45], MAIN[11][30][44], MAIN[11][30][46], MAIN[11][30][49], MAIN[11][30][48], MAIN[11][30][51]];
				attribute PLL_CLKOUT0_LT @[MAIN[10][30][31], MAIN[10][30][25], MAIN[10][30][54], MAIN[10][30][52], MAIN[11][30][18], MAIN[10][30][53]];
				attribute PLL_CLKOUT0_NOCOUNT @MAIN[11][30][19];
				attribute PLL_CLKOUT0_PM @[MAIN[9][30][60], MAIN[9][30][61], MAIN[11][30][50]];
				attribute PLL_CLKOUT1_DT @[MAIN[9][30][9], MAIN[11][30][53], MAIN[9][30][7], MAIN[9][30][6], MAIN[9][30][4], MAIN[9][30][5]];
				attribute PLL_CLKOUT1_EDGE @MAIN[9][30][20];
				attribute PLL_CLKOUT1_EN @MAIN[9][30][19];
				attribute PLL_CLKOUT1_HT @[MAIN[9][30][28], MAIN[9][30][26], MAIN[9][30][27], MAIN[9][30][25], MAIN[9][30][24], MAIN[9][30][23]];
				attribute PLL_CLKOUT1_LT @[MAIN[9][30][14], MAIN[9][30][15], MAIN[9][30][13], MAIN[9][30][10], MAIN[9][30][11], MAIN[11][30][52]];
				attribute PLL_CLKOUT1_NOCOUNT @MAIN[9][30][12];
				attribute PLL_CLKOUT1_PM @[MAIN[9][30][16], MAIN[9][30][17], MAIN[9][30][22]];
				attribute PLL_CLKOUT2_DT @[MAIN[9][30][38], MAIN[9][30][36], MAIN[9][30][37], MAIN[9][30][34], MAIN[9][30][35], MAIN[9][30][33]];
				attribute PLL_CLKOUT2_EDGE @MAIN[9][30][51];
				attribute PLL_CLKOUT2_EN @MAIN[9][30][46];
				attribute PLL_CLKOUT2_HT @[MAIN[11][30][55], MAIN[9][30][57], MAIN[9][30][55], MAIN[9][30][54], MAIN[9][30][52], MAIN[9][30][53]];
				attribute PLL_CLKOUT2_LT @[MAIN[9][30][45], MAIN[9][30][42], MAIN[9][30][41], MAIN[9][30][40], MAIN[11][30][54], MAIN[9][30][39]];
				attribute PLL_CLKOUT2_NOCOUNT @MAIN[9][30][43];
				attribute PLL_CLKOUT2_PM @[MAIN[9][30][47], MAIN[9][30][44], MAIN[9][30][50]];
				attribute PLL_CLKOUT3_DT @[MAIN[10][30][2], MAIN[10][30][3], MAIN[10][30][1], MAIN[11][30][56], MAIN[9][30][62], MAIN[9][30][63]];
				attribute PLL_CLKOUT3_EDGE @MAIN[10][30][14];
				attribute PLL_CLKOUT3_EN @MAIN[10][30][13];
				attribute PLL_CLKOUT3_HT @[MAIN[10][30][23], MAIN[10][30][22], MAIN[10][30][21], MAIN[10][30][18], MAIN[10][30][19], MAIN[10][30][16]];
				attribute PLL_CLKOUT3_LT @[MAIN[10][30][9], MAIN[10][30][8], MAIN[11][30][57], MAIN[10][30][6], MAIN[10][30][4], MAIN[10][30][5]];
				attribute PLL_CLKOUT3_NOCOUNT @MAIN[10][30][7];
				attribute PLL_CLKOUT3_PM @[MAIN[10][30][10], MAIN[10][30][11], MAIN[10][30][17]];
				attribute PLL_CLKOUT4_DT @[MAIN[10][30][30], MAIN[12][30][8], MAIN[10][30][28], MAIN[10][30][26], MAIN[10][30][27], MAIN[10][30][29]];
				attribute PLL_CLKOUT4_EDGE @MAIN[10][30][42];
				attribute PLL_CLKOUT4_EN @MAIN[10][30][40];
				attribute PLL_CLKOUT4_HT @[MAIN[10][30][50], MAIN[10][30][48], MAIN[10][30][49], MAIN[10][30][46], MAIN[10][30][47], MAIN[10][30][44]];
				attribute PLL_CLKOUT4_LT @[MAIN[10][30][36], MAIN[10][30][37], MAIN[10][30][35], MAIN[10][30][32], MAIN[10][30][33], MAIN[12][30][9]];
				attribute PLL_CLKOUT4_NOCOUNT @MAIN[10][30][34];
				attribute PLL_CLKOUT4_PM @[MAIN[10][30][39], MAIN[10][30][38], MAIN[10][30][45]];
				attribute PLL_CLKOUT5_DT @[MAIN[10][30][58], MAIN[10][30][59], MAIN[10][30][57], MAIN[10][30][56], MAIN[10][30][55], MAIN[12][30][11]];
				attribute PLL_CLKOUT5_EDGE @MAIN[11][30][8];
				attribute PLL_CLKOUT5_EN @MAIN[11][30][4];
				attribute PLL_CLKOUT5_HT @[MAIN[11][30][14], MAIN[11][30][15], MAIN[11][30][12], MAIN[11][30][13], MAIN[11][30][10], MAIN[11][30][11]];
				attribute PLL_CLKOUT5_LT @[MAIN[11][30][3], MAIN[11][30][0], MAIN[10][30][62], MAIN[10][30][63], MAIN[10][30][60], MAIN[10][30][61]];
				attribute PLL_CLKOUT5_NOCOUNT @MAIN[11][30][1];
				attribute PLL_CLKOUT5_PM @[MAIN[11][30][5], MAIN[11][30][2], MAIN[11][30][9]];
				attribute PLL_CLK_LOST_DETECT @!MAIN[13][30][36];
				attribute PLL_CP @[MAIN[13][30][41], MAIN[13][30][43], MAIN[13][30][42], MAIN[13][30][45]];
				attribute PLL_CP_BIAS_TRIP_SHIFT @!MAIN[13][30][9];
				attribute PLL_CP_REPL @[MAIN[12][30][42], MAIN[12][30][45], MAIN[12][30][43], MAIN[12][30][41]];
				attribute PLL_CP_RES @[MAIN[12][30][39], MAIN[12][30][40]];
				attribute PLL_DIRECT_PATH_CNTRL @!MAIN[11][30][17];
				attribute PLL_DIVCLK_EDGE @MAIN[12][30][20];
				attribute PLL_DIVCLK_EN @MAIN[13][30][0];
				attribute PLL_DIVCLK_HT @[MAIN[12][30][31], MAIN[12][30][29], MAIN[13][30][8], MAIN[12][30][26], MAIN[12][30][27], MAIN[13][30][5]];
				attribute PLL_DIVCLK_LT @[MAIN[12][30][23], MAIN[13][30][1], MAIN[13][30][3], MAIN[12][30][22], MAIN[13][30][7], MAIN[12][30][25]];
				attribute PLL_DIVCLK_NOCOUNT @MAIN[12][30][62];
				attribute PLL_DVDD_COMP_SET @[MAIN[5][30][33], MAIN[5][30][32]];
				attribute PLL_EN @MAIN[14][30][8];
				attribute PLL_EN_CNTRL @[MAIN[15][30][23], MAIN[15][30][20], MAIN[15][30][19], MAIN[15][30][18], MAIN[15][30][16], MAIN[12][30][50], MAIN[5][30][59], MAIN[5][30][58], MAIN[5][30][57], MAIN[5][30][55], MAIN[14][30][5], MAIN[15][30][40], MAIN[15][30][36], MAIN[15][30][37], MAIN[15][30][1], MAIN[14][30][63], MAIN[15][30][31], MAIN[15][30][33], MAIN[15][30][35], MAIN[14][30][31], MAIN[14][30][30], MAIN[15][30][3], MAIN[14][30][6], MAIN[14][30][59], MAIN[14][30][19], MAIN[15][30][28], MAIN[15][30][10], MAIN[15][30][13], MAIN[14][30][58], MAIN[14][30][61], MAIN[15][30][2], MAIN[14][30][51], MAIN[14][30][60], MAIN[15][30][5], MAIN[15][30][45], MAIN[15][30][11], MAIN[14][30][53], MAIN[14][30][55], MAIN[15][30][9], MAIN[14][30][57], MAIN[14][30][52], MAIN[14][30][7], MAIN[14][30][14], MAIN[14][30][18], MAIN[14][30][11], MAIN[14][30][12], MAIN[14][30][9], MAIN[15][30][8], MAIN[15][30][7], MAIN[14][30][10], MAIN[15][30][46], MAIN[15][30][41], MAIN[15][30][39], MAIN[15][30][38], MAIN[14][30][15], MAIN[14][30][13], MAIN[14][30][21], MAIN[15][30][6], MAIN[15][30][4], MAIN[14][30][17], MAIN[15][30][44], MAIN[15][30][47], MAIN[14][30][50], MAIN[14][30][48], MAIN[14][30][49], MAIN[14][30][20], MAIN[14][30][16], MAIN[15][30][30], MAIN[15][30][32], MAIN[15][30][34], MAIN[15][30][0], MAIN[14][30][62], MAIN[14][30][56], MAIN[14][30][29], MAIN[15][30][42], MAIN[15][30][43], MAIN[14][30][54], MAIN[14][30][26], MAIN[14][30][25], MAIN[14][30][24], MAIN[14][30][28], MAIN[14][30][27], MAIN[14][30][4], MAIN[14][30][22], MAIN[14][30][23]];
				attribute PLL_EN_DLY @!MAIN[12][30][56];
				attribute PLL_EN_LEAKAGE @[MAIN[6][30][49], MAIN[6][30][46]];
				attribute PLL_EN_TCLK0 @!MAIN[12][30][5];
				attribute PLL_EN_TCLK1 @!MAIN[12][30][14];
				attribute PLL_EN_TCLK2 @!MAIN[12][30][17];
				attribute PLL_EN_TCLK3 @!MAIN[12][30][15];
				attribute PLL_EN_VCO0 @!MAIN[10][30][51];
				attribute PLL_EN_VCO1 @!MAIN[9][30][32];
				attribute PLL_EN_VCO2 @!MAIN[9][30][56];
				attribute PLL_EN_VCO3 @!MAIN[9][30][58];
				attribute PLL_EN_VCO4 @!MAIN[10][30][24];
				attribute PLL_EN_VCO5 @!MAIN[10][30][20];
				attribute PLL_EN_VCO6 @!MAIN[10][30][0];
				attribute PLL_EN_VCO7 @!MAIN[9][30][59];
				attribute PLL_EN_VCO_DIV1 @!MAIN[9][30][0];
				attribute PLL_EN_VCO_DIV6 @MAIN[9][30][8];
				attribute PLL_INTFB @[MAIN[12][30][2], MAIN[12][30][55]];
				attribute PLL_IN_DLY_MX_SEL @[MAIN[12][30][7], MAIN[12][30][59], MAIN[12][30][6], MAIN[12][30][57], MAIN[12][30][4]];
				attribute PLL_IN_DLY_SET @[MAIN[12][30][61], MAIN[12][30][16], MAIN[12][30][58], MAIN[12][30][12], MAIN[12][30][19], MAIN[12][30][60], MAIN[12][30][18], MAIN[12][30][63], MAIN[12][30][21]];
				attribute PLL_LFHF @[MAIN[13][30][25], MAIN[13][30][11]];
				attribute PLL_LOCK_CNT @[MAIN[14][30][0], MAIN[14][30][1], MAIN[13][30][13], MAIN[13][30][38], MAIN[13][30][62], MAIN[13][30][63], MAIN[13][30][17], MAIN[13][30][16], MAIN[13][30][61], MAIN[13][30][57]];
				attribute PLL_LOCK_FB_DLY @[MAIN[13][30][49], MAIN[13][30][51], MAIN[12][30][49], MAIN[13][30][50], MAIN[13][30][48]];
				attribute PLL_LOCK_REF_DLY @[MAIN[12][30][48], MAIN[12][30][51], MAIN[13][30][53], MAIN[13][30][54], MAIN[13][30][55]];
				attribute PLL_LOCK_SAT_HIGH @[MAIN[13][30][34], MAIN[13][30][33], MAIN[13][30][21], MAIN[13][30][12], MAIN[13][30][15], MAIN[13][30][60], MAIN[13][30][14], MAIN[13][30][58], MAIN[13][30][59], MAIN[13][30][10]];
				attribute PLL_MAN_LF_EN @!MAIN[13][30][26];
				attribute PLL_NBTI_EN @!MAIN[6][30][33];
				attribute PLL_PFD_CNTRL @[MAIN[14][30][3], MAIN[13][30][37], MAIN[14][30][2], MAIN[13][30][30]];
				attribute PLL_PFD_DLY @[MAIN[13][30][31], MAIN[13][30][32]];
				attribute PLL_PWRD_CFG @!MAIN[5][30][34];
				attribute PLL_REG_INPUT @!MAIN[6][30][1];
				attribute PLL_RES @[MAIN[13][30][40], MAIN[13][30][39], MAIN[13][30][46], MAIN[13][30][47]];
				attribute PLL_SEL_SLIPD @!MAIN[13][30][44];
				attribute PLL_TEST_IN_WINDOW @!MAIN[13][30][35];
				attribute PLL_UNLOCK_CNT @[MAIN[13][30][18], MAIN[13][30][19], MAIN[15][30][15], MAIN[13][30][56], MAIN[15][30][12], MAIN[15][30][14], MAIN[13][30][52], MAIN[12][30][46], MAIN[12][30][47], MAIN[12][30][44]];
				attribute PLL_VDD_SEL @[MAIN[6][30][27], MAIN[5][30][35]];
				attribute PLL_VLFHIGH_DIS @!MAIN[13][30][23];
			}

			switchbox CMT_INT {
				mux CELL[1].CMT_OUT[0] @[CLK[6][3][30], CLK[6][3][28], CLK[6][3][31], CLK[6][3][25], CLK[6][3][27], CLK[6][3][24]] {
					CELL[0].IMUX_LOGICIN[44] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[1] @[CLK[6][3][33], CLK[6][3][35], CLK[6][3][32], CLK[6][3][38], CLK[6][3][36], CLK[6][3][39]] {
					CELL[0].IMUX_LOGICIN[4] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[2] @[CLK[6][3][46], CLK[6][3][44], CLK[6][3][47], CLK[6][3][41], CLK[6][3][43], CLK[6][3][40]] {
					CELL[0].IMUX_LOGICIN[55] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[3] @[CLK[6][3][49], CLK[6][3][51], CLK[6][3][48], CLK[6][3][54], CLK[6][3][52], CLK[6][3][55]] {
					CELL[0].IMUX_LOGICIN[26] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[4] @[CLK[6][3][62], CLK[6][3][60], CLK[6][3][63], CLK[6][3][57], CLK[6][3][59], CLK[6][3][56]] {
					CELL[0].IMUX_LOGICIN[30] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[5] @[CLK[7][3][1], CLK[7][3][3], CLK[7][3][0], CLK[7][3][6], CLK[7][3][4], CLK[7][3][7]] {
					CELL[0].IMUX_LOGICIN[41] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[6] @[CLK[7][3][14], CLK[7][3][12], CLK[7][3][15], CLK[7][3][9], CLK[7][3][11], CLK[7][3][8]] {
					CELL[0].IMUX_LOGICIN[3] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[7] @[CLK[7][3][17], CLK[7][3][19], CLK[7][3][16], CLK[7][3][22], CLK[7][3][20], CLK[7][3][23]] {
					CELL[0].IMUX_LOGICIN[19] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[8] @[CLK[8][3][46], CLK[8][3][44], CLK[8][3][47], CLK[8][3][41], CLK[8][3][43], CLK[8][3][40]] {
					CELL[0].IMUX_LOGICIN[28] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[9] @[CLK[8][3][49], CLK[8][3][51], CLK[8][3][48], CLK[8][3][54], CLK[8][3][52], CLK[8][3][55]] {
					CELL[0].IMUX_LOGICIN[29] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[10] @[CLK[8][3][62], CLK[8][3][60], CLK[8][3][63], CLK[8][3][57], CLK[8][3][59], CLK[8][3][56]] {
					CELL[0].IMUX_LOGICIN[32] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[11] @[CLK[9][3][1], CLK[9][3][3], CLK[9][3][0], CLK[9][3][6], CLK[9][3][4], CLK[9][3][7]] {
					CELL[0].IMUX_LOGICIN[59] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[12] @[CLK[9][3][14], CLK[9][3][12], CLK[9][3][15], CLK[9][3][9], CLK[9][3][11], CLK[9][3][8]] {
					CELL[0].IMUX_LOGICIN[52] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[13] @[CLK[9][3][17], CLK[9][3][19], CLK[9][3][16], CLK[9][3][22], CLK[9][3][20], CLK[9][3][23]] {
					CELL[0].IMUX_LOGICIN[2] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[14] @[CLK[9][3][30], CLK[9][3][28], CLK[9][3][31], CLK[9][3][25], CLK[9][3][27], CLK[9][3][24]] {
					CELL[0].IMUX_LOGICIN[39] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_OUT[15] @[CLK[9][3][33], CLK[9][3][35], CLK[9][3][32], CLK[9][3][38], CLK[9][3][36], CLK[9][3][39]] {
					CELL[0].IMUX_LOGICIN[8] = 0b001001,
					CELL[1].OUT_PLL_CLKOUT[0] = 0b010010,
					CELL[1].OUT_PLL_CLKOUT[1] = 0b010100,
					CELL[1].OUT_PLL_CLKOUT[2] = 0b010001,
					CELL[1].OUT_PLL_CLKOUT[3] = 0b100010,
					CELL[1].OUT_PLL_CLKOUT[4] = 0b100100,
					CELL[1].OUT_PLL_CLKOUT[5] = 0b100001,
					CELL[1].OUT_PLL_CLKFBOUT = 0b001010,
					CELL[1].CMT_TEST_CLK = 0b001100,
					off = 0b000000,
				}
				mux CELL[1].CMT_CLKC_O[0] @[CLK[6][3][26]] {
					CELL[1].CMT_OUT[0] = 0b1,
					CELL[1].CMT_CLKC_I[0] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[1] @[CLK[6][3][37]] {
					CELL[1].CMT_OUT[1] = 0b1,
					CELL[1].CMT_CLKC_I[1] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[2] @[CLK[6][3][42]] {
					CELL[1].CMT_OUT[2] = 0b1,
					CELL[1].CMT_CLKC_I[2] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[3] @[CLK[6][3][53]] {
					CELL[1].CMT_OUT[3] = 0b1,
					CELL[1].CMT_CLKC_I[3] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[4] @[CLK[6][3][58]] {
					CELL[1].CMT_OUT[4] = 0b1,
					CELL[1].CMT_CLKC_I[4] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[5] @[CLK[7][3][5]] {
					CELL[1].CMT_OUT[5] = 0b1,
					CELL[1].CMT_CLKC_I[5] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[6] @[CLK[7][3][10]] {
					CELL[1].CMT_OUT[6] = 0b1,
					CELL[1].CMT_CLKC_I[6] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[7] @[CLK[7][3][21]] {
					CELL[1].CMT_OUT[7] = 0b1,
					CELL[1].CMT_CLKC_I[7] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[8] @[CLK[8][3][42]] {
					CELL[1].CMT_OUT[8] = 0b1,
					CELL[1].CMT_CLKC_I[8] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[9] @[CLK[8][3][53]] {
					CELL[1].CMT_OUT[9] = 0b1,
					CELL[1].CMT_CLKC_I[9] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[10] @[CLK[8][3][58]] {
					CELL[1].CMT_OUT[10] = 0b1,
					CELL[1].CMT_CLKC_I[10] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[11] @[CLK[9][3][5]] {
					CELL[1].CMT_OUT[11] = 0b1,
					CELL[1].CMT_CLKC_I[11] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[12] @[CLK[9][3][10]] {
					CELL[1].CMT_OUT[12] = 0b1,
					CELL[1].CMT_CLKC_I[12] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[13] @[CLK[9][3][21]] {
					CELL[1].CMT_OUT[13] = 0b1,
					CELL[1].CMT_CLKC_I[13] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[14] @[CLK[9][3][26]] {
					CELL[1].CMT_OUT[14] = 0b1,
					CELL[1].CMT_CLKC_I[14] = 0b0,
				}
				mux CELL[1].CMT_CLKC_O[15] @[CLK[9][3][37]] {
					CELL[1].CMT_OUT[15] = 0b1,
					CELL[1].CMT_CLKC_I[15] = 0b0,
				}
				mux CELL[1].IMUX_PLL_CLKFB @[MAIN[6][30][26], MAIN[6][30][28], MAIN[6][30][30], MAIN[6][30][31], MAIN[6][30][29]] {
					CELL[1].IMUX_CLK[0] = 0b00111,
					CELL[1].IMUX_LOGICIN[59] = 0b11000,
					CELL[1].IOFBCLK_CMT_W[0] = 0b11001,
					CELL[1].IOFBCLK_CMT_W[1] = 0b11010,
					CELL[1].IOFBCLK_CMT_W[2] = 0b11011,
					CELL[1].IOFBCLK_CMT_W[3] = 0b11111,
					CELL[1].IOFBCLK_CMT_E[0] = 0b01001,
					CELL[1].IOFBCLK_CMT_E[1] = 0b01010,
					CELL[1].IOFBCLK_CMT_E[2] = 0b01011,
					CELL[1].IOFBCLK_CMT_E[3] = 0b01111,
					CELL[1].IOFBCLK_CMT_V[0] = 0b00000,
					CELL[1].IOFBCLK_CMT_V[1] = 0b00001,
					CELL[1].IOFBCLK_CMT_V[2] = 0b00010,
					CELL[1].IOFBCLK_CMT_V[3] = 0b00011,
					CELL[1].IOFBCLK_CMT_V[4] = 0b10000,
					CELL[1].IOFBCLK_CMT_V[5] = 0b10001,
					CELL[1].IOFBCLK_CMT_V[6] = 0b10010,
					CELL[1].IOFBCLK_CMT_V[7] = 0b10011,
					CELL[1].OUT_PLL_CLKFBOUT = 0b10100,
					CELL[1].OUT_PLL_CLKFBDCM = 0b10111,
				}
				mux CELL[1].OMUX_PLL_SKEWCLKIN1 @[MAIN[6][30][41], MAIN[6][30][40], MAIN[6][30][39]] {
					CELL[1].OUT_PLL_CLKOUTDCM[0] = 0b000,
					CELL[1].OUT_PLL_CLKOUTDCM[1] = 0b001,
					CELL[1].OUT_PLL_CLKOUTDCM[2] = 0b010,
					CELL[1].OUT_PLL_CLKOUTDCM[3] = 0b011,
					CELL[1].OUT_PLL_CLKOUTDCM[4] = 0b100,
					CELL[1].OUT_PLL_CLKOUTDCM[5] = 0b101,
					CELL[1].OUT_PLL_CLKFBDCM = 0b111,
					off = 0b110,
				}
				mux CELL[1].OMUX_PLL_SKEWCLKIN2 @[MAIN[6][30][42], MAIN[6][30][35], MAIN[6][30][34]] {
					CELL[1].OUT_PLL_CLKOUTDCM[0] = 0b000,
					CELL[1].OUT_PLL_CLKOUTDCM[1] = 0b001,
					CELL[1].OUT_PLL_CLKOUTDCM[2] = 0b010,
					CELL[1].OUT_PLL_CLKOUTDCM[3] = 0b011,
					CELL[1].OUT_PLL_CLKOUTDCM[4] = 0b100,
					CELL[1].OUT_PLL_CLKOUTDCM[5] = 0b101,
					off = 0b110,
				}
				mux CELL[1].CMT_TEST_CLK @[MAIN[6][30][43], MAIN[6][30][45], MAIN[6][30][32]] {
					CELL[1].IMUX_PLL_CLKFB = 0b011,
					CELL[1].TEST_PLL_CLKIN = 0b001,
					CELL_DCM.IMUX_DCM_CLKIN[0] = 0b010,
					CELL_DCM.IMUX_DCM_CLKIN[1] = 0b000,
					CELL_DCM.IMUX_DCM_CLKFB[0] = 0b110,
					CELL_DCM.IMUX_DCM_CLKFB[1] = 0b100,
				}
				permabuf CELL[0].OUT_BEL[17] = CELL[1].CMT_TEST_CLK;
				pair_mux (CELL[1].IMUX_PLL_CLKIN1, CELL[1].IMUX_PLL_CLKIN2) @[MAIN[6][30][55], MAIN[6][30][48], MAIN[6][30][36], MAIN[6][30][51]] {
					(_, CELL[1].IMUX_LOGICIN[28]) = 0b1000,
					(_, CELL_DCM.OMUX_DCM_SKEWCLKIN1[0]) = 0b1100,
					(_, CELL_DCM.OMUX_DCM_SKEWCLKIN1[1]) = 0b0100,
					(CELL[0].IMUX_CLK[0], CELL[0].IMUX_CLK[1]) = 0b0111,
					(CELL[1].DIVCLK_CMT_E[0], CELL[1].DIVCLK_CMT_W[0]) = 0b1001,
					(CELL[1].DIVCLK_CMT_E[1], CELL[1].DIVCLK_CMT_W[1]) = 0b1010,
					(CELL[1].DIVCLK_CMT_E[2], CELL[1].DIVCLK_CMT_W[2]) = 0b1011,
					(CELL[1].DIVCLK_CMT_E[3], CELL[1].DIVCLK_CMT_W[3]) = 0b1111,
					(CELL[1].DIVCLK_CMT_V[0], CELL[1].DIVCLK_CMT_V[4]) = 0b0000,
					(CELL[1].DIVCLK_CMT_V[1], CELL[1].DIVCLK_CMT_V[5]) = 0b0001,
					(CELL[1].DIVCLK_CMT_V[2], CELL[1].DIVCLK_CMT_V[6]) = 0b0010,
					(CELL[1].DIVCLK_CMT_V[3], CELL[1].DIVCLK_CMT_V[7]) = 0b0011,
				}
			}

			// wire CELL[0].OUT_BEL[0]             PLL.DO[0]
			// wire CELL[0].OUT_BEL[1]             PLL.DO[1]
			// wire CELL[0].OUT_BEL[2]             PLL.DO[2]
			// wire CELL[0].OUT_BEL[3]             PLL.DO[3]
			// wire CELL[0].OUT_BEL[4]             PLL.DO[4]
			// wire CELL[0].OUT_BEL[5]             PLL.DO[5]
			// wire CELL[0].OUT_BEL[6]             PLL.DO[6]
			// wire CELL[0].OUT_BEL[7]             PLL.DO[7]
			// wire CELL[0].OUT_BEL[8]             PLL.DO[8]
			// wire CELL[0].OUT_BEL[9]             PLL.DO[9]
			// wire CELL[0].OUT_BEL[10]            PLL.DO[10]
			// wire CELL[0].OUT_BEL[11]            PLL.DO[11]
			// wire CELL[0].OUT_BEL[12]            PLL.DO[12]
			// wire CELL[0].OUT_BEL[13]            PLL.DO[13]
			// wire CELL[0].OUT_BEL[14]            PLL.DO[14]
			// wire CELL[0].OUT_BEL[15]            PLL.DO[15]
			// wire CELL[0].OUT_BEL[16]            PLL.DRDY
			// wire CELL[0].OUT_BEL[18]            PLL.LOCKED
			// wire CELL[0].OUT_BEL[19]            PLL.TEST[24]
			// wire CELL[0].OUT_BEL[20]            PLL.TEST[25]
			// wire CELL[0].OUT_BEL[21]            PLL.TEST[26]
			// wire CELL[0].OUT_BEL[22]            PLL.TEST[27]
			// wire CELL[0].OUT_BEL[23]            PLL.TEST[28]
			// wire CELL[1].IMUX_GFAN[1]           PLL.DCLK
			// wire CELL[1].IMUX_LOGICIN[1]        PLL.DI[14]
			// wire CELL[1].IMUX_LOGICIN[5]        PLL.DADDR[3]
			// wire CELL[1].IMUX_LOGICIN[7]        PLL.DADDR[1]
			// wire CELL[1].IMUX_LOGICIN[8]        PLL.SKEWRST
			// wire CELL[1].IMUX_LOGICIN[9]        PLL.MANPDLF
			// wire CELL[1].IMUX_LOGICIN[12]       PLL.DI[0]
			// wire CELL[1].IMUX_LOGICIN[14]       PLL.ENOUTSYNC
			// wire CELL[1].IMUX_LOGICIN[15]       PLL.DADDR[0]
			// wire CELL[1].IMUX_LOGICIN[17]       PLL.DI[4]
			// wire CELL[1].IMUX_LOGICIN[19]       PLL.DI[12]
			// wire CELL[1].IMUX_LOGICIN[24]       PLL.DEN
			// wire CELL[1].IMUX_LOGICIN[25]       PLL.DI[2]
			// wire CELL[1].IMUX_LOGICIN[26]       PLL.DI[8]
			// wire CELL[1].IMUX_LOGICIN[27]       PLL.DI[13]
			// wire CELL[1].IMUX_LOGICIN[29]       PLL.MANPULF
			// wire CELL[1].IMUX_LOGICIN[30]       PLL.DI[10]
			// wire CELL[1].IMUX_LOGICIN[31]       PLL.SKEWSTB
			// wire CELL[1].IMUX_LOGICIN[32]       PLL.DI[15]
			// wire CELL[1].IMUX_LOGICIN[34]       PLL.DI[1]
			// wire CELL[1].IMUX_LOGICIN[36]       PLL.DADDR[4]
			// wire CELL[1].IMUX_LOGICIN[37]       PLL.CLKINSEL
			// wire CELL[1].IMUX_LOGICIN[38]       PLL.DI[3]
			// wire CELL[1].IMUX_LOGICIN[39]       PLL.CLKBRST
			// wire CELL[1].IMUX_LOGICIN[41]       PLL.DI[11]
			// wire CELL[1].IMUX_LOGICIN[42]       PLL.DADDR[2]
			// wire CELL[1].IMUX_LOGICIN[44]       PLL.DI[5]
			// wire CELL[1].IMUX_LOGICIN[48]       PLL.DI[9]
			// wire CELL[1].IMUX_LOGICIN[52]       PLL.RST
			// wire CELL[1].IMUX_LOGICIN[55]       PLL.DI[6]
			// wire CELL[1].IMUX_LOGICIN[57]       PLL.DI[7]
			// wire CELL[1].IMUX_LOGICIN[58]       PLL.DWE
			// wire CELL[1].OUT_BEL[0]             PLL.TEST[0]
			// wire CELL[1].OUT_BEL[1]             PLL.TEST[1]
			// wire CELL[1].OUT_BEL[2]             PLL.TEST[2]
			// wire CELL[1].OUT_BEL[3]             PLL.TEST[3]
			// wire CELL[1].OUT_BEL[4]             PLL.TEST[4]
			// wire CELL[1].OUT_BEL[5]             PLL.TEST[5]
			// wire CELL[1].OUT_BEL[6]             PLL.TEST[6]
			// wire CELL[1].OUT_BEL[7]             PLL.TEST[7]
			// wire CELL[1].OUT_BEL[8]             PLL.TEST[8]
			// wire CELL[1].OUT_BEL[9]             PLL.TEST[9]
			// wire CELL[1].OUT_BEL[10]            PLL.TEST[10]
			// wire CELL[1].OUT_BEL[11]            PLL.TEST[11]
			// wire CELL[1].OUT_BEL[12]            PLL.TEST[12]
			// wire CELL[1].OUT_BEL[13]            PLL.TEST[13]
			// wire CELL[1].OUT_BEL[14]            PLL.TEST[14]
			// wire CELL[1].OUT_BEL[15]            PLL.TEST[15]
			// wire CELL[1].OUT_BEL[16]            PLL.TEST[16]
			// wire CELL[1].OUT_BEL[17]            PLL.TEST[17]
			// wire CELL[1].OUT_BEL[18]            PLL.TEST[18]
			// wire CELL[1].OUT_BEL[19]            PLL.TEST[19]
			// wire CELL[1].OUT_BEL[20]            PLL.TEST[20]
			// wire CELL[1].OUT_BEL[21]            PLL.TEST[21]
			// wire CELL[1].OUT_BEL[22]            PLL.TEST[22]
			// wire CELL[1].OUT_BEL[23]            PLL.TEST[23]
			// wire CELL[1].IMUX_PLL_CLKIN1        PLL.CLKIN1
			// wire CELL[1].IMUX_PLL_CLKIN2        PLL.CLKIN2
			// wire CELL[1].IMUX_PLL_CLKFB         PLL.CLKFBIN
			// wire CELL[1].TEST_PLL_CLKIN         PLL.TEST_CLKIN
			// wire CELL[1].OMUX_PLL_SKEWCLKIN1    PLL.SKEWCLKIN1
			// wire CELL[1].OMUX_PLL_SKEWCLKIN2    PLL.SKEWCLKIN2
			// wire CELL[1].OUT_PLL_CLKOUT[0]      PLL.CLKOUT[0]
			// wire CELL[1].OUT_PLL_CLKOUT[1]      PLL.CLKOUT[1]
			// wire CELL[1].OUT_PLL_CLKOUT[2]      PLL.CLKOUT[2]
			// wire CELL[1].OUT_PLL_CLKOUT[3]      PLL.CLKOUT[3]
			// wire CELL[1].OUT_PLL_CLKOUT[4]      PLL.CLKOUT[4]
			// wire CELL[1].OUT_PLL_CLKOUT[5]      PLL.CLKOUT[5]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[0]   PLL.CLKOUTDCM[0]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[1]   PLL.CLKOUTDCM[1]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[2]   PLL.CLKOUTDCM[2]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[3]   PLL.CLKOUTDCM[3]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[4]   PLL.CLKOUTDCM[4]
			// wire CELL[1].OUT_PLL_CLKOUTDCM[5]   PLL.CLKOUTDCM[5]
			// wire CELL[1].OUT_PLL_CLKFBOUT       PLL.CLKFBOUT
			// wire CELL[1].OUT_PLL_CLKFBDCM       PLL.CLKFBDCM
			// wire CELL[1].OUT_PLL_LOCKED         PLL.LOCKED
		}

		tile_class MCB {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL_MUI[0];
			cell CELL_MUI[1];
			cell CELL_MUI[2];
			cell CELL_MUI[3];
			cell CELL_MUI[4];
			cell CELL_MUI[5];
			cell CELL_MUI[6];
			cell CELL_MUI[7];
			cell CELL_MUI[8];
			cell CELL_MUI[9];
			cell CELL_MUI[10];
			cell CELL_MUI[11];
			cell CELL_MUI[12];
			cell CELL_MUI[13];
			cell CELL_MUI[14];
			cell CELL_MUI[15];
			bitrect MAIN[0]: Vertical (30, rev 64);
			bitrect MAIN[1]: Vertical (30, rev 64);
			bitrect MAIN[2]: Vertical (30, rev 64);
			bitrect MAIN[3]: Vertical (30, rev 64);
			bitrect MAIN[4]: Vertical (30, rev 64);
			bitrect MAIN[5]: Vertical (30, rev 64);
			bitrect MAIN[6]: Vertical (30, rev 64);
			bitrect MAIN[7]: Vertical (30, rev 64);
			bitrect MAIN[8]: Vertical (30, rev 64);
			bitrect MAIN[9]: Vertical (30, rev 64);
			bitrect MAIN[10]: Vertical (30, rev 64);
			bitrect MAIN[11]: Vertical (30, rev 64);
			bitrect MAIN_MUI[0]: Vertical (30, rev 64);
			bitrect MAIN_MUI[1]: Vertical (30, rev 64);
			bitrect MAIN_MUI[2]: Vertical (30, rev 64);
			bitrect MAIN_MUI[3]: Vertical (30, rev 64);
			bitrect MAIN_MUI[4]: Vertical (30, rev 64);
			bitrect MAIN_MUI[5]: Vertical (30, rev 64);
			bitrect MAIN_MUI[6]: Vertical (30, rev 64);
			bitrect MAIN_MUI[7]: Vertical (30, rev 64);
			bitrect MAIN_MUI[8]: Vertical (30, rev 64);
			bitrect MAIN_MUI[9]: Vertical (30, rev 64);
			bitrect MAIN_MUI[10]: Vertical (30, rev 64);
			bitrect MAIN_MUI[11]: Vertical (30, rev 64);
			bitrect MAIN_MUI[12]: Vertical (30, rev 64);
			bitrect MAIN_MUI[13]: Vertical (30, rev 64);
			bitrect MAIN_MUI[14]: Vertical (30, rev 64);
			bitrect MAIN_MUI[15]: Vertical (30, rev 64);

			bel MCB {
				input PLLCLK[0] = CELL[0].PLLCLK[0];
				input PLLCLK[1] = CELL[0].PLLCLK[1];
				input PLLCE[0] = CELL[0].PLLCE[0];
				input PLLCE[1] = CELL[0].PLLCE[1];
				input P0ARBEN = CELL[11].IMUX_LOGICIN[29];
				input P0CMDCLK = ^CELL[11].IMUX_CLK[1] @!MAIN[11][22][30];
				input P0CMDEN = ^CELL[10].IMUX_LOGICIN[47] @MAIN[11][22][31];
				input P0CMDBA[0] = CELL[10].IMUX_LOGICIN[7];
				input P0CMDBA[1] = CELL[10].IMUX_LOGICIN[36];
				input P0CMDBA[2] = CELL[10].IMUX_LOGICIN[16];
				input P0CMDBL[0] = CELL[10].IMUX_LOGICIN[57];
				input P0CMDBL[1] = CELL[10].IMUX_LOGICIN[44];
				input P0CMDBL[2] = CELL[10].IMUX_LOGICIN[4];
				input P0CMDBL[3] = CELL[10].IMUX_LOGICIN[55];
				input P0CMDBL[4] = CELL[10].IMUX_LOGICIN[26];
				input P0CMDBL[5] = CELL[10].IMUX_LOGICIN[30];
				input P0CMDCA[0] = CELL[11].IMUX_LOGICIN[7];
				input P0CMDCA[1] = CELL[11].IMUX_LOGICIN[36];
				input P0CMDCA[2] = CELL[11].IMUX_LOGICIN[12];
				input P0CMDCA[3] = CELL[11].IMUX_LOGICIN[47];
				input P0CMDCA[4] = CELL[11].IMUX_LOGICIN[45];
				input P0CMDCA[5] = CELL[11].IMUX_LOGICIN[17];
				input P0CMDCA[6] = CELL[11].IMUX_LOGICIN[23];
				input P0CMDCA[7] = CELL[11].IMUX_LOGICIN[25];
				input P0CMDCA[8] = CELL[11].IMUX_LOGICIN[57];
				input P0CMDCA[9] = CELL[11].IMUX_LOGICIN[44];
				input P0CMDCA[10] = CELL[11].IMUX_LOGICIN[4];
				input P0CMDCA[11] = CELL[11].IMUX_LOGICIN[55];
				input P0CMDRA[0] = CELL[11].IMUX_LOGICIN[26];
				input P0CMDRA[1] = CELL[11].IMUX_LOGICIN[30];
				input P0CMDRA[2] = CELL[11].IMUX_LOGICIN[10];
				input P0CMDRA[3] = CELL[11].IMUX_LOGICIN[3];
				input P0CMDRA[4] = CELL[11].IMUX_LOGICIN[1];
				input P0CMDRA[5] = CELL[11].IMUX_LOGICIN[28];
				input P0CMDRA[6] = CELL[11].IMUX_LOGICIN[27];
				input P0CMDRA[7] = CELL[11].IMUX_LOGICIN[32];
				input P0CMDRA[8] = CELL[11].IMUX_LOGICIN[59];
				input P0CMDRA[9] = CELL[11].IMUX_LOGICIN[2];
				input P0CMDRA[10] = CELL[11].IMUX_LOGICIN[14];
				input P0CMDRA[11] = CELL[11].IMUX_LOGICIN[37];
				input P0CMDRA[12] = CELL[11].IMUX_LOGICIN[31];
				input P0CMDRA[13] = CELL[10].IMUX_LOGICIN[24];
				input P0CMDRA[14] = CELL[10].IMUX_LOGICIN[15];
				input P0CMDINSTR[0] = CELL[10].IMUX_LOGICIN[20];
				input P0CMDINSTR[1] = CELL[10].IMUX_LOGICIN[17];
				input P0CMDINSTR[2] = CELL[10].IMUX_LOGICIN[34];
				input P1ARBEN = CELL[9].IMUX_LOGICIN[29];
				input P1CMDCLK = ^CELL[9].IMUX_CLK[1] @!MAIN[9][22][39];
				input P1CMDEN = ^CELL[8].IMUX_LOGICIN[47] @MAIN[9][22][40];
				input P1CMDBA[0] = CELL[8].IMUX_LOGICIN[7];
				input P1CMDBA[1] = CELL[8].IMUX_LOGICIN[36];
				input P1CMDBA[2] = CELL[8].IMUX_LOGICIN[16];
				input P1CMDBL[0] = CELL[8].IMUX_LOGICIN[57];
				input P1CMDBL[1] = CELL[8].IMUX_LOGICIN[44];
				input P1CMDBL[2] = CELL[8].IMUX_LOGICIN[4];
				input P1CMDBL[3] = CELL[8].IMUX_LOGICIN[55];
				input P1CMDBL[4] = CELL[8].IMUX_LOGICIN[26];
				input P1CMDBL[5] = CELL[8].IMUX_LOGICIN[30];
				input P1CMDCA[0] = CELL[9].IMUX_LOGICIN[7];
				input P1CMDCA[1] = CELL[9].IMUX_LOGICIN[36];
				input P1CMDCA[2] = CELL[9].IMUX_LOGICIN[12];
				input P1CMDCA[3] = CELL[9].IMUX_LOGICIN[47];
				input P1CMDCA[4] = CELL[9].IMUX_LOGICIN[45];
				input P1CMDCA[5] = CELL[9].IMUX_LOGICIN[17];
				input P1CMDCA[6] = CELL[9].IMUX_LOGICIN[23];
				input P1CMDCA[7] = CELL[9].IMUX_LOGICIN[25];
				input P1CMDCA[8] = CELL[9].IMUX_LOGICIN[57];
				input P1CMDCA[9] = CELL[9].IMUX_LOGICIN[44];
				input P1CMDCA[10] = CELL[9].IMUX_LOGICIN[4];
				input P1CMDCA[11] = CELL[9].IMUX_LOGICIN[55];
				input P1CMDRA[0] = CELL[9].IMUX_LOGICIN[26];
				input P1CMDRA[1] = CELL[9].IMUX_LOGICIN[30];
				input P1CMDRA[2] = CELL[9].IMUX_LOGICIN[10];
				input P1CMDRA[3] = CELL[9].IMUX_LOGICIN[3];
				input P1CMDRA[4] = CELL[9].IMUX_LOGICIN[1];
				input P1CMDRA[5] = CELL[9].IMUX_LOGICIN[28];
				input P1CMDRA[6] = CELL[9].IMUX_LOGICIN[27];
				input P1CMDRA[7] = CELL[9].IMUX_LOGICIN[32];
				input P1CMDRA[8] = CELL[9].IMUX_LOGICIN[59];
				input P1CMDRA[9] = CELL[9].IMUX_LOGICIN[2];
				input P1CMDRA[10] = CELL[9].IMUX_LOGICIN[14];
				input P1CMDRA[11] = CELL[9].IMUX_LOGICIN[37];
				input P1CMDRA[12] = CELL[9].IMUX_LOGICIN[31];
				input P1CMDRA[13] = CELL[8].IMUX_LOGICIN[24];
				input P1CMDRA[14] = CELL[8].IMUX_LOGICIN[15];
				input P1CMDINSTR[0] = CELL[8].IMUX_LOGICIN[20];
				input P1CMDINSTR[1] = CELL[8].IMUX_LOGICIN[17];
				input P1CMDINSTR[2] = CELL[8].IMUX_LOGICIN[34];
				input P2ARBEN = CELL[7].IMUX_LOGICIN[29];
				input P2CMDCLK = ^CELL[7].IMUX_CLK[1] @!MAIN[7][22][32];
				input P2CMDEN = ^CELL[6].IMUX_LOGICIN[47] @MAIN[7][22][33];
				input P2CMDBA[0] = CELL[6].IMUX_LOGICIN[7];
				input P2CMDBA[1] = CELL[6].IMUX_LOGICIN[36];
				input P2CMDBA[2] = CELL[6].IMUX_LOGICIN[16];
				input P2CMDBL[0] = CELL[6].IMUX_LOGICIN[57];
				input P2CMDBL[1] = CELL[6].IMUX_LOGICIN[44];
				input P2CMDBL[2] = CELL[6].IMUX_LOGICIN[4];
				input P2CMDBL[3] = CELL[6].IMUX_LOGICIN[55];
				input P2CMDBL[4] = CELL[6].IMUX_LOGICIN[26];
				input P2CMDBL[5] = CELL[6].IMUX_LOGICIN[30];
				input P2CMDCA[0] = CELL[7].IMUX_LOGICIN[7];
				input P2CMDCA[1] = CELL[7].IMUX_LOGICIN[36];
				input P2CMDCA[2] = CELL[7].IMUX_LOGICIN[12];
				input P2CMDCA[3] = CELL[7].IMUX_LOGICIN[47];
				input P2CMDCA[4] = CELL[7].IMUX_LOGICIN[45];
				input P2CMDCA[5] = CELL[7].IMUX_LOGICIN[17];
				input P2CMDCA[6] = CELL[7].IMUX_LOGICIN[23];
				input P2CMDCA[7] = CELL[7].IMUX_LOGICIN[25];
				input P2CMDCA[8] = CELL[7].IMUX_LOGICIN[57];
				input P2CMDCA[9] = CELL[7].IMUX_LOGICIN[44];
				input P2CMDCA[10] = CELL[7].IMUX_LOGICIN[4];
				input P2CMDCA[11] = CELL[7].IMUX_LOGICIN[55];
				input P2CMDRA[0] = CELL[7].IMUX_LOGICIN[26];
				input P2CMDRA[1] = CELL[7].IMUX_LOGICIN[30];
				input P2CMDRA[2] = CELL[7].IMUX_LOGICIN[10];
				input P2CMDRA[3] = CELL[7].IMUX_LOGICIN[3];
				input P2CMDRA[4] = CELL[7].IMUX_LOGICIN[1];
				input P2CMDRA[5] = CELL[7].IMUX_LOGICIN[28];
				input P2CMDRA[6] = CELL[7].IMUX_LOGICIN[27];
				input P2CMDRA[7] = CELL[7].IMUX_LOGICIN[32];
				input P2CMDRA[8] = CELL[7].IMUX_LOGICIN[59];
				input P2CMDRA[9] = CELL[7].IMUX_LOGICIN[2];
				input P2CMDRA[10] = CELL[7].IMUX_LOGICIN[14];
				input P2CMDRA[11] = CELL[7].IMUX_LOGICIN[37];
				input P2CMDRA[12] = CELL[7].IMUX_LOGICIN[31];
				input P2CMDRA[13] = CELL[6].IMUX_LOGICIN[24];
				input P2CMDRA[14] = CELL[6].IMUX_LOGICIN[15];
				input P2CMDINSTR[0] = CELL[6].IMUX_LOGICIN[20];
				input P2CMDINSTR[1] = CELL[6].IMUX_LOGICIN[17];
				input P2CMDINSTR[2] = CELL[6].IMUX_LOGICIN[34];
				input P3ARBEN = CELL[5].IMUX_LOGICIN[29];
				input P3CMDCLK = ^CELL[5].IMUX_CLK[1] @!MAIN[5][22][32];
				input P3CMDEN = ^CELL[4].IMUX_LOGICIN[47] @MAIN[5][22][33];
				input P3CMDBA[0] = CELL[4].IMUX_LOGICIN[7];
				input P3CMDBA[1] = CELL[4].IMUX_LOGICIN[36];
				input P3CMDBA[2] = CELL[4].IMUX_LOGICIN[16];
				input P3CMDBL[0] = CELL[4].IMUX_LOGICIN[57];
				input P3CMDBL[1] = CELL[4].IMUX_LOGICIN[44];
				input P3CMDBL[2] = CELL[4].IMUX_LOGICIN[4];
				input P3CMDBL[3] = CELL[4].IMUX_LOGICIN[55];
				input P3CMDBL[4] = CELL[4].IMUX_LOGICIN[26];
				input P3CMDBL[5] = CELL[4].IMUX_LOGICIN[30];
				input P3CMDCA[0] = CELL[5].IMUX_LOGICIN[7];
				input P3CMDCA[1] = CELL[5].IMUX_LOGICIN[36];
				input P3CMDCA[2] = CELL[5].IMUX_LOGICIN[12];
				input P3CMDCA[3] = CELL[5].IMUX_LOGICIN[47];
				input P3CMDCA[4] = CELL[5].IMUX_LOGICIN[45];
				input P3CMDCA[5] = CELL[5].IMUX_LOGICIN[17];
				input P3CMDCA[6] = CELL[5].IMUX_LOGICIN[23];
				input P3CMDCA[7] = CELL[5].IMUX_LOGICIN[25];
				input P3CMDCA[8] = CELL[5].IMUX_LOGICIN[57];
				input P3CMDCA[9] = CELL[5].IMUX_LOGICIN[44];
				input P3CMDCA[10] = CELL[5].IMUX_LOGICIN[4];
				input P3CMDCA[11] = CELL[5].IMUX_LOGICIN[55];
				input P3CMDRA[0] = CELL[5].IMUX_LOGICIN[26];
				input P3CMDRA[1] = CELL[5].IMUX_LOGICIN[30];
				input P3CMDRA[2] = CELL[5].IMUX_LOGICIN[10];
				input P3CMDRA[3] = CELL[5].IMUX_LOGICIN[3];
				input P3CMDRA[4] = CELL[5].IMUX_LOGICIN[1];
				input P3CMDRA[5] = CELL[5].IMUX_LOGICIN[28];
				input P3CMDRA[6] = CELL[5].IMUX_LOGICIN[27];
				input P3CMDRA[7] = CELL[5].IMUX_LOGICIN[32];
				input P3CMDRA[8] = CELL[5].IMUX_LOGICIN[59];
				input P3CMDRA[9] = CELL[5].IMUX_LOGICIN[2];
				input P3CMDRA[10] = CELL[5].IMUX_LOGICIN[14];
				input P3CMDRA[11] = CELL[5].IMUX_LOGICIN[37];
				input P3CMDRA[12] = CELL[5].IMUX_LOGICIN[31];
				input P3CMDRA[13] = CELL[4].IMUX_LOGICIN[24];
				input P3CMDRA[14] = CELL[4].IMUX_LOGICIN[15];
				input P3CMDINSTR[0] = CELL[4].IMUX_LOGICIN[20];
				input P3CMDINSTR[1] = CELL[4].IMUX_LOGICIN[17];
				input P3CMDINSTR[2] = CELL[4].IMUX_LOGICIN[34];
				input P4ARBEN = CELL[3].IMUX_LOGICIN[29];
				input P4CMDCLK = ^CELL[3].IMUX_CLK[1] @!MAIN[3][22][23];
				input P4CMDEN = ^CELL[2].IMUX_LOGICIN[47] @MAIN[3][22][24];
				input P4CMDBA[0] = CELL[2].IMUX_LOGICIN[7];
				input P4CMDBA[1] = CELL[2].IMUX_LOGICIN[36];
				input P4CMDBA[2] = CELL[2].IMUX_LOGICIN[16];
				input P4CMDBL[0] = CELL[2].IMUX_LOGICIN[57];
				input P4CMDBL[1] = CELL[2].IMUX_LOGICIN[44];
				input P4CMDBL[2] = CELL[2].IMUX_LOGICIN[4];
				input P4CMDBL[3] = CELL[2].IMUX_LOGICIN[55];
				input P4CMDBL[4] = CELL[2].IMUX_LOGICIN[26];
				input P4CMDBL[5] = CELL[2].IMUX_LOGICIN[30];
				input P4CMDCA[0] = CELL[3].IMUX_LOGICIN[7];
				input P4CMDCA[1] = CELL[3].IMUX_LOGICIN[36];
				input P4CMDCA[2] = CELL[3].IMUX_LOGICIN[12];
				input P4CMDCA[3] = CELL[3].IMUX_LOGICIN[47];
				input P4CMDCA[4] = CELL[3].IMUX_LOGICIN[45];
				input P4CMDCA[5] = CELL[3].IMUX_LOGICIN[17];
				input P4CMDCA[6] = CELL[3].IMUX_LOGICIN[23];
				input P4CMDCA[7] = CELL[3].IMUX_LOGICIN[25];
				input P4CMDCA[8] = CELL[3].IMUX_LOGICIN[57];
				input P4CMDCA[9] = CELL[3].IMUX_LOGICIN[44];
				input P4CMDCA[10] = CELL[3].IMUX_LOGICIN[4];
				input P4CMDCA[11] = CELL[3].IMUX_LOGICIN[55];
				input P4CMDRA[0] = CELL[3].IMUX_LOGICIN[26];
				input P4CMDRA[1] = CELL[3].IMUX_LOGICIN[30];
				input P4CMDRA[2] = CELL[3].IMUX_LOGICIN[10];
				input P4CMDRA[3] = CELL[3].IMUX_LOGICIN[3];
				input P4CMDRA[4] = CELL[3].IMUX_LOGICIN[1];
				input P4CMDRA[5] = CELL[3].IMUX_LOGICIN[28];
				input P4CMDRA[6] = CELL[3].IMUX_LOGICIN[27];
				input P4CMDRA[7] = CELL[3].IMUX_LOGICIN[32];
				input P4CMDRA[8] = CELL[3].IMUX_LOGICIN[59];
				input P4CMDRA[9] = CELL[3].IMUX_LOGICIN[2];
				input P4CMDRA[10] = CELL[3].IMUX_LOGICIN[14];
				input P4CMDRA[11] = CELL[3].IMUX_LOGICIN[37];
				input P4CMDRA[12] = CELL[3].IMUX_LOGICIN[31];
				input P4CMDRA[13] = CELL[2].IMUX_LOGICIN[24];
				input P4CMDRA[14] = CELL[2].IMUX_LOGICIN[15];
				input P4CMDINSTR[0] = CELL[2].IMUX_LOGICIN[20];
				input P4CMDINSTR[1] = CELL[2].IMUX_LOGICIN[17];
				input P4CMDINSTR[2] = CELL[2].IMUX_LOGICIN[34];
				input P5ARBEN = CELL[1].IMUX_LOGICIN[29];
				input P5CMDCLK = ^CELL[1].IMUX_CLK[1] @!MAIN[1][22][30];
				input P5CMDEN = ^CELL[0].IMUX_LOGICIN[47] @MAIN[1][22][31];
				input P5CMDBA[0] = CELL[0].IMUX_LOGICIN[7];
				input P5CMDBA[1] = CELL[0].IMUX_LOGICIN[36];
				input P5CMDBA[2] = CELL[0].IMUX_LOGICIN[16];
				input P5CMDBL[0] = CELL[0].IMUX_LOGICIN[57];
				input P5CMDBL[1] = CELL[0].IMUX_LOGICIN[44];
				input P5CMDBL[2] = CELL[0].IMUX_LOGICIN[4];
				input P5CMDBL[3] = CELL[0].IMUX_LOGICIN[55];
				input P5CMDBL[4] = CELL[0].IMUX_LOGICIN[26];
				input P5CMDBL[5] = CELL[0].IMUX_LOGICIN[30];
				input P5CMDCA[0] = CELL[1].IMUX_LOGICIN[7];
				input P5CMDCA[1] = CELL[1].IMUX_LOGICIN[36];
				input P5CMDCA[2] = CELL[1].IMUX_LOGICIN[12];
				input P5CMDCA[3] = CELL[1].IMUX_LOGICIN[47];
				input P5CMDCA[4] = CELL[1].IMUX_LOGICIN[45];
				input P5CMDCA[5] = CELL[1].IMUX_LOGICIN[17];
				input P5CMDCA[6] = CELL[1].IMUX_LOGICIN[23];
				input P5CMDCA[7] = CELL[1].IMUX_LOGICIN[25];
				input P5CMDCA[8] = CELL[1].IMUX_LOGICIN[57];
				input P5CMDCA[9] = CELL[1].IMUX_LOGICIN[44];
				input P5CMDCA[10] = CELL[1].IMUX_LOGICIN[4];
				input P5CMDCA[11] = CELL[1].IMUX_LOGICIN[55];
				input P5CMDRA[0] = CELL[1].IMUX_LOGICIN[26];
				input P5CMDRA[1] = CELL[1].IMUX_LOGICIN[30];
				input P5CMDRA[2] = CELL[1].IMUX_LOGICIN[10];
				input P5CMDRA[3] = CELL[1].IMUX_LOGICIN[3];
				input P5CMDRA[4] = CELL[1].IMUX_LOGICIN[1];
				input P5CMDRA[5] = CELL[1].IMUX_LOGICIN[28];
				input P5CMDRA[6] = CELL[1].IMUX_LOGICIN[27];
				input P5CMDRA[7] = CELL[1].IMUX_LOGICIN[32];
				input P5CMDRA[8] = CELL[1].IMUX_LOGICIN[59];
				input P5CMDRA[9] = CELL[1].IMUX_LOGICIN[2];
				input P5CMDRA[10] = CELL[1].IMUX_LOGICIN[14];
				input P5CMDRA[11] = CELL[1].IMUX_LOGICIN[37];
				input P5CMDRA[12] = CELL[1].IMUX_LOGICIN[31];
				input P5CMDRA[13] = CELL[0].IMUX_LOGICIN[24];
				input P5CMDRA[14] = CELL[0].IMUX_LOGICIN[15];
				input P5CMDINSTR[0] = CELL[0].IMUX_LOGICIN[20];
				input P5CMDINSTR[1] = CELL[0].IMUX_LOGICIN[17];
				input P5CMDINSTR[2] = CELL[0].IMUX_LOGICIN[34];
				input P0RDCLK = ^CELL_MUI[1].IMUX_CLK[1] @!MAIN_MUI[1][25][7];
				input P0RDEN = ^CELL_MUI[1].IMUX_LOGICIN[7] @!MAIN_MUI[1][25][6];
				input P0RTSTENB = CELL_MUI[0].IMUX_LOGICIN[9];
				input P0RTSTPINENB = CELL_MUI[0].IMUX_LOGICIN[59];
				input P0RTSTMODEB[0] = CELL_MUI[0].IMUX_LOGICIN[32];
				input P0RTSTMODEB[1] = CELL_MUI[0].IMUX_LOGICIN[29];
				input P0RTSTMODEB[2] = CELL_MUI[0].IMUX_LOGICIN[1];
				input P0RTSTMODEB[3] = CELL_MUI[0].IMUX_LOGICIN[19];
				input P0RTSTWRDATA[0] = CELL_MUI[0].IMUX_LOGICIN[15];
				input P0RTSTWRDATA[1] = CELL_MUI[0].IMUX_LOGICIN[42];
				input P0RTSTWRDATA[2] = CELL_MUI[0].IMUX_LOGICIN[7];
				input P0RTSTWRDATA[3] = CELL_MUI[0].IMUX_LOGICIN[12];
				input P0RTSTWRDATA[4] = CELL_MUI[0].IMUX_LOGICIN[62];
				input P0RTSTWRDATA[5] = CELL_MUI[0].IMUX_LOGICIN[20];
				input P0RTSTWRDATA[6] = CELL_MUI[0].IMUX_LOGICIN[38];
				input P0RTSTWRDATA[7] = CELL_MUI[0].IMUX_LOGICIN[17];
				input P0RTSTWRDATA[8] = CELL_MUI[0].IMUX_LOGICIN[23];
				input P0RTSTWRDATA[9] = CELL_MUI[0].IMUX_LOGICIN[48];
				input P0RTSTWRDATA[10] = CELL_MUI[0].IMUX_LOGICIN[25];
				input P0RTSTWRDATA[11] = CELL_MUI[0].IMUX_LOGICIN[57];
				input P0RTSTWRDATA[12] = CELL_MUI[0].IMUX_LOGICIN[44];
				input P0RTSTWRDATA[13] = CELL_MUI[0].IMUX_LOGICIN[4];
				input P0RTSTWRDATA[14] = CELL_MUI[0].IMUX_LOGICIN[55];
				input P0RTSTWRDATA[15] = CELL_MUI[0].IMUX_LOGICIN[26];
				input P0RTSTWRDATA[16] = CELL_MUI[0].IMUX_LOGICIN[30];
				input P0RTSTWRDATA[17] = CELL_MUI[0].IMUX_LOGICIN[10];
				input P0RTSTWRDATA[18] = CELL_MUI[1].IMUX_LOGICIN[57];
				input P0RTSTWRDATA[19] = CELL_MUI[1].IMUX_LOGICIN[44];
				input P0RTSTWRDATA[20] = CELL_MUI[1].IMUX_LOGICIN[4];
				input P0RTSTWRDATA[21] = CELL_MUI[1].IMUX_LOGICIN[55];
				input P0RTSTWRDATA[22] = CELL_MUI[1].IMUX_LOGICIN[26];
				input P0RTSTWRDATA[23] = CELL_MUI[1].IMUX_LOGICIN[30];
				input P0RTSTWRDATA[24] = CELL_MUI[1].IMUX_LOGICIN[41];
				input P0RTSTWRDATA[25] = CELL_MUI[1].IMUX_LOGICIN[10];
				input P0RTSTWRDATA[26] = CELL_MUI[1].IMUX_LOGICIN[3];
				input P0RTSTWRDATA[27] = CELL_MUI[1].IMUX_LOGICIN[1];
				input P0RTSTWRDATA[28] = CELL_MUI[1].IMUX_LOGICIN[19];
				input P0RTSTWRDATA[29] = CELL_MUI[1].IMUX_LOGICIN[27];
				input P0RTSTWRDATA[30] = CELL_MUI[1].IMUX_LOGICIN[29];
				input P0RTSTWRDATA[31] = CELL_MUI[1].IMUX_LOGICIN[32];
				input P0RTSTWRMASK[0] = CELL_MUI[1].IMUX_LOGICIN[52];
				input P0RTSTWRMASK[1] = CELL_MUI[1].IMUX_LOGICIN[2];
				input P0RTSTWRMASK[2] = CELL_MUI[1].IMUX_LOGICIN[14];
				input P0RTSTWRMASK[3] = CELL_MUI[1].IMUX_LOGICIN[37];
				input P1RDCLK = ^CELL_MUI[5].IMUX_CLK[1] @!MAIN_MUI[5][25][7];
				input P1RDEN = ^CELL_MUI[5].IMUX_LOGICIN[7] @!MAIN_MUI[5][25][6];
				input P1RTSTENB = CELL_MUI[4].IMUX_LOGICIN[9];
				input P1RTSTPINENB = CELL_MUI[4].IMUX_LOGICIN[59];
				input P1RTSTMODEB[0] = CELL_MUI[4].IMUX_LOGICIN[32];
				input P1RTSTMODEB[1] = CELL_MUI[4].IMUX_LOGICIN[29];
				input P1RTSTMODEB[2] = CELL_MUI[4].IMUX_LOGICIN[1];
				input P1RTSTMODEB[3] = CELL_MUI[4].IMUX_LOGICIN[19];
				input P1RTSTWRDATA[0] = CELL_MUI[4].IMUX_LOGICIN[15];
				input P1RTSTWRDATA[1] = CELL_MUI[4].IMUX_LOGICIN[42];
				input P1RTSTWRDATA[2] = CELL_MUI[4].IMUX_LOGICIN[7];
				input P1RTSTWRDATA[3] = CELL_MUI[4].IMUX_LOGICIN[12];
				input P1RTSTWRDATA[4] = CELL_MUI[4].IMUX_LOGICIN[62];
				input P1RTSTWRDATA[5] = CELL_MUI[4].IMUX_LOGICIN[20];
				input P1RTSTWRDATA[6] = CELL_MUI[4].IMUX_LOGICIN[38];
				input P1RTSTWRDATA[7] = CELL_MUI[4].IMUX_LOGICIN[17];
				input P1RTSTWRDATA[8] = CELL_MUI[4].IMUX_LOGICIN[23];
				input P1RTSTWRDATA[9] = CELL_MUI[4].IMUX_LOGICIN[48];
				input P1RTSTWRDATA[10] = CELL_MUI[4].IMUX_LOGICIN[25];
				input P1RTSTWRDATA[11] = CELL_MUI[4].IMUX_LOGICIN[57];
				input P1RTSTWRDATA[12] = CELL_MUI[4].IMUX_LOGICIN[44];
				input P1RTSTWRDATA[13] = CELL_MUI[4].IMUX_LOGICIN[4];
				input P1RTSTWRDATA[14] = CELL_MUI[4].IMUX_LOGICIN[55];
				input P1RTSTWRDATA[15] = CELL_MUI[4].IMUX_LOGICIN[26];
				input P1RTSTWRDATA[16] = CELL_MUI[4].IMUX_LOGICIN[30];
				input P1RTSTWRDATA[17] = CELL_MUI[4].IMUX_LOGICIN[10];
				input P1RTSTWRDATA[18] = CELL_MUI[5].IMUX_LOGICIN[57];
				input P1RTSTWRDATA[19] = CELL_MUI[5].IMUX_LOGICIN[44];
				input P1RTSTWRDATA[20] = CELL_MUI[5].IMUX_LOGICIN[4];
				input P1RTSTWRDATA[21] = CELL_MUI[5].IMUX_LOGICIN[55];
				input P1RTSTWRDATA[22] = CELL_MUI[5].IMUX_LOGICIN[26];
				input P1RTSTWRDATA[23] = CELL_MUI[5].IMUX_LOGICIN[30];
				input P1RTSTWRDATA[24] = CELL_MUI[5].IMUX_LOGICIN[41];
				input P1RTSTWRDATA[25] = CELL_MUI[5].IMUX_LOGICIN[10];
				input P1RTSTWRDATA[26] = CELL_MUI[5].IMUX_LOGICIN[3];
				input P1RTSTWRDATA[27] = CELL_MUI[5].IMUX_LOGICIN[1];
				input P1RTSTWRDATA[28] = CELL_MUI[5].IMUX_LOGICIN[19];
				input P1RTSTWRDATA[29] = CELL_MUI[5].IMUX_LOGICIN[27];
				input P1RTSTWRDATA[30] = CELL_MUI[5].IMUX_LOGICIN[29];
				input P1RTSTWRDATA[31] = CELL_MUI[5].IMUX_LOGICIN[32];
				input P1RTSTWRMASK[0] = CELL_MUI[5].IMUX_LOGICIN[52];
				input P1RTSTWRMASK[1] = CELL_MUI[5].IMUX_LOGICIN[2];
				input P1RTSTWRMASK[2] = CELL_MUI[5].IMUX_LOGICIN[14];
				input P1RTSTWRMASK[3] = CELL_MUI[5].IMUX_LOGICIN[37];
				input P0WRCLK = ^CELL_MUI[3].IMUX_CLK[1] @!MAIN_MUI[3][25][7];
				input P0WREN = ^CELL_MUI[3].IMUX_LOGICIN[7] @!MAIN_MUI[3][25][6];
				input P0WRDATA[0] = CELL_MUI[2].IMUX_LOGICIN[15];
				input P0WRDATA[1] = CELL_MUI[2].IMUX_LOGICIN[42];
				input P0WRDATA[2] = CELL_MUI[2].IMUX_LOGICIN[7];
				input P0WRDATA[3] = CELL_MUI[2].IMUX_LOGICIN[12];
				input P0WRDATA[4] = CELL_MUI[2].IMUX_LOGICIN[62];
				input P0WRDATA[5] = CELL_MUI[2].IMUX_LOGICIN[20];
				input P0WRDATA[6] = CELL_MUI[2].IMUX_LOGICIN[38];
				input P0WRDATA[7] = CELL_MUI[2].IMUX_LOGICIN[17];
				input P0WRDATA[8] = CELL_MUI[2].IMUX_LOGICIN[23];
				input P0WRDATA[9] = CELL_MUI[2].IMUX_LOGICIN[48];
				input P0WRDATA[10] = CELL_MUI[2].IMUX_LOGICIN[25];
				input P0WRDATA[11] = CELL_MUI[2].IMUX_LOGICIN[57];
				input P0WRDATA[12] = CELL_MUI[2].IMUX_LOGICIN[44];
				input P0WRDATA[13] = CELL_MUI[2].IMUX_LOGICIN[4];
				input P0WRDATA[14] = CELL_MUI[2].IMUX_LOGICIN[55];
				input P0WRDATA[15] = CELL_MUI[2].IMUX_LOGICIN[26];
				input P0WRDATA[16] = CELL_MUI[2].IMUX_LOGICIN[30];
				input P0WRDATA[17] = CELL_MUI[2].IMUX_LOGICIN[10];
				input P0WRDATA[18] = CELL_MUI[3].IMUX_LOGICIN[57];
				input P0WRDATA[19] = CELL_MUI[3].IMUX_LOGICIN[44];
				input P0WRDATA[20] = CELL_MUI[3].IMUX_LOGICIN[4];
				input P0WRDATA[21] = CELL_MUI[3].IMUX_LOGICIN[55];
				input P0WRDATA[22] = CELL_MUI[3].IMUX_LOGICIN[26];
				input P0WRDATA[23] = CELL_MUI[3].IMUX_LOGICIN[30];
				input P0WRDATA[24] = CELL_MUI[3].IMUX_LOGICIN[41];
				input P0WRDATA[25] = CELL_MUI[3].IMUX_LOGICIN[10];
				input P0WRDATA[26] = CELL_MUI[3].IMUX_LOGICIN[3];
				input P0WRDATA[27] = CELL_MUI[3].IMUX_LOGICIN[1];
				input P0WRDATA[28] = CELL_MUI[3].IMUX_LOGICIN[19];
				input P0WRDATA[29] = CELL_MUI[3].IMUX_LOGICIN[27];
				input P0WRDATA[30] = CELL_MUI[3].IMUX_LOGICIN[29];
				input P0WRDATA[31] = CELL_MUI[3].IMUX_LOGICIN[32];
				input P0RWRMASK[0] = CELL_MUI[3].IMUX_LOGICIN[52];
				input P0RWRMASK[1] = CELL_MUI[3].IMUX_LOGICIN[2];
				input P0RWRMASK[2] = CELL_MUI[3].IMUX_LOGICIN[14];
				input P0RWRMASK[3] = CELL_MUI[3].IMUX_LOGICIN[37];
				input P0WTSTENB = CELL_MUI[2].IMUX_LOGICIN[9];
				input P0WTSTPINENB = CELL_MUI[2].IMUX_LOGICIN[59];
				input P0WTSTMODEB[0] = CELL_MUI[2].IMUX_LOGICIN[32];
				input P0WTSTMODEB[1] = CELL_MUI[2].IMUX_LOGICIN[29];
				input P0WTSTMODEB[2] = CELL_MUI[2].IMUX_LOGICIN[1];
				input P0WTSTMODEB[3] = CELL_MUI[2].IMUX_LOGICIN[19];
				input P1WRCLK = ^CELL_MUI[7].IMUX_CLK[1] @!MAIN_MUI[7][25][7];
				input P1WREN = ^CELL_MUI[7].IMUX_LOGICIN[7] @!MAIN_MUI[7][25][6];
				input P1WRDATA[0] = CELL_MUI[6].IMUX_LOGICIN[15];
				input P1WRDATA[1] = CELL_MUI[6].IMUX_LOGICIN[42];
				input P1WRDATA[2] = CELL_MUI[6].IMUX_LOGICIN[7];
				input P1WRDATA[3] = CELL_MUI[6].IMUX_LOGICIN[12];
				input P1WRDATA[4] = CELL_MUI[6].IMUX_LOGICIN[62];
				input P1WRDATA[5] = CELL_MUI[6].IMUX_LOGICIN[20];
				input P1WRDATA[6] = CELL_MUI[6].IMUX_LOGICIN[38];
				input P1WRDATA[7] = CELL_MUI[6].IMUX_LOGICIN[17];
				input P1WRDATA[8] = CELL_MUI[6].IMUX_LOGICIN[23];
				input P1WRDATA[9] = CELL_MUI[6].IMUX_LOGICIN[48];
				input P1WRDATA[10] = CELL_MUI[6].IMUX_LOGICIN[25];
				input P1WRDATA[11] = CELL_MUI[6].IMUX_LOGICIN[57];
				input P1WRDATA[12] = CELL_MUI[6].IMUX_LOGICIN[44];
				input P1WRDATA[13] = CELL_MUI[6].IMUX_LOGICIN[4];
				input P1WRDATA[14] = CELL_MUI[6].IMUX_LOGICIN[55];
				input P1WRDATA[15] = CELL_MUI[6].IMUX_LOGICIN[26];
				input P1WRDATA[16] = CELL_MUI[6].IMUX_LOGICIN[30];
				input P1WRDATA[17] = CELL_MUI[6].IMUX_LOGICIN[10];
				input P1WRDATA[18] = CELL_MUI[7].IMUX_LOGICIN[57];
				input P1WRDATA[19] = CELL_MUI[7].IMUX_LOGICIN[44];
				input P1WRDATA[20] = CELL_MUI[7].IMUX_LOGICIN[4];
				input P1WRDATA[21] = CELL_MUI[7].IMUX_LOGICIN[55];
				input P1WRDATA[22] = CELL_MUI[7].IMUX_LOGICIN[26];
				input P1WRDATA[23] = CELL_MUI[7].IMUX_LOGICIN[30];
				input P1WRDATA[24] = CELL_MUI[7].IMUX_LOGICIN[41];
				input P1WRDATA[25] = CELL_MUI[7].IMUX_LOGICIN[10];
				input P1WRDATA[26] = CELL_MUI[7].IMUX_LOGICIN[3];
				input P1WRDATA[27] = CELL_MUI[7].IMUX_LOGICIN[1];
				input P1WRDATA[28] = CELL_MUI[7].IMUX_LOGICIN[19];
				input P1WRDATA[29] = CELL_MUI[7].IMUX_LOGICIN[27];
				input P1WRDATA[30] = CELL_MUI[7].IMUX_LOGICIN[29];
				input P1WRDATA[31] = CELL_MUI[7].IMUX_LOGICIN[32];
				input P1RWRMASK[0] = CELL_MUI[7].IMUX_LOGICIN[52];
				input P1RWRMASK[1] = CELL_MUI[7].IMUX_LOGICIN[2];
				input P1RWRMASK[2] = CELL_MUI[7].IMUX_LOGICIN[14];
				input P1RWRMASK[3] = CELL_MUI[7].IMUX_LOGICIN[37];
				input P1WTSTENB = CELL_MUI[6].IMUX_LOGICIN[9];
				input P1WTSTPINENB = CELL_MUI[6].IMUX_LOGICIN[59];
				input P1WTSTMODEB[0] = CELL_MUI[6].IMUX_LOGICIN[32];
				input P1WTSTMODEB[1] = CELL_MUI[6].IMUX_LOGICIN[29];
				input P1WTSTMODEB[2] = CELL_MUI[6].IMUX_LOGICIN[1];
				input P1WTSTMODEB[3] = CELL_MUI[6].IMUX_LOGICIN[19];
				input P2CLK = ^CELL_MUI[9].IMUX_CLK[1] @!MAIN_MUI[9][25][7];
				input P2EN = ^CELL_MUI[9].IMUX_LOGICIN[7] @!MAIN_MUI[9][25][6];
				input P2WRDATA[0] = CELL_MUI[8].IMUX_LOGICIN[15];
				input P2WRDATA[1] = CELL_MUI[8].IMUX_LOGICIN[42];
				input P2WRDATA[2] = CELL_MUI[8].IMUX_LOGICIN[7];
				input P2WRDATA[3] = CELL_MUI[8].IMUX_LOGICIN[12];
				input P2WRDATA[4] = CELL_MUI[8].IMUX_LOGICIN[62];
				input P2WRDATA[5] = CELL_MUI[8].IMUX_LOGICIN[20];
				input P2WRDATA[6] = CELL_MUI[8].IMUX_LOGICIN[38];
				input P2WRDATA[7] = CELL_MUI[8].IMUX_LOGICIN[17];
				input P2WRDATA[8] = CELL_MUI[8].IMUX_LOGICIN[23];
				input P2WRDATA[9] = CELL_MUI[8].IMUX_LOGICIN[48];
				input P2WRDATA[10] = CELL_MUI[8].IMUX_LOGICIN[25];
				input P2WRDATA[11] = CELL_MUI[8].IMUX_LOGICIN[57];
				input P2WRDATA[12] = CELL_MUI[8].IMUX_LOGICIN[44];
				input P2WRDATA[13] = CELL_MUI[8].IMUX_LOGICIN[4];
				input P2WRDATA[14] = CELL_MUI[8].IMUX_LOGICIN[55];
				input P2WRDATA[15] = CELL_MUI[8].IMUX_LOGICIN[26];
				input P2WRDATA[16] = CELL_MUI[8].IMUX_LOGICIN[30];
				input P2WRDATA[17] = CELL_MUI[8].IMUX_LOGICIN[10];
				input P2WRDATA[18] = CELL_MUI[9].IMUX_LOGICIN[57];
				input P2WRDATA[19] = CELL_MUI[9].IMUX_LOGICIN[44];
				input P2WRDATA[20] = CELL_MUI[9].IMUX_LOGICIN[4];
				input P2WRDATA[21] = CELL_MUI[9].IMUX_LOGICIN[55];
				input P2WRDATA[22] = CELL_MUI[9].IMUX_LOGICIN[26];
				input P2WRDATA[23] = CELL_MUI[9].IMUX_LOGICIN[30];
				input P2WRDATA[24] = CELL_MUI[9].IMUX_LOGICIN[41];
				input P2WRDATA[25] = CELL_MUI[9].IMUX_LOGICIN[10];
				input P2WRDATA[26] = CELL_MUI[9].IMUX_LOGICIN[3];
				input P2WRDATA[27] = CELL_MUI[9].IMUX_LOGICIN[1];
				input P2WRDATA[28] = CELL_MUI[9].IMUX_LOGICIN[19];
				input P2WRDATA[29] = CELL_MUI[9].IMUX_LOGICIN[27];
				input P2WRDATA[30] = CELL_MUI[9].IMUX_LOGICIN[29];
				input P2WRDATA[31] = CELL_MUI[9].IMUX_LOGICIN[32];
				input P2WRMASK[0] = CELL_MUI[9].IMUX_LOGICIN[52];
				input P2WRMASK[1] = CELL_MUI[9].IMUX_LOGICIN[2];
				input P2WRMASK[2] = CELL_MUI[9].IMUX_LOGICIN[14];
				input P2WRMASK[3] = CELL_MUI[9].IMUX_LOGICIN[37];
				input P2TSTENB = CELL_MUI[8].IMUX_LOGICIN[9];
				input P2TSTPINENB = CELL_MUI[8].IMUX_LOGICIN[59];
				input P2TSTMODEB[0] = CELL_MUI[8].IMUX_LOGICIN[32];
				input P2TSTMODEB[1] = CELL_MUI[8].IMUX_LOGICIN[29];
				input P2TSTMODEB[2] = CELL_MUI[8].IMUX_LOGICIN[1];
				input P2TSTMODEB[3] = CELL_MUI[8].IMUX_LOGICIN[19];
				input P3CLK = ^CELL_MUI[11].IMUX_CLK[1] @!MAIN_MUI[11][25][7];
				input P3EN = ^CELL_MUI[11].IMUX_LOGICIN[7] @!MAIN_MUI[11][25][6];
				input P3WRDATA[0] = CELL_MUI[10].IMUX_LOGICIN[15];
				input P3WRDATA[1] = CELL_MUI[10].IMUX_LOGICIN[42];
				input P3WRDATA[2] = CELL_MUI[10].IMUX_LOGICIN[7];
				input P3WRDATA[3] = CELL_MUI[10].IMUX_LOGICIN[12];
				input P3WRDATA[4] = CELL_MUI[10].IMUX_LOGICIN[62];
				input P3WRDATA[5] = CELL_MUI[10].IMUX_LOGICIN[20];
				input P3WRDATA[6] = CELL_MUI[10].IMUX_LOGICIN[38];
				input P3WRDATA[7] = CELL_MUI[10].IMUX_LOGICIN[17];
				input P3WRDATA[8] = CELL_MUI[10].IMUX_LOGICIN[23];
				input P3WRDATA[9] = CELL_MUI[10].IMUX_LOGICIN[48];
				input P3WRDATA[10] = CELL_MUI[10].IMUX_LOGICIN[25];
				input P3WRDATA[11] = CELL_MUI[10].IMUX_LOGICIN[57];
				input P3WRDATA[12] = CELL_MUI[10].IMUX_LOGICIN[44];
				input P3WRDATA[13] = CELL_MUI[10].IMUX_LOGICIN[4];
				input P3WRDATA[14] = CELL_MUI[10].IMUX_LOGICIN[55];
				input P3WRDATA[15] = CELL_MUI[10].IMUX_LOGICIN[26];
				input P3WRDATA[16] = CELL_MUI[10].IMUX_LOGICIN[30];
				input P3WRDATA[17] = CELL_MUI[10].IMUX_LOGICIN[10];
				input P3WRDATA[18] = CELL_MUI[11].IMUX_LOGICIN[57];
				input P3WRDATA[19] = CELL_MUI[11].IMUX_LOGICIN[44];
				input P3WRDATA[20] = CELL_MUI[11].IMUX_LOGICIN[4];
				input P3WRDATA[21] = CELL_MUI[11].IMUX_LOGICIN[55];
				input P3WRDATA[22] = CELL_MUI[11].IMUX_LOGICIN[26];
				input P3WRDATA[23] = CELL_MUI[11].IMUX_LOGICIN[30];
				input P3WRDATA[24] = CELL_MUI[11].IMUX_LOGICIN[41];
				input P3WRDATA[25] = CELL_MUI[11].IMUX_LOGICIN[10];
				input P3WRDATA[26] = CELL_MUI[11].IMUX_LOGICIN[3];
				input P3WRDATA[27] = CELL_MUI[11].IMUX_LOGICIN[1];
				input P3WRDATA[28] = CELL_MUI[11].IMUX_LOGICIN[19];
				input P3WRDATA[29] = CELL_MUI[11].IMUX_LOGICIN[27];
				input P3WRDATA[30] = CELL_MUI[11].IMUX_LOGICIN[29];
				input P3WRDATA[31] = CELL_MUI[11].IMUX_LOGICIN[32];
				input P3WRMASK[0] = CELL_MUI[11].IMUX_LOGICIN[52];
				input P3WRMASK[1] = CELL_MUI[11].IMUX_LOGICIN[2];
				input P3WRMASK[2] = CELL_MUI[11].IMUX_LOGICIN[14];
				input P3WRMASK[3] = CELL_MUI[11].IMUX_LOGICIN[37];
				input P3TSTENB = CELL_MUI[10].IMUX_LOGICIN[9];
				input P3TSTPINENB = CELL_MUI[10].IMUX_LOGICIN[59];
				input P3TSTMODEB[0] = CELL_MUI[10].IMUX_LOGICIN[32];
				input P3TSTMODEB[1] = CELL_MUI[10].IMUX_LOGICIN[29];
				input P3TSTMODEB[2] = CELL_MUI[10].IMUX_LOGICIN[1];
				input P3TSTMODEB[3] = CELL_MUI[10].IMUX_LOGICIN[19];
				input P4CLK = ^CELL_MUI[13].IMUX_CLK[1] @!MAIN_MUI[13][25][7];
				input P4EN = ^CELL_MUI[13].IMUX_LOGICIN[7] @!MAIN_MUI[13][25][6];
				input P4WRDATA[0] = CELL_MUI[12].IMUX_LOGICIN[15];
				input P4WRDATA[1] = CELL_MUI[12].IMUX_LOGICIN[42];
				input P4WRDATA[2] = CELL_MUI[12].IMUX_LOGICIN[7];
				input P4WRDATA[3] = CELL_MUI[12].IMUX_LOGICIN[12];
				input P4WRDATA[4] = CELL_MUI[12].IMUX_LOGICIN[62];
				input P4WRDATA[5] = CELL_MUI[12].IMUX_LOGICIN[20];
				input P4WRDATA[6] = CELL_MUI[12].IMUX_LOGICIN[38];
				input P4WRDATA[7] = CELL_MUI[12].IMUX_LOGICIN[17];
				input P4WRDATA[8] = CELL_MUI[12].IMUX_LOGICIN[23];
				input P4WRDATA[9] = CELL_MUI[12].IMUX_LOGICIN[48];
				input P4WRDATA[10] = CELL_MUI[12].IMUX_LOGICIN[25];
				input P4WRDATA[11] = CELL_MUI[12].IMUX_LOGICIN[57];
				input P4WRDATA[12] = CELL_MUI[12].IMUX_LOGICIN[44];
				input P4WRDATA[13] = CELL_MUI[12].IMUX_LOGICIN[4];
				input P4WRDATA[14] = CELL_MUI[12].IMUX_LOGICIN[55];
				input P4WRDATA[15] = CELL_MUI[12].IMUX_LOGICIN[26];
				input P4WRDATA[16] = CELL_MUI[12].IMUX_LOGICIN[30];
				input P4WRDATA[17] = CELL_MUI[12].IMUX_LOGICIN[10];
				input P4WRDATA[18] = CELL_MUI[13].IMUX_LOGICIN[57];
				input P4WRDATA[19] = CELL_MUI[13].IMUX_LOGICIN[44];
				input P4WRDATA[20] = CELL_MUI[13].IMUX_LOGICIN[4];
				input P4WRDATA[21] = CELL_MUI[13].IMUX_LOGICIN[55];
				input P4WRDATA[22] = CELL_MUI[13].IMUX_LOGICIN[26];
				input P4WRDATA[23] = CELL_MUI[13].IMUX_LOGICIN[30];
				input P4WRDATA[24] = CELL_MUI[13].IMUX_LOGICIN[41];
				input P4WRDATA[25] = CELL_MUI[13].IMUX_LOGICIN[10];
				input P4WRDATA[26] = CELL_MUI[13].IMUX_LOGICIN[3];
				input P4WRDATA[27] = CELL_MUI[13].IMUX_LOGICIN[1];
				input P4WRDATA[28] = CELL_MUI[13].IMUX_LOGICIN[19];
				input P4WRDATA[29] = CELL_MUI[13].IMUX_LOGICIN[27];
				input P4WRDATA[30] = CELL_MUI[13].IMUX_LOGICIN[29];
				input P4WRDATA[31] = CELL_MUI[13].IMUX_LOGICIN[32];
				input P4WRMASK[0] = CELL_MUI[13].IMUX_LOGICIN[52];
				input P4WRMASK[1] = CELL_MUI[13].IMUX_LOGICIN[2];
				input P4WRMASK[2] = CELL_MUI[13].IMUX_LOGICIN[14];
				input P4WRMASK[3] = CELL_MUI[13].IMUX_LOGICIN[37];
				input P4TSTENB = CELL_MUI[12].IMUX_LOGICIN[9];
				input P4TSTPINENB = CELL_MUI[12].IMUX_LOGICIN[59];
				input P4TSTMODEB[0] = CELL_MUI[12].IMUX_LOGICIN[32];
				input P4TSTMODEB[1] = CELL_MUI[12].IMUX_LOGICIN[29];
				input P4TSTMODEB[2] = CELL_MUI[12].IMUX_LOGICIN[1];
				input P4TSTMODEB[3] = CELL_MUI[12].IMUX_LOGICIN[19];
				input P5CLK = ^CELL_MUI[15].IMUX_CLK[1] @!MAIN_MUI[15][25][7];
				input P5EN = ^CELL_MUI[15].IMUX_LOGICIN[7] @!MAIN_MUI[15][25][6];
				input P5WRDATA[0] = CELL_MUI[14].IMUX_LOGICIN[15];
				input P5WRDATA[1] = CELL_MUI[14].IMUX_LOGICIN[42];
				input P5WRDATA[2] = CELL_MUI[14].IMUX_LOGICIN[7];
				input P5WRDATA[3] = CELL_MUI[14].IMUX_LOGICIN[12];
				input P5WRDATA[4] = CELL_MUI[14].IMUX_LOGICIN[62];
				input P5WRDATA[5] = CELL_MUI[14].IMUX_LOGICIN[20];
				input P5WRDATA[6] = CELL_MUI[14].IMUX_LOGICIN[38];
				input P5WRDATA[7] = CELL_MUI[14].IMUX_LOGICIN[17];
				input P5WRDATA[8] = CELL_MUI[14].IMUX_LOGICIN[23];
				input P5WRDATA[9] = CELL_MUI[14].IMUX_LOGICIN[48];
				input P5WRDATA[10] = CELL_MUI[14].IMUX_LOGICIN[25];
				input P5WRDATA[11] = CELL_MUI[14].IMUX_LOGICIN[57];
				input P5WRDATA[12] = CELL_MUI[14].IMUX_LOGICIN[44];
				input P5WRDATA[13] = CELL_MUI[14].IMUX_LOGICIN[4];
				input P5WRDATA[14] = CELL_MUI[14].IMUX_LOGICIN[55];
				input P5WRDATA[15] = CELL_MUI[14].IMUX_LOGICIN[26];
				input P5WRDATA[16] = CELL_MUI[14].IMUX_LOGICIN[30];
				input P5WRDATA[17] = CELL_MUI[14].IMUX_LOGICIN[10];
				input P5WRDATA[18] = CELL_MUI[15].IMUX_LOGICIN[57];
				input P5WRDATA[19] = CELL_MUI[15].IMUX_LOGICIN[44];
				input P5WRDATA[20] = CELL_MUI[15].IMUX_LOGICIN[4];
				input P5WRDATA[21] = CELL_MUI[15].IMUX_LOGICIN[55];
				input P5WRDATA[22] = CELL_MUI[15].IMUX_LOGICIN[26];
				input P5WRDATA[23] = CELL_MUI[15].IMUX_LOGICIN[30];
				input P5WRDATA[24] = CELL_MUI[15].IMUX_LOGICIN[41];
				input P5WRDATA[25] = CELL_MUI[15].IMUX_LOGICIN[10];
				input P5WRDATA[26] = CELL_MUI[15].IMUX_LOGICIN[3];
				input P5WRDATA[27] = CELL_MUI[15].IMUX_LOGICIN[1];
				input P5WRDATA[28] = CELL_MUI[15].IMUX_LOGICIN[19];
				input P5WRDATA[29] = CELL_MUI[15].IMUX_LOGICIN[27];
				input P5WRDATA[30] = CELL_MUI[15].IMUX_LOGICIN[29];
				input P5WRDATA[31] = CELL_MUI[15].IMUX_LOGICIN[32];
				input P5WRMASK[0] = CELL_MUI[15].IMUX_LOGICIN[52];
				input P5WRMASK[1] = CELL_MUI[15].IMUX_LOGICIN[2];
				input P5WRMASK[2] = CELL_MUI[15].IMUX_LOGICIN[14];
				input P5WRMASK[3] = CELL_MUI[15].IMUX_LOGICIN[37];
				input P5TSTENB = CELL_MUI[14].IMUX_LOGICIN[9];
				input P5TSTPINENB = CELL_MUI[14].IMUX_LOGICIN[59];
				input P5TSTMODEB[0] = CELL_MUI[14].IMUX_LOGICIN[32];
				input P5TSTMODEB[1] = CELL_MUI[14].IMUX_LOGICIN[29];
				input P5TSTMODEB[2] = CELL_MUI[14].IMUX_LOGICIN[1];
				input P5TSTMODEB[3] = CELL_MUI[14].IMUX_LOGICIN[19];
				input SYSRST = CELL[11].IMUX_SR[0];
				input PLLLOCK = CELL[11].IMUX_LOGICIN[24];
				input RECAL = CELL[8].IMUX_LOGICIN[14];
				input SELFREFRESHENTER = CELL[8].IMUX_LOGICIN[37];
				input TSTCMDTESTENB = CELL[6].IMUX_LOGICIN[3];
				input TSTINB[0] = CELL[4].IMUX_LOGICIN[48];
				input TSTINB[1] = CELL[4].IMUX_LOGICIN[58];
				input TSTINB[2] = CELL[4].IMUX_LOGICIN[19];
				input TSTINB[3] = CELL[4].IMUX_LOGICIN[41];
				input TSTINB[4] = CELL[4].IMUX_LOGICIN[52];
				input TSTINB[5] = CELL[4].IMUX_LOGICIN[9];
				input TSTINB[6] = CELL[4].IMUX_LOGICIN[39];
				input TSTINB[7] = CELL[4].IMUX_LOGICIN[8];
				input TSTINB[8] = CELL[3].IMUX_LOGICIN[48];
				input TSTINB[9] = CELL[3].IMUX_LOGICIN[58];
				input TSTINB[10] = CELL[3].IMUX_LOGICIN[19];
				input TSTINB[11] = CELL[3].IMUX_LOGICIN[41];
				input TSTINB[12] = CELL[3].IMUX_LOGICIN[52];
				input TSTINB[13] = CELL[3].IMUX_LOGICIN[9];
				input TSTINB[14] = CELL[3].IMUX_LOGICIN[39];
				input TSTINB[15] = CELL[3].IMUX_LOGICIN[8];
				input TSTSCANCLK = CELL[0].IMUX_LOGICIN[10];
				input TSTSCANENB = CELL[0].IMUX_LOGICIN[3];
				input TSTSCANIN = CELL[0].IMUX_LOGICIN[14];
				input TSTSCANMODE = CELL[0].IMUX_LOGICIN[37];
				input TSTSCANRST = CELL[0].IMUX_LOGICIN[59];
				input TSTSCANSET = CELL[0].IMUX_LOGICIN[9];
				input TSTSEL[0] = CELL[6].IMUX_LOGICIN[10];
				input TSTSEL[1] = CELL[6].IMUX_LOGICIN[58];
				input TSTSEL[2] = CELL[6].IMUX_LOGICIN[19];
				input TSTSEL[3] = CELL[6].IMUX_LOGICIN[32];
				input TSTSEL[4] = CELL[6].IMUX_LOGICIN[9];
				input TSTSEL[5] = CELL[6].IMUX_LOGICIN[2];
				input TSTSEL[6] = CELL[6].IMUX_LOGICIN[14];
				input TSTSEL[7] = CELL[6].IMUX_LOGICIN[31];
				input UIADD = CELL[10].IMUX_LOGICIN[3];
				input UIADDR[0] = CELL[10].IMUX_LOGICIN[1];
				input UIADDR[1] = CELL[10].IMUX_LOGICIN[19];
				input UIADDR[2] = CELL[10].IMUX_LOGICIN[27];
				input UIADDR[3] = CELL[10].IMUX_LOGICIN[29];
				input UIADDR[4] = CELL[10].IMUX_LOGICIN[59];
				input UIBROADCAST = CELL[10].IMUX_LOGICIN[14];
				input UICLK = CELL[10].IMUX_CLK[0];
				input UICMD = CELL[8].IMUX_LOGICIN[27];
				input UICMDEN = CELL[8].IMUX_LOGICIN[9];
				input UICMDIN = CELL[8].IMUX_LOGICIN[52];
				input UICS = CELL[10].IMUX_LOGICIN[10];
				input UIDONECAL = CELL[8].IMUX_LOGICIN[2];
				input UIDQCOUNT[0] = CELL[8].IMUX_LOGICIN[10];
				input UIDQCOUNT[1] = CELL[8].IMUX_LOGICIN[3];
				input UIDQCOUNT[2] = CELL[8].IMUX_LOGICIN[1];
				input UIDQCOUNT[3] = CELL[8].IMUX_LOGICIN[19];
				input UIDQLOWERDEC = CELL[2].IMUX_LOGICIN[41];
				input UIDQLOWERINC = CELL[8].IMUX_LOGICIN[31];
				input UIDQUPPERDEC = CELL[2].IMUX_LOGICIN[27];
				input UIDQUPPERINC = CELL[2].IMUX_LOGICIN[3];
				input UIDRPUPDATE = CELL[10].IMUX_LOGICIN[37];
				input UILDQSDEC = CELL[8].IMUX_LOGICIN[29];
				input UILDQSINC = CELL[8].IMUX_LOGICIN[59];
				input UIREAD = CELL[10].IMUX_LOGICIN[2];
				input UISDI = CELL[10].IMUX_LOGICIN[9];
				input UIUDQSDEC = CELL[2].IMUX_LOGICIN[14];
				input UIUDQSINC = CELL[2].IMUX_LOGICIN[32];
				output P0CMDEMPTY = CELL[11].OUT_BEL[6];
				output P0CMDFULL = CELL[11].OUT_BEL[3];
				output P1CMDEMPTY = CELL[9].OUT_BEL[6];
				output P1CMDFULL = CELL[9].OUT_BEL[3];
				output P2CMDEMPTY = CELL[7].OUT_BEL[6];
				output P2CMDFULL = CELL[7].OUT_BEL[3];
				output P3CMDEMPTY = CELL[5].OUT_BEL[6];
				output P3CMDFULL = CELL[5].OUT_BEL[3];
				output P4CMDEMPTY = CELL[3].OUT_BEL[6];
				output P4CMDFULL = CELL[3].OUT_BEL[3];
				output P5CMDEMPTY = CELL[1].OUT_BEL[6];
				output P5CMDFULL = CELL[1].OUT_BEL[3];
				output P0RDCOUNT[0] = CELL_MUI[1].OUT_BEL[12];
				output P0RDCOUNT[1] = CELL_MUI[1].OUT_BEL[19];
				output P0RDCOUNT[2] = CELL_MUI[1].OUT_BEL[14];
				output P0RDCOUNT[3] = CELL_MUI[1].OUT_BEL[2];
				output P0RDCOUNT[4] = CELL_MUI[0].OUT_BEL[9];
				output P0RDCOUNT[5] = CELL_MUI[0].OUT_BEL[11];
				output P0RDCOUNT[6] = CELL_MUI[0].OUT_BEL[23];
				output P0RDDATA[0] = CELL_MUI[0].OUT_BEL[2];
				output P0RDDATA[1] = CELL_MUI[0].OUT_BEL[14];
				output P0RDDATA[2] = CELL_MUI[0].OUT_BEL[19];
				output P0RDDATA[3] = CELL_MUI[0].OUT_BEL[7];
				output P0RDDATA[4] = CELL_MUI[0].OUT_BEL[12];
				output P0RDDATA[5] = CELL_MUI[0].OUT_BEL[0];
				output P0RDDATA[6] = CELL_MUI[0].OUT_BEL[5];
				output P0RDDATA[7] = CELL_MUI[0].OUT_BEL[10];
				output P0RDDATA[8] = CELL_MUI[0].OUT_BEL[17];
				output P0RDDATA[9] = CELL_MUI[0].OUT_BEL[22];
				output P0RDDATA[10] = CELL_MUI[0].OUT_BEL[15];
				output P0RDDATA[11] = CELL_MUI[0].OUT_BEL[3];
				output P0RDDATA[12] = CELL_MUI[0].OUT_BEL[8];
				output P0RDDATA[13] = CELL_MUI[0].OUT_BEL[1];
				output P0RDDATA[14] = CELL_MUI[0].OUT_BEL[18];
				output P0RDDATA[15] = CELL_MUI[0].OUT_BEL[20];
				output P0RDDATA[16] = CELL_MUI[0].OUT_BEL[13];
				output P0RDDATA[17] = CELL_MUI[0].OUT_BEL[6];
				output P0RDDATA[18] = CELL_MUI[1].OUT_BEL[10];
				output P0RDDATA[19] = CELL_MUI[1].OUT_BEL[17];
				output P0RDDATA[20] = CELL_MUI[1].OUT_BEL[22];
				output P0RDDATA[21] = CELL_MUI[1].OUT_BEL[15];
				output P0RDDATA[22] = CELL_MUI[1].OUT_BEL[3];
				output P0RDDATA[23] = CELL_MUI[1].OUT_BEL[8];
				output P0RDDATA[24] = CELL_MUI[1].OUT_BEL[1];
				output P0RDDATA[25] = CELL_MUI[1].OUT_BEL[18];
				output P0RDDATA[26] = CELL_MUI[1].OUT_BEL[20];
				output P0RDDATA[27] = CELL_MUI[1].OUT_BEL[13];
				output P0RDDATA[28] = CELL_MUI[1].OUT_BEL[6];
				output P0RDDATA[29] = CELL_MUI[1].OUT_BEL[4];
				output P0RDDATA[30] = CELL_MUI[1].OUT_BEL[16];
				output P0RDDATA[31] = CELL_MUI[1].OUT_BEL[21];
				output P0RDEMPTY = CELL_MUI[1].OUT_BEL[0];
				output P0RDFULL = CELL_MUI[0].OUT_BEL[4];
				output P0RDOVERFLOW = CELL_MUI[0].OUT_BEL[16];
				output P0RDERROR = CELL_MUI[1].OUT_BEL[7];
				output P0RTSTUNDERRUN = CELL_MUI[1].OUT_BEL[5];
				output P1RDCOUNT[0] = CELL_MUI[5].OUT_BEL[12];
				output P1RDCOUNT[1] = CELL_MUI[5].OUT_BEL[19];
				output P1RDCOUNT[2] = CELL_MUI[5].OUT_BEL[14];
				output P1RDCOUNT[3] = CELL_MUI[5].OUT_BEL[2];
				output P1RDCOUNT[4] = CELL_MUI[4].OUT_BEL[9];
				output P1RDCOUNT[5] = CELL_MUI[4].OUT_BEL[11];
				output P1RDCOUNT[6] = CELL_MUI[4].OUT_BEL[23];
				output P1RDDATA[0] = CELL_MUI[4].OUT_BEL[2];
				output P1RDDATA[1] = CELL_MUI[4].OUT_BEL[14];
				output P1RDDATA[2] = CELL_MUI[4].OUT_BEL[19];
				output P1RDDATA[3] = CELL_MUI[4].OUT_BEL[7];
				output P1RDDATA[4] = CELL_MUI[4].OUT_BEL[12];
				output P1RDDATA[5] = CELL_MUI[4].OUT_BEL[0];
				output P1RDDATA[6] = CELL_MUI[4].OUT_BEL[5];
				output P1RDDATA[7] = CELL_MUI[4].OUT_BEL[10];
				output P1RDDATA[8] = CELL_MUI[4].OUT_BEL[17];
				output P1RDDATA[9] = CELL_MUI[4].OUT_BEL[22];
				output P1RDDATA[10] = CELL_MUI[4].OUT_BEL[15];
				output P1RDDATA[11] = CELL_MUI[4].OUT_BEL[3];
				output P1RDDATA[12] = CELL_MUI[4].OUT_BEL[8];
				output P1RDDATA[13] = CELL_MUI[4].OUT_BEL[1];
				output P1RDDATA[14] = CELL_MUI[4].OUT_BEL[18];
				output P1RDDATA[15] = CELL_MUI[4].OUT_BEL[20];
				output P1RDDATA[16] = CELL_MUI[4].OUT_BEL[13];
				output P1RDDATA[17] = CELL_MUI[4].OUT_BEL[6];
				output P1RDDATA[18] = CELL_MUI[5].OUT_BEL[10];
				output P1RDDATA[19] = CELL_MUI[5].OUT_BEL[17];
				output P1RDDATA[20] = CELL_MUI[5].OUT_BEL[22];
				output P1RDDATA[21] = CELL_MUI[5].OUT_BEL[15];
				output P1RDDATA[22] = CELL_MUI[5].OUT_BEL[3];
				output P1RDDATA[23] = CELL_MUI[5].OUT_BEL[8];
				output P1RDDATA[24] = CELL_MUI[5].OUT_BEL[1];
				output P1RDDATA[25] = CELL_MUI[5].OUT_BEL[18];
				output P1RDDATA[26] = CELL_MUI[5].OUT_BEL[20];
				output P1RDDATA[27] = CELL_MUI[5].OUT_BEL[13];
				output P1RDDATA[28] = CELL_MUI[5].OUT_BEL[6];
				output P1RDDATA[29] = CELL_MUI[5].OUT_BEL[4];
				output P1RDDATA[30] = CELL_MUI[5].OUT_BEL[16];
				output P1RDDATA[31] = CELL_MUI[5].OUT_BEL[21];
				output P1RDEMPTY = CELL_MUI[5].OUT_BEL[0];
				output P1RDFULL = CELL_MUI[4].OUT_BEL[4];
				output P1RDOVERFLOW = CELL_MUI[4].OUT_BEL[16];
				output P1RDERROR = CELL_MUI[5].OUT_BEL[7];
				output P1RTSTUNDERRUN = CELL_MUI[5].OUT_BEL[5];
				output P0WRCOUNT[0] = CELL_MUI[3].OUT_BEL[12];
				output P0WRCOUNT[1] = CELL_MUI[3].OUT_BEL[19];
				output P0WRCOUNT[2] = CELL_MUI[3].OUT_BEL[14];
				output P0WRCOUNT[3] = CELL_MUI[3].OUT_BEL[2];
				output P0WRCOUNT[4] = CELL_MUI[2].OUT_BEL[9];
				output P0WRCOUNT[5] = CELL_MUI[2].OUT_BEL[11];
				output P0WRCOUNT[6] = CELL_MUI[2].OUT_BEL[23];
				output P0WREMPTY = CELL_MUI[3].OUT_BEL[0];
				output P0WRFULL = CELL_MUI[2].OUT_BEL[4];
				output P0WRUNDERRUN = CELL_MUI[3].OUT_BEL[5];
				output P0WRERROR = CELL_MUI[3].OUT_BEL[7];
				output P0WTSTDATA[0] = CELL_MUI[2].OUT_BEL[2];
				output P0WTSTDATA[1] = CELL_MUI[2].OUT_BEL[14];
				output P0WTSTDATA[2] = CELL_MUI[2].OUT_BEL[19];
				output P0WTSTDATA[3] = CELL_MUI[2].OUT_BEL[7];
				output P0WTSTDATA[4] = CELL_MUI[2].OUT_BEL[12];
				output P0WTSTDATA[5] = CELL_MUI[2].OUT_BEL[0];
				output P0WTSTDATA[6] = CELL_MUI[2].OUT_BEL[5];
				output P0WTSTDATA[7] = CELL_MUI[2].OUT_BEL[10];
				output P0WTSTDATA[8] = CELL_MUI[2].OUT_BEL[17];
				output P0WTSTDATA[9] = CELL_MUI[2].OUT_BEL[22];
				output P0WTSTDATA[10] = CELL_MUI[2].OUT_BEL[15];
				output P0WTSTDATA[11] = CELL_MUI[2].OUT_BEL[3];
				output P0WTSTDATA[12] = CELL_MUI[2].OUT_BEL[8];
				output P0WTSTDATA[13] = CELL_MUI[2].OUT_BEL[1];
				output P0WTSTDATA[14] = CELL_MUI[2].OUT_BEL[18];
				output P0WTSTDATA[15] = CELL_MUI[2].OUT_BEL[20];
				output P0WTSTDATA[16] = CELL_MUI[2].OUT_BEL[13];
				output P0WTSTDATA[17] = CELL_MUI[2].OUT_BEL[6];
				output P0WTSTDATA[18] = CELL_MUI[3].OUT_BEL[10];
				output P0WTSTDATA[19] = CELL_MUI[3].OUT_BEL[17];
				output P0WTSTDATA[20] = CELL_MUI[3].OUT_BEL[22];
				output P0WTSTDATA[21] = CELL_MUI[3].OUT_BEL[15];
				output P0WTSTDATA[22] = CELL_MUI[3].OUT_BEL[3];
				output P0WTSTDATA[23] = CELL_MUI[3].OUT_BEL[8];
				output P0WTSTDATA[24] = CELL_MUI[3].OUT_BEL[1];
				output P0WTSTDATA[25] = CELL_MUI[3].OUT_BEL[18];
				output P0WTSTDATA[26] = CELL_MUI[3].OUT_BEL[20];
				output P0WTSTDATA[27] = CELL_MUI[3].OUT_BEL[13];
				output P0WTSTDATA[28] = CELL_MUI[3].OUT_BEL[6];
				output P0WTSTDATA[29] = CELL_MUI[3].OUT_BEL[4];
				output P0WTSTDATA[30] = CELL_MUI[3].OUT_BEL[16];
				output P0WTSTDATA[31] = CELL_MUI[3].OUT_BEL[21];
				output P0WTSTOVERFLOW = CELL_MUI[2].OUT_BEL[16];
				output P1WRCOUNT[0] = CELL_MUI[7].OUT_BEL[12];
				output P1WRCOUNT[1] = CELL_MUI[7].OUT_BEL[19];
				output P1WRCOUNT[2] = CELL_MUI[7].OUT_BEL[14];
				output P1WRCOUNT[3] = CELL_MUI[7].OUT_BEL[2];
				output P1WRCOUNT[4] = CELL_MUI[6].OUT_BEL[9];
				output P1WRCOUNT[5] = CELL_MUI[6].OUT_BEL[11];
				output P1WRCOUNT[6] = CELL_MUI[6].OUT_BEL[23];
				output P1WREMPTY = CELL_MUI[7].OUT_BEL[0];
				output P1WRFULL = CELL_MUI[6].OUT_BEL[4];
				output P1WRUNDERRUN = CELL_MUI[7].OUT_BEL[5];
				output P1WRERROR = CELL_MUI[7].OUT_BEL[7];
				output P1WTSTDATA[0] = CELL_MUI[6].OUT_BEL[2];
				output P1WTSTDATA[1] = CELL_MUI[6].OUT_BEL[14];
				output P1WTSTDATA[2] = CELL_MUI[6].OUT_BEL[19];
				output P1WTSTDATA[3] = CELL_MUI[6].OUT_BEL[7];
				output P1WTSTDATA[4] = CELL_MUI[6].OUT_BEL[12];
				output P1WTSTDATA[5] = CELL_MUI[6].OUT_BEL[0];
				output P1WTSTDATA[6] = CELL_MUI[6].OUT_BEL[5];
				output P1WTSTDATA[7] = CELL_MUI[6].OUT_BEL[10];
				output P1WTSTDATA[8] = CELL_MUI[6].OUT_BEL[17];
				output P1WTSTDATA[9] = CELL_MUI[6].OUT_BEL[22];
				output P1WTSTDATA[10] = CELL_MUI[6].OUT_BEL[15];
				output P1WTSTDATA[11] = CELL_MUI[6].OUT_BEL[3];
				output P1WTSTDATA[12] = CELL_MUI[6].OUT_BEL[8];
				output P1WTSTDATA[13] = CELL_MUI[6].OUT_BEL[1];
				output P1WTSTDATA[14] = CELL_MUI[6].OUT_BEL[18];
				output P1WTSTDATA[15] = CELL_MUI[6].OUT_BEL[20];
				output P1WTSTDATA[16] = CELL_MUI[6].OUT_BEL[13];
				output P1WTSTDATA[17] = CELL_MUI[6].OUT_BEL[6];
				output P1WTSTDATA[18] = CELL_MUI[7].OUT_BEL[10];
				output P1WTSTDATA[19] = CELL_MUI[7].OUT_BEL[17];
				output P1WTSTDATA[20] = CELL_MUI[7].OUT_BEL[22];
				output P1WTSTDATA[21] = CELL_MUI[7].OUT_BEL[15];
				output P1WTSTDATA[22] = CELL_MUI[7].OUT_BEL[3];
				output P1WTSTDATA[23] = CELL_MUI[7].OUT_BEL[8];
				output P1WTSTDATA[24] = CELL_MUI[7].OUT_BEL[1];
				output P1WTSTDATA[25] = CELL_MUI[7].OUT_BEL[18];
				output P1WTSTDATA[26] = CELL_MUI[7].OUT_BEL[20];
				output P1WTSTDATA[27] = CELL_MUI[7].OUT_BEL[13];
				output P1WTSTDATA[28] = CELL_MUI[7].OUT_BEL[6];
				output P1WTSTDATA[29] = CELL_MUI[7].OUT_BEL[4];
				output P1WTSTDATA[30] = CELL_MUI[7].OUT_BEL[16];
				output P1WTSTDATA[31] = CELL_MUI[7].OUT_BEL[21];
				output P1WTSTOVERFLOW = CELL_MUI[6].OUT_BEL[16];
				output P2COUNT[0] = CELL_MUI[9].OUT_BEL[12];
				output P2COUNT[1] = CELL_MUI[9].OUT_BEL[19];
				output P2COUNT[2] = CELL_MUI[9].OUT_BEL[14];
				output P2COUNT[3] = CELL_MUI[9].OUT_BEL[2];
				output P2COUNT[4] = CELL_MUI[8].OUT_BEL[9];
				output P2COUNT[5] = CELL_MUI[8].OUT_BEL[11];
				output P2COUNT[6] = CELL_MUI[8].OUT_BEL[23];
				output P2RDDATA[0] = CELL_MUI[8].OUT_BEL[2];
				output P2RDDATA[1] = CELL_MUI[8].OUT_BEL[14];
				output P2RDDATA[2] = CELL_MUI[8].OUT_BEL[19];
				output P2RDDATA[3] = CELL_MUI[8].OUT_BEL[7];
				output P2RDDATA[4] = CELL_MUI[8].OUT_BEL[12];
				output P2RDDATA[5] = CELL_MUI[8].OUT_BEL[0];
				output P2RDDATA[6] = CELL_MUI[8].OUT_BEL[5];
				output P2RDDATA[7] = CELL_MUI[8].OUT_BEL[10];
				output P2RDDATA[8] = CELL_MUI[8].OUT_BEL[17];
				output P2RDDATA[9] = CELL_MUI[8].OUT_BEL[22];
				output P2RDDATA[10] = CELL_MUI[8].OUT_BEL[15];
				output P2RDDATA[11] = CELL_MUI[8].OUT_BEL[3];
				output P2RDDATA[12] = CELL_MUI[8].OUT_BEL[8];
				output P2RDDATA[13] = CELL_MUI[8].OUT_BEL[1];
				output P2RDDATA[14] = CELL_MUI[8].OUT_BEL[18];
				output P2RDDATA[15] = CELL_MUI[8].OUT_BEL[20];
				output P2RDDATA[16] = CELL_MUI[8].OUT_BEL[13];
				output P2RDDATA[17] = CELL_MUI[8].OUT_BEL[6];
				output P2RDDATA[18] = CELL_MUI[9].OUT_BEL[10];
				output P2RDDATA[19] = CELL_MUI[9].OUT_BEL[17];
				output P2RDDATA[20] = CELL_MUI[9].OUT_BEL[22];
				output P2RDDATA[21] = CELL_MUI[9].OUT_BEL[15];
				output P2RDDATA[22] = CELL_MUI[9].OUT_BEL[3];
				output P2RDDATA[23] = CELL_MUI[9].OUT_BEL[8];
				output P2RDDATA[24] = CELL_MUI[9].OUT_BEL[1];
				output P2RDDATA[25] = CELL_MUI[9].OUT_BEL[18];
				output P2RDDATA[26] = CELL_MUI[9].OUT_BEL[20];
				output P2RDDATA[27] = CELL_MUI[9].OUT_BEL[13];
				output P2RDDATA[28] = CELL_MUI[9].OUT_BEL[6];
				output P2RDDATA[29] = CELL_MUI[9].OUT_BEL[4];
				output P2RDDATA[30] = CELL_MUI[9].OUT_BEL[16];
				output P2RDDATA[31] = CELL_MUI[9].OUT_BEL[21];
				output P2EMPTY = CELL_MUI[9].OUT_BEL[0];
				output P2FULL = CELL_MUI[8].OUT_BEL[4];
				output P2ERROR = CELL_MUI[9].OUT_BEL[7];
				output P2RDOVERFLOW = CELL_MUI[8].OUT_BEL[16];
				output P2WRUNDERRUN = CELL_MUI[9].OUT_BEL[5];
				output P3COUNT[0] = CELL_MUI[11].OUT_BEL[12];
				output P3COUNT[1] = CELL_MUI[11].OUT_BEL[19];
				output P3COUNT[2] = CELL_MUI[11].OUT_BEL[14];
				output P3COUNT[3] = CELL_MUI[11].OUT_BEL[2];
				output P3COUNT[4] = CELL_MUI[10].OUT_BEL[9];
				output P3COUNT[5] = CELL_MUI[10].OUT_BEL[11];
				output P3COUNT[6] = CELL_MUI[10].OUT_BEL[23];
				output P3RDDATA[0] = CELL_MUI[10].OUT_BEL[2];
				output P3RDDATA[1] = CELL_MUI[10].OUT_BEL[14];
				output P3RDDATA[2] = CELL_MUI[10].OUT_BEL[19];
				output P3RDDATA[3] = CELL_MUI[10].OUT_BEL[7];
				output P3RDDATA[4] = CELL_MUI[10].OUT_BEL[12];
				output P3RDDATA[5] = CELL_MUI[10].OUT_BEL[0];
				output P3RDDATA[6] = CELL_MUI[10].OUT_BEL[5];
				output P3RDDATA[7] = CELL_MUI[10].OUT_BEL[10];
				output P3RDDATA[8] = CELL_MUI[10].OUT_BEL[17];
				output P3RDDATA[9] = CELL_MUI[10].OUT_BEL[22];
				output P3RDDATA[10] = CELL_MUI[10].OUT_BEL[15];
				output P3RDDATA[11] = CELL_MUI[10].OUT_BEL[3];
				output P3RDDATA[12] = CELL_MUI[10].OUT_BEL[8];
				output P3RDDATA[13] = CELL_MUI[10].OUT_BEL[1];
				output P3RDDATA[14] = CELL_MUI[10].OUT_BEL[18];
				output P3RDDATA[15] = CELL_MUI[10].OUT_BEL[20];
				output P3RDDATA[16] = CELL_MUI[10].OUT_BEL[13];
				output P3RDDATA[17] = CELL_MUI[10].OUT_BEL[6];
				output P3RDDATA[18] = CELL_MUI[11].OUT_BEL[10];
				output P3RDDATA[19] = CELL_MUI[11].OUT_BEL[17];
				output P3RDDATA[20] = CELL_MUI[11].OUT_BEL[22];
				output P3RDDATA[21] = CELL_MUI[11].OUT_BEL[15];
				output P3RDDATA[22] = CELL_MUI[11].OUT_BEL[3];
				output P3RDDATA[23] = CELL_MUI[11].OUT_BEL[8];
				output P3RDDATA[24] = CELL_MUI[11].OUT_BEL[1];
				output P3RDDATA[25] = CELL_MUI[11].OUT_BEL[18];
				output P3RDDATA[26] = CELL_MUI[11].OUT_BEL[20];
				output P3RDDATA[27] = CELL_MUI[11].OUT_BEL[13];
				output P3RDDATA[28] = CELL_MUI[11].OUT_BEL[6];
				output P3RDDATA[29] = CELL_MUI[11].OUT_BEL[4];
				output P3RDDATA[30] = CELL_MUI[11].OUT_BEL[16];
				output P3RDDATA[31] = CELL_MUI[11].OUT_BEL[21];
				output P3EMPTY = CELL_MUI[11].OUT_BEL[0];
				output P3FULL = CELL_MUI[10].OUT_BEL[4];
				output P3ERROR = CELL_MUI[11].OUT_BEL[7];
				output P3RDOVERFLOW = CELL_MUI[10].OUT_BEL[16];
				output P3WRUNDERRUN = CELL_MUI[11].OUT_BEL[5];
				output P4COUNT[0] = CELL_MUI[13].OUT_BEL[12];
				output P4COUNT[1] = CELL_MUI[13].OUT_BEL[19];
				output P4COUNT[2] = CELL_MUI[13].OUT_BEL[14];
				output P4COUNT[3] = CELL_MUI[13].OUT_BEL[2];
				output P4COUNT[4] = CELL_MUI[12].OUT_BEL[9];
				output P4COUNT[5] = CELL_MUI[12].OUT_BEL[11];
				output P4COUNT[6] = CELL_MUI[12].OUT_BEL[23];
				output P4RDDATA[0] = CELL_MUI[12].OUT_BEL[2];
				output P4RDDATA[1] = CELL_MUI[12].OUT_BEL[14];
				output P4RDDATA[2] = CELL_MUI[12].OUT_BEL[19];
				output P4RDDATA[3] = CELL_MUI[12].OUT_BEL[7];
				output P4RDDATA[4] = CELL_MUI[12].OUT_BEL[12];
				output P4RDDATA[5] = CELL_MUI[12].OUT_BEL[0];
				output P4RDDATA[6] = CELL_MUI[12].OUT_BEL[5];
				output P4RDDATA[7] = CELL_MUI[12].OUT_BEL[10];
				output P4RDDATA[8] = CELL_MUI[12].OUT_BEL[17];
				output P4RDDATA[9] = CELL_MUI[12].OUT_BEL[22];
				output P4RDDATA[10] = CELL_MUI[12].OUT_BEL[15];
				output P4RDDATA[11] = CELL_MUI[12].OUT_BEL[3];
				output P4RDDATA[12] = CELL_MUI[12].OUT_BEL[8];
				output P4RDDATA[13] = CELL_MUI[12].OUT_BEL[1];
				output P4RDDATA[14] = CELL_MUI[12].OUT_BEL[18];
				output P4RDDATA[15] = CELL_MUI[12].OUT_BEL[20];
				output P4RDDATA[16] = CELL_MUI[12].OUT_BEL[13];
				output P4RDDATA[17] = CELL_MUI[12].OUT_BEL[6];
				output P4RDDATA[18] = CELL_MUI[13].OUT_BEL[10];
				output P4RDDATA[19] = CELL_MUI[13].OUT_BEL[17];
				output P4RDDATA[20] = CELL_MUI[13].OUT_BEL[22];
				output P4RDDATA[21] = CELL_MUI[13].OUT_BEL[15];
				output P4RDDATA[22] = CELL_MUI[13].OUT_BEL[3];
				output P4RDDATA[23] = CELL_MUI[13].OUT_BEL[8];
				output P4RDDATA[24] = CELL_MUI[13].OUT_BEL[1];
				output P4RDDATA[25] = CELL_MUI[13].OUT_BEL[18];
				output P4RDDATA[26] = CELL_MUI[13].OUT_BEL[20];
				output P4RDDATA[27] = CELL_MUI[13].OUT_BEL[13];
				output P4RDDATA[28] = CELL_MUI[13].OUT_BEL[6];
				output P4RDDATA[29] = CELL_MUI[13].OUT_BEL[4];
				output P4RDDATA[30] = CELL_MUI[13].OUT_BEL[16];
				output P4RDDATA[31] = CELL_MUI[13].OUT_BEL[21];
				output P4EMPTY = CELL_MUI[13].OUT_BEL[0];
				output P4FULL = CELL_MUI[12].OUT_BEL[4];
				output P4ERROR = CELL_MUI[13].OUT_BEL[7];
				output P4RDOVERFLOW = CELL_MUI[12].OUT_BEL[16];
				output P4WRUNDERRUN = CELL_MUI[13].OUT_BEL[5];
				output P5COUNT[0] = CELL_MUI[15].OUT_BEL[12];
				output P5COUNT[1] = CELL_MUI[15].OUT_BEL[19];
				output P5COUNT[2] = CELL_MUI[15].OUT_BEL[14];
				output P5COUNT[3] = CELL_MUI[15].OUT_BEL[2];
				output P5COUNT[4] = CELL_MUI[14].OUT_BEL[9];
				output P5COUNT[5] = CELL_MUI[14].OUT_BEL[11];
				output P5COUNT[6] = CELL_MUI[14].OUT_BEL[23];
				output P5RDDATA[0] = CELL_MUI[14].OUT_BEL[2];
				output P5RDDATA[1] = CELL_MUI[14].OUT_BEL[14];
				output P5RDDATA[2] = CELL_MUI[14].OUT_BEL[19];
				output P5RDDATA[3] = CELL_MUI[14].OUT_BEL[7];
				output P5RDDATA[4] = CELL_MUI[14].OUT_BEL[12];
				output P5RDDATA[5] = CELL_MUI[14].OUT_BEL[0];
				output P5RDDATA[6] = CELL_MUI[14].OUT_BEL[5];
				output P5RDDATA[7] = CELL_MUI[14].OUT_BEL[10];
				output P5RDDATA[8] = CELL_MUI[14].OUT_BEL[17];
				output P5RDDATA[9] = CELL_MUI[14].OUT_BEL[22];
				output P5RDDATA[10] = CELL_MUI[14].OUT_BEL[15];
				output P5RDDATA[11] = CELL_MUI[14].OUT_BEL[3];
				output P5RDDATA[12] = CELL_MUI[14].OUT_BEL[8];
				output P5RDDATA[13] = CELL_MUI[14].OUT_BEL[1];
				output P5RDDATA[14] = CELL_MUI[14].OUT_BEL[18];
				output P5RDDATA[15] = CELL_MUI[14].OUT_BEL[20];
				output P5RDDATA[16] = CELL_MUI[14].OUT_BEL[13];
				output P5RDDATA[17] = CELL_MUI[14].OUT_BEL[6];
				output P5RDDATA[18] = CELL_MUI[15].OUT_BEL[10];
				output P5RDDATA[19] = CELL_MUI[15].OUT_BEL[17];
				output P5RDDATA[20] = CELL_MUI[15].OUT_BEL[22];
				output P5RDDATA[21] = CELL_MUI[15].OUT_BEL[15];
				output P5RDDATA[22] = CELL_MUI[15].OUT_BEL[3];
				output P5RDDATA[23] = CELL_MUI[15].OUT_BEL[8];
				output P5RDDATA[24] = CELL_MUI[15].OUT_BEL[1];
				output P5RDDATA[25] = CELL_MUI[15].OUT_BEL[18];
				output P5RDDATA[26] = CELL_MUI[15].OUT_BEL[20];
				output P5RDDATA[27] = CELL_MUI[15].OUT_BEL[13];
				output P5RDDATA[28] = CELL_MUI[15].OUT_BEL[6];
				output P5RDDATA[29] = CELL_MUI[15].OUT_BEL[4];
				output P5RDDATA[30] = CELL_MUI[15].OUT_BEL[16];
				output P5RDDATA[31] = CELL_MUI[15].OUT_BEL[21];
				output P5EMPTY = CELL_MUI[15].OUT_BEL[0];
				output P5FULL = CELL_MUI[14].OUT_BEL[4];
				output P5ERROR = CELL_MUI[15].OUT_BEL[7];
				output P5RDOVERFLOW = CELL_MUI[14].OUT_BEL[16];
				output P5WRUNDERRUN = CELL_MUI[15].OUT_BEL[5];
				output P0RTSTUDMP = CELL_MUI[0].OUT_BEL[21];
				output P0WTSTLDMP = CELL_MUI[2].OUT_BEL[21];
				output P1RTSTUDMN = CELL_MUI[4].OUT_BEL[21];
				output P1WTSTLDMN = CELL_MUI[6].OUT_BEL[21];
				output P2TSTUDMP = CELL_MUI[8].OUT_BEL[21];
				output P3TSTLDMP = CELL_MUI[10].OUT_BEL[21];
				output P4TSTUDMN = CELL_MUI[12].OUT_BEL[21];
				output P5TSTLDMN = CELL_MUI[14].OUT_BEL[21];
				output SELFREFRESHMODE = CELL[8].OUT_BEL[11];
				output STATUS[0] = CELL[4].OUT_BEL[2];
				output STATUS[1] = CELL[4].OUT_BEL[19];
				output STATUS[2] = CELL[4].OUT_BEL[7];
				output STATUS[3] = CELL[4].OUT_BEL[12];
				output STATUS[4] = CELL[4].OUT_BEL[5];
				output STATUS[5] = CELL[4].OUT_BEL[10];
				output STATUS[6] = CELL[4].OUT_BEL[17];
				output STATUS[7] = CELL[4].OUT_BEL[22];
				output STATUS[8] = CELL[4].OUT_BEL[15];
				output STATUS[9] = CELL[4].OUT_BEL[13];
				output STATUS[10] = CELL[4].OUT_BEL[16];
				output STATUS[11] = CELL[4].OUT_BEL[23];
				output STATUS[12] = CELL[4].OUT_BEL[11];
				output STATUS[13] = CELL[3].OUT_BEL[2];
				output STATUS[14] = CELL[3].OUT_BEL[19];
				output STATUS[15] = CELL[3].OUT_BEL[7];
				output STATUS[16] = CELL[3].OUT_BEL[12];
				output STATUS[17] = CELL[3].OUT_BEL[5];
				output STATUS[18] = CELL[3].OUT_BEL[10];
				output STATUS[19] = CELL[3].OUT_BEL[17];
				output STATUS[20] = CELL[3].OUT_BEL[22];
				output STATUS[21] = CELL[3].OUT_BEL[15];
				output STATUS[22] = CELL[3].OUT_BEL[13];
				output STATUS[23] = CELL[3].OUT_BEL[16];
				output STATUS[24] = CELL[3].OUT_BEL[23];
				output STATUS[25] = CELL[3].OUT_BEL[11];
				output STATUS[26] = CELL[2].OUT_BEL[2];
				output STATUS[27] = CELL[2].OUT_BEL[19];
				output STATUS[28] = CELL[2].OUT_BEL[7];
				output STATUS[29] = CELL[2].OUT_BEL[12];
				output STATUS[30] = CELL[2].OUT_BEL[5];
				output STATUS[31] = CELL[2].OUT_BEL[10];
				output TSTCMDOUT[0] = CELL[7].OUT_BEL[2];
				output TSTCMDOUT[1] = CELL[7].OUT_BEL[19];
				output TSTCMDOUT[2] = CELL[7].OUT_BEL[7];
				output TSTCMDOUT[3] = CELL[7].OUT_BEL[12];
				output TSTCMDOUT[4] = CELL[7].OUT_BEL[5];
				output TSTCMDOUT[5] = CELL[7].OUT_BEL[10];
				output TSTCMDOUT[6] = CELL[7].OUT_BEL[17];
				output TSTCMDOUT[7] = CELL[7].OUT_BEL[22];
				output TSTCMDOUT[8] = CELL[7].OUT_BEL[15];
				output TSTCMDOUT[9] = CELL[7].OUT_BEL[13];
				output TSTCMDOUT[10] = CELL[7].OUT_BEL[16];
				output TSTCMDOUT[11] = CELL[7].OUT_BEL[23];
				output TSTCMDOUT[12] = CELL[7].OUT_BEL[11];
				output TSTCMDOUT[13] = CELL[6].OUT_BEL[2];
				output TSTCMDOUT[14] = CELL[6].OUT_BEL[19];
				output TSTCMDOUT[15] = CELL[6].OUT_BEL[7];
				output TSTCMDOUT[16] = CELL[6].OUT_BEL[12];
				output TSTCMDOUT[17] = CELL[6].OUT_BEL[5];
				output TSTCMDOUT[18] = CELL[6].OUT_BEL[10];
				output TSTCMDOUT[19] = CELL[6].OUT_BEL[17];
				output TSTCMDOUT[20] = CELL[6].OUT_BEL[22];
				output TSTCMDOUT[21] = CELL[6].OUT_BEL[15];
				output TSTCMDOUT[22] = CELL[6].OUT_BEL[13];
				output TSTCMDOUT[23] = CELL[6].OUT_BEL[16];
				output TSTCMDOUT[24] = CELL[6].OUT_BEL[23];
				output TSTCMDOUT[25] = CELL[6].OUT_BEL[11];
				output TSTCMDOUT[26] = CELL[5].OUT_BEL[2];
				output TSTCMDOUT[27] = CELL[5].OUT_BEL[19];
				output TSTCMDOUT[28] = CELL[5].OUT_BEL[7];
				output TSTCMDOUT[29] = CELL[5].OUT_BEL[12];
				output TSTCMDOUT[30] = CELL[5].OUT_BEL[5];
				output TSTCMDOUT[31] = CELL[5].OUT_BEL[10];
				output TSTCMDOUT[32] = CELL[5].OUT_BEL[17];
				output TSTCMDOUT[33] = CELL[5].OUT_BEL[22];
				output TSTCMDOUT[34] = CELL[5].OUT_BEL[15];
				output TSTCMDOUT[35] = CELL[5].OUT_BEL[13];
				output TSTCMDOUT[36] = CELL[5].OUT_BEL[16];
				output TSTCMDOUT[37] = CELL[5].OUT_BEL[23];
				output TSTCMDOUT[38] = CELL[5].OUT_BEL[11];
				output TSTSCANOUT = CELL[0].OUT_BEL[11];
				output UOCALSTART = CELL[10].OUT_BEL[2];
				output UOCMDREADYIN = CELL[10].OUT_BEL[7];
				output UODATA[0] = CELL[9].OUT_BEL[7];
				output UODATA[1] = CELL[9].OUT_BEL[0];
				output UODATA[2] = CELL[9].OUT_BEL[10];
				output UODATA[3] = CELL[9].OUT_BEL[22];
				output UODATA[4] = CELL[9].OUT_BEL[8];
				output UODATA[5] = CELL[9].OUT_BEL[20];
				output UODATA[6] = CELL[9].OUT_BEL[16];
				output UODATA[7] = CELL[9].OUT_BEL[11];
				output UODATAVALID = CELL[10].OUT_BEL[22];
				output UODONECAL = CELL[10].OUT_BEL[5];
				output UOREFRSHFLAG = CELL[8].OUT_BEL[19];
				output UOSDO = CELL[10].OUT_BEL[16];
				attribute MEM_PLL_DIV_EN @MAIN[8][22][23];
				attribute MEM_PLL_POL_SEL @[MAIN[8][22][22]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MEM_TYPE @[MAIN[11][22][21], MAIN[11][22][20]] {
					DDR3 = 0b00,
					DDR2 = 0b01,
					DDR = 0b10,
					MDDR = 0b11,
				}
				attribute MEM_WIDTH @[MAIN[11][22][19], MAIN[11][22][18]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MEM_ADDR_ORDER @[MAIN[8][22][32]] {
					BANK_ROW_COLUMN = 0b0,
					ROW_BANK_COLUMN = 0b1,
				}
				attribute MEM_BURST_LEN @[MAIN[11][22][24], MAIN[11][22][23]] {
					NONE = 0b00,
					_4 = 0b10,
					_8 = 0b11,
				}
				attribute MEM_CA_SIZE @[MAIN[8][22][31], MAIN[8][22][30]] {
					_9 = 0b00,
					_10 = 0b01,
					_11 = 0b10,
					_12 = 0b11,
				}
				attribute MEM_BA_SIZE @[MAIN[8][22][27]] {
					_2 = 0b0,
					_3 = 0b1,
				}
				attribute MEM_RA_SIZE @[MAIN[8][22][29], MAIN[8][22][28]] {
					_12 = 0b00,
					_13 = 0b01,
					_14 = 0b10,
					_15 = 0b11,
				}
				attribute PORT_CONFIG @[MAIN[11][22][27], MAIN[11][22][26], MAIN[11][22][25]] {
					B32_B32_X32_X32_X32_X32 = 0b000,
					B32_B32_B32_B32 = 0b001,
					B64_B32_B32 = 0b010,
					B64_B64 = 0b011,
					B128 = 0b100,
				}
				attribute ARB_NUM_TIME_SLOTS @[MAIN[8][22][26]] {
					_10 = 0b0,
					_12 = 0b1,
				}
				attribute ARB_TIME_SLOT @[
					[MAIN[11][22][17], MAIN[11][22][16], MAIN[11][22][15], MAIN[11][22][14], MAIN[11][22][13], MAIN[11][22][12], MAIN[11][22][11], MAIN[11][22][10], MAIN[11][22][9], MAIN[11][22][8], MAIN[11][22][7], MAIN[11][22][6], MAIN[11][22][5], MAIN[11][22][4], MAIN[11][22][3], MAIN[11][22][2], MAIN[11][22][1], MAIN[11][22][0]],
					[MAIN[10][22][17], MAIN[10][22][16], MAIN[10][22][15], MAIN[10][22][14], MAIN[10][22][13], MAIN[10][22][12], MAIN[10][22][11], MAIN[10][22][10], MAIN[10][22][9], MAIN[10][22][8], MAIN[10][22][7], MAIN[10][22][6], MAIN[10][22][5], MAIN[10][22][4], MAIN[10][22][3], MAIN[10][22][2], MAIN[10][22][1], MAIN[10][22][0]],
					[MAIN[9][22][17], MAIN[9][22][16], MAIN[9][22][15], MAIN[9][22][14], MAIN[9][22][13], MAIN[9][22][12], MAIN[9][22][11], MAIN[9][22][10], MAIN[9][22][9], MAIN[9][22][8], MAIN[9][22][7], MAIN[9][22][6], MAIN[9][22][5], MAIN[9][22][4], MAIN[9][22][3], MAIN[9][22][2], MAIN[9][22][1], MAIN[9][22][0]],
					[MAIN[8][22][17], MAIN[8][22][16], MAIN[8][22][15], MAIN[8][22][14], MAIN[8][22][13], MAIN[8][22][12], MAIN[8][22][11], MAIN[8][22][10], MAIN[8][22][9], MAIN[8][22][8], MAIN[8][22][7], MAIN[8][22][6], MAIN[8][22][5], MAIN[8][22][4], MAIN[8][22][3], MAIN[8][22][2], MAIN[8][22][1], MAIN[8][22][0]],
					[MAIN[7][22][17], MAIN[7][22][16], MAIN[7][22][15], MAIN[7][22][14], MAIN[7][22][13], MAIN[7][22][12], MAIN[7][22][11], MAIN[7][22][10], MAIN[7][22][9], MAIN[7][22][8], MAIN[7][22][7], MAIN[7][22][6], MAIN[7][22][5], MAIN[7][22][4], MAIN[7][22][3], MAIN[7][22][2], MAIN[7][22][1], MAIN[7][22][0]],
					[MAIN[6][22][17], MAIN[6][22][16], MAIN[6][22][15], MAIN[6][22][14], MAIN[6][22][13], MAIN[6][22][12], MAIN[6][22][11], MAIN[6][22][10], MAIN[6][22][9], MAIN[6][22][8], MAIN[6][22][7], MAIN[6][22][6], MAIN[6][22][5], MAIN[6][22][4], MAIN[6][22][3], MAIN[6][22][2], MAIN[6][22][1], MAIN[6][22][0]],
					[MAIN[5][22][17], MAIN[5][22][16], MAIN[5][22][15], MAIN[5][22][14], MAIN[5][22][13], MAIN[5][22][12], MAIN[5][22][11], MAIN[5][22][10], MAIN[5][22][9], MAIN[5][22][8], MAIN[5][22][7], MAIN[5][22][6], MAIN[5][22][5], MAIN[5][22][4], MAIN[5][22][3], MAIN[5][22][2], MAIN[5][22][1], MAIN[5][22][0]],
					[MAIN[4][22][17], MAIN[4][22][16], MAIN[4][22][15], MAIN[4][22][14], MAIN[4][22][13], MAIN[4][22][12], MAIN[4][22][11], MAIN[4][22][10], MAIN[4][22][9], MAIN[4][22][8], MAIN[4][22][7], MAIN[4][22][6], MAIN[4][22][5], MAIN[4][22][4], MAIN[4][22][3], MAIN[4][22][2], MAIN[4][22][1], MAIN[4][22][0]],
					[MAIN[3][22][17], MAIN[3][22][16], MAIN[3][22][15], MAIN[3][22][14], MAIN[3][22][13], MAIN[3][22][12], MAIN[3][22][11], MAIN[3][22][10], MAIN[3][22][9], MAIN[3][22][8], MAIN[3][22][7], MAIN[3][22][6], MAIN[3][22][5], MAIN[3][22][4], MAIN[3][22][3], MAIN[3][22][2], MAIN[3][22][1], MAIN[3][22][0]],
					[MAIN[2][22][17], MAIN[2][22][16], MAIN[2][22][15], MAIN[2][22][14], MAIN[2][22][13], MAIN[2][22][12], MAIN[2][22][11], MAIN[2][22][10], MAIN[2][22][9], MAIN[2][22][8], MAIN[2][22][7], MAIN[2][22][6], MAIN[2][22][5], MAIN[2][22][4], MAIN[2][22][3], MAIN[2][22][2], MAIN[2][22][1], MAIN[2][22][0]],
					[MAIN[1][22][17], MAIN[1][22][16], MAIN[1][22][15], MAIN[1][22][14], MAIN[1][22][13], MAIN[1][22][12], MAIN[1][22][11], MAIN[1][22][10], MAIN[1][22][9], MAIN[1][22][8], MAIN[1][22][7], MAIN[1][22][6], MAIN[1][22][5], MAIN[1][22][4], MAIN[1][22][3], MAIN[1][22][2], MAIN[1][22][1], MAIN[1][22][0]],
					[MAIN[0][22][17], MAIN[0][22][16], MAIN[0][22][15], MAIN[0][22][14], MAIN[0][22][13], MAIN[0][22][12], MAIN[0][22][11], MAIN[0][22][10], MAIN[0][22][9], MAIN[0][22][8], MAIN[0][22][7], MAIN[0][22][6], MAIN[0][22][5], MAIN[0][22][4], MAIN[0][22][3], MAIN[0][22][2], MAIN[0][22][1], MAIN[0][22][0]],
				];
				attribute CAL_CA @[MAIN[1][22][29], MAIN[1][22][28], MAIN[1][22][27], MAIN[1][22][26], MAIN[1][22][25], MAIN[1][22][24], MAIN[1][22][23], MAIN[1][22][22], MAIN[1][22][21], MAIN[1][22][20], MAIN[1][22][19], MAIN[1][22][18]];
				attribute CAL_BA @[MAIN[3][22][22], MAIN[3][22][21], MAIN[3][22][20]];
				attribute CAL_RA @[MAIN[2][22][32], MAIN[2][22][31], MAIN[2][22][30], MAIN[2][22][29], MAIN[2][22][28], MAIN[2][22][27], MAIN[2][22][26], MAIN[2][22][25], MAIN[2][22][24], MAIN[2][22][23], MAIN[2][22][22], MAIN[2][22][21], MAIN[2][22][20], MAIN[2][22][19], MAIN[2][22][18]];
				attribute CAL_BYPASS @MAIN[3][22][19];
				attribute CAL_CALIBRATION_MODE @[MAIN[0][22][21]] {
					CALIBRATION = 0b0,
					NOCALIBRATION = 0b1,
				}
				attribute CAL_CLK_DIV @[MAIN[0][22][19], MAIN[0][22][18]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
					_8 = 0b11,
				}
				attribute CAL_DELAY @[MAIN[0][22][23], MAIN[0][22][22]] {
					QUARTER = 0b00,
					HALF = 0b01,
					THREEQUARTER = 0b10,
					FULL = 0b11,
				}
				attribute MEM_RAS_VAL @[MAIN[10][22][22], MAIN[10][22][21], MAIN[10][22][20], MAIN[10][22][19], MAIN[10][22][18]];
				attribute MEM_RCD_VAL @[MAIN[10][22][25], MAIN[10][22][24], MAIN[10][22][23]];
				attribute MEM_REFI_VAL @[MAIN[10][22][38], MAIN[10][22][37], MAIN[10][22][36], MAIN[10][22][35], MAIN[10][22][34], MAIN[10][22][33], MAIN[10][22][32], MAIN[10][22][31], MAIN[10][22][30], MAIN[10][22][29], MAIN[10][22][28], MAIN[10][22][27]];
				attribute MEM_RFC_VAL @[MAIN[9][22][25], MAIN[9][22][24], MAIN[9][22][23], MAIN[9][22][22], MAIN[9][22][21], MAIN[9][22][20], MAIN[9][22][19], MAIN[9][22][18]];
				attribute MEM_RP_VAL @[MAIN[9][22][29], MAIN[9][22][28], MAIN[9][22][27], MAIN[9][22][26]];
				attribute MEM_RTP_VAL @[MAIN[9][22][35], MAIN[9][22][34], MAIN[9][22][33]];
				attribute MEM_WR_VAL @[MAIN[9][22][32], MAIN[9][22][31], MAIN[9][22][30]];
				attribute MEM_WTR_VAL @[MAIN[9][22][38], MAIN[9][22][37], MAIN[9][22][36]];
				attribute MR @[MAIN[7][22][31], MAIN[7][22][30], MAIN[7][22][29], MAIN[7][22][28], MAIN[7][22][27], MAIN[7][22][26], MAIN[7][22][25], MAIN[7][22][24], MAIN[7][22][23], MAIN[7][22][22], MAIN[7][22][21], MAIN[7][22][20], MAIN[7][22][19], MAIN[7][22][18]];
				attribute EMR1 @[MAIN[6][22][31], MAIN[6][22][30], MAIN[6][22][29], MAIN[6][22][28], MAIN[6][22][27], MAIN[6][22][26], MAIN[6][22][25], MAIN[6][22][24], MAIN[6][22][23], MAIN[6][22][22], MAIN[6][22][21], MAIN[6][22][20], MAIN[6][22][19], MAIN[6][22][18]];
				attribute EMR2 @[MAIN[5][22][31], MAIN[5][22][30], MAIN[5][22][29], MAIN[5][22][28], MAIN[5][22][27], MAIN[5][22][26], MAIN[5][22][25], MAIN[5][22][24], MAIN[5][22][23], MAIN[5][22][22], MAIN[5][22][21], MAIN[5][22][20], MAIN[5][22][19], MAIN[5][22][18]];
				attribute EMR3 @[MAIN[4][22][31], MAIN[4][22][30], MAIN[4][22][29], MAIN[4][22][28], MAIN[4][22][27], MAIN[4][22][26], MAIN[4][22][25], MAIN[4][22][24], MAIN[4][22][23], MAIN[4][22][22], MAIN[4][22][21], MAIN[4][22][20], MAIN[4][22][19], MAIN[4][22][18]];
				attribute MEM_DDR_DDR2_MDDR_BURST_LEN @[MAIN[7][22][19], MAIN[7][22][18]] {
					NONE = 0b00,
					_4 = 0b10,
					_8 = 0b11,
				}
				attribute MEM_CAS_LATENCY @[MAIN[7][22][24], MAIN[7][22][23], MAIN[7][22][22]] {
					NONE = 0b000,
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
				}
				attribute MEM_DDR3_CAS_LATENCY @[MAIN[7][22][24], MAIN[7][22][23], MAIN[7][22][22]] {
					NONE = 0b000,
					_5 = 0b001,
					_6 = 0b010,
					_7 = 0b011,
					_8 = 0b100,
					_9 = 0b101,
					_10 = 0b110,
				}
				attribute MEM_DDR2_WRT_RECOVERY @[MAIN[7][22][29], MAIN[7][22][28], MAIN[7][22][27]] {
					NONE = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
				}
				attribute MEM_DDR3_WRT_RECOVERY @[MAIN[7][22][29], MAIN[7][22][28], MAIN[7][22][27]] {
					NONE = 0b000,
					_5 = 0b001,
					_6 = 0b010,
					_7 = 0b011,
					_8 = 0b100,
					_10 = 0b101,
					_12 = 0b110,
				}
				attribute MEM_DDR1_2_ODS @[MAIN[6][22][19]] {
					FULL = 0b0,
					REDUCED = 0b1,
				}
				attribute MEM_DDR2_ADD_LATENCY @[MAIN[6][22][23], MAIN[6][22][22], MAIN[6][22][21]] {
					_0 = 0b000,
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
				}
				attribute MEM_DDR2_DIFF_DQS_EN @[MAIN[6][22][28]] {
					NO = 0b1,
					YES = 0b0,
				}
				attribute MEM_DDR2_RTT @[MAIN[6][22][24], MAIN[6][22][20]] {
					NONE = 0b00,
					_75OHMS = 0b01,
					_150OHMS = 0b10,
					_50OHMS = 0b11,
				}
				attribute MEM_DDR3_ADD_LATENCY @[MAIN[6][22][22], MAIN[6][22][21]] {
					NONE = 0b00,
					CL1 = 0b01,
					CL2 = 0b10,
				}
				attribute MEM_DDR3_ODS @[MAIN[6][22][19]] {
					DIV6 = 0b0,
					DIV7 = 0b1,
				}
				attribute MEM_DDR3_RTT @[MAIN[6][22][27], MAIN[6][22][24], MAIN[6][22][20]] {
					NONE = 0b000,
					DIV2 = 0b010,
					DIV4 = 0b001,
					DIV6 = 0b011,
					DIV8 = 0b100,
					DIV12 = 0b101,
				}
				attribute MEM_MDDR_ODS @[MAIN[6][22][25], MAIN[6][22][24], MAIN[6][22][23]] {
					FULL = 0b000,
					HALF = 0b001,
					QUARTER = 0b010,
					THREEQUARTERS = 0b100,
				}
				attribute MEM_MOBILE_PA_SR @[MAIN[6][22][18]] {
					FULL = 0b0,
					HALF = 0b1,
				}
				attribute MEM_MOBILE_TC_SR @[MAIN[6][22][22], MAIN[6][22][21]] {
					_0 = 0b00,
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
				}
				attribute MEM_DDR2_3_PA_SR @[MAIN[5][22][20], MAIN[5][22][19], MAIN[5][22][18]] {
					FULL = 0b000,
					HALF1 = 0b001,
					QUARTER1 = 0b010,
					EIGHTH1 = 0b011,
					THREEQUARTER = 0b100,
					HALF2 = 0b101,
					QUARTER2 = 0b110,
					EIGHTH2 = 0b111,
				}
				attribute MEM_DDR3_CAS_WR_LATENCY @[MAIN[5][22][22], MAIN[5][22][21]] {
					_5 = 0b00,
					_6 = 0b01,
					_7 = 0b10,
					_8 = 0b11,
				}
				attribute MEM_DDR3_AUTO_SR @[MAIN[5][22][24]] {
					MANUAL = 0b0,
					ENABLED = 0b1,
				}
				attribute MEM_DDR2_3_HIGH_TEMP_SR @[MAIN[5][22][25]] {
					NORMAL = 0b0,
					EXTENDED = 0b1,
				}
				attribute MEM_DDR3_DYN_WRT_ODT @[MAIN[5][22][28], MAIN[5][22][27]] {
					NONE = 0b00,
					DIV2 = 0b01,
					DIV4 = 0b10,
				}
				attribute MUI0R_MEM_PLL_DIV_EN @MAIN_MUI[1][25][5];
				attribute MUI0R_MEM_PLL_POL_SEL @[MAIN_MUI[1][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI0R_MEM_WIDTH @[MAIN_MUI[1][25][2], MAIN_MUI[1][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI0R_PORT_CONFIG @[MAIN_MUI[1][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI0W_MEM_PLL_DIV_EN @MAIN_MUI[3][25][5];
				attribute MUI0W_MEM_PLL_POL_SEL @[MAIN_MUI[3][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI0W_MEM_WIDTH @[MAIN_MUI[3][25][2], MAIN_MUI[3][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI0W_PORT_CONFIG @[MAIN_MUI[3][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI1R_MEM_PLL_DIV_EN @MAIN_MUI[5][25][5];
				attribute MUI1R_MEM_PLL_POL_SEL @[MAIN_MUI[5][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI1R_MEM_WIDTH @[MAIN_MUI[5][25][2], MAIN_MUI[5][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI1R_PORT_CONFIG @[MAIN_MUI[5][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI1W_MEM_PLL_DIV_EN @MAIN_MUI[7][25][5];
				attribute MUI1W_MEM_PLL_POL_SEL @[MAIN_MUI[7][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI1W_MEM_WIDTH @[MAIN_MUI[7][25][2], MAIN_MUI[7][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI1W_PORT_CONFIG @[MAIN_MUI[7][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI2_MEM_PLL_DIV_EN @MAIN_MUI[9][25][5];
				attribute MUI2_MEM_PLL_POL_SEL @[MAIN_MUI[9][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI2_MEM_WIDTH @[MAIN_MUI[9][25][2], MAIN_MUI[9][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI2_PORT_CONFIG @[MAIN_MUI[9][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI3_MEM_PLL_DIV_EN @MAIN_MUI[11][25][5];
				attribute MUI3_MEM_PLL_POL_SEL @[MAIN_MUI[11][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI3_MEM_WIDTH @[MAIN_MUI[11][25][2], MAIN_MUI[11][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI3_PORT_CONFIG @[MAIN_MUI[11][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI4_MEM_PLL_DIV_EN @MAIN_MUI[13][25][5];
				attribute MUI4_MEM_PLL_POL_SEL @[MAIN_MUI[13][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI4_MEM_WIDTH @[MAIN_MUI[13][25][2], MAIN_MUI[13][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI4_PORT_CONFIG @[MAIN_MUI[13][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
				attribute MUI5_MEM_PLL_DIV_EN @MAIN_MUI[15][25][5];
				attribute MUI5_MEM_PLL_POL_SEL @[MAIN_MUI[15][25][8]] {
					INVERTED = 0b0,
					NOTINVERTED = 0b1,
				}
				attribute MUI5_MEM_WIDTH @[MAIN_MUI[15][25][2], MAIN_MUI[15][25][1]] {
					NONE = 0b00,
					_4 = 0b01,
					_8 = 0b10,
					_16 = 0b11,
				}
				attribute MUI5_PORT_CONFIG @[MAIN_MUI[15][25][0]] {
					READ = 0b1,
					WRITE = 0b0,
				}
			}

			// wire CELL[0].IMUX_LOGICIN[3]        MCB.TSTSCANENB
			// wire CELL[0].IMUX_LOGICIN[4]        MCB.P5CMDBL[2]
			// wire CELL[0].IMUX_LOGICIN[7]        MCB.P5CMDBA[0]
			// wire CELL[0].IMUX_LOGICIN[9]        MCB.TSTSCANSET
			// wire CELL[0].IMUX_LOGICIN[10]       MCB.TSTSCANCLK
			// wire CELL[0].IMUX_LOGICIN[14]       MCB.TSTSCANIN
			// wire CELL[0].IMUX_LOGICIN[15]       MCB.P5CMDRA[14]
			// wire CELL[0].IMUX_LOGICIN[16]       MCB.P5CMDBA[2]
			// wire CELL[0].IMUX_LOGICIN[17]       MCB.P5CMDINSTR[1]
			// wire CELL[0].IMUX_LOGICIN[20]       MCB.P5CMDINSTR[0]
			// wire CELL[0].IMUX_LOGICIN[24]       MCB.P5CMDRA[13]
			// wire CELL[0].IMUX_LOGICIN[26]       MCB.P5CMDBL[4]
			// wire CELL[0].IMUX_LOGICIN[30]       MCB.P5CMDBL[5]
			// wire CELL[0].IMUX_LOGICIN[34]       MCB.P5CMDINSTR[2]
			// wire CELL[0].IMUX_LOGICIN[36]       MCB.P5CMDBA[1]
			// wire CELL[0].IMUX_LOGICIN[37]       MCB.TSTSCANMODE
			// wire CELL[0].IMUX_LOGICIN[44]       MCB.P5CMDBL[1]
			// wire CELL[0].IMUX_LOGICIN[47]       MCB.P5CMDEN
			// wire CELL[0].IMUX_LOGICIN[55]       MCB.P5CMDBL[3]
			// wire CELL[0].IMUX_LOGICIN[57]       MCB.P5CMDBL[0]
			// wire CELL[0].IMUX_LOGICIN[59]       MCB.TSTSCANRST
			// wire CELL[0].OUT_BEL[11]            MCB.TSTSCANOUT
			// wire CELL[0].PLLCLK[0]              MCB.PLLCLK[0]
			// wire CELL[0].PLLCLK[1]              MCB.PLLCLK[1]
			// wire CELL[0].PLLCE[0]               MCB.PLLCE[0]
			// wire CELL[0].PLLCE[1]               MCB.PLLCE[1]
			// wire CELL[1].IMUX_CLK[1]            MCB.P5CMDCLK
			// wire CELL[1].IMUX_LOGICIN[1]        MCB.P5CMDRA[4]
			// wire CELL[1].IMUX_LOGICIN[2]        MCB.P5CMDRA[9]
			// wire CELL[1].IMUX_LOGICIN[3]        MCB.P5CMDRA[3]
			// wire CELL[1].IMUX_LOGICIN[4]        MCB.P5CMDCA[10]
			// wire CELL[1].IMUX_LOGICIN[7]        MCB.P5CMDCA[0]
			// wire CELL[1].IMUX_LOGICIN[10]       MCB.P5CMDRA[2]
			// wire CELL[1].IMUX_LOGICIN[12]       MCB.P5CMDCA[2]
			// wire CELL[1].IMUX_LOGICIN[14]       MCB.P5CMDRA[10]
			// wire CELL[1].IMUX_LOGICIN[17]       MCB.P5CMDCA[5]
			// wire CELL[1].IMUX_LOGICIN[23]       MCB.P5CMDCA[6]
			// wire CELL[1].IMUX_LOGICIN[25]       MCB.P5CMDCA[7]
			// wire CELL[1].IMUX_LOGICIN[26]       MCB.P5CMDRA[0]
			// wire CELL[1].IMUX_LOGICIN[27]       MCB.P5CMDRA[6]
			// wire CELL[1].IMUX_LOGICIN[28]       MCB.P5CMDRA[5]
			// wire CELL[1].IMUX_LOGICIN[29]       MCB.P5ARBEN
			// wire CELL[1].IMUX_LOGICIN[30]       MCB.P5CMDRA[1]
			// wire CELL[1].IMUX_LOGICIN[31]       MCB.P5CMDRA[12]
			// wire CELL[1].IMUX_LOGICIN[32]       MCB.P5CMDRA[7]
			// wire CELL[1].IMUX_LOGICIN[36]       MCB.P5CMDCA[1]
			// wire CELL[1].IMUX_LOGICIN[37]       MCB.P5CMDRA[11]
			// wire CELL[1].IMUX_LOGICIN[44]       MCB.P5CMDCA[9]
			// wire CELL[1].IMUX_LOGICIN[45]       MCB.P5CMDCA[4]
			// wire CELL[1].IMUX_LOGICIN[47]       MCB.P5CMDCA[3]
			// wire CELL[1].IMUX_LOGICIN[55]       MCB.P5CMDCA[11]
			// wire CELL[1].IMUX_LOGICIN[57]       MCB.P5CMDCA[8]
			// wire CELL[1].IMUX_LOGICIN[59]       MCB.P5CMDRA[8]
			// wire CELL[1].OUT_BEL[3]             MCB.P5CMDFULL
			// wire CELL[1].OUT_BEL[6]             MCB.P5CMDEMPTY
			// wire CELL[2].IMUX_LOGICIN[3]        MCB.UIDQUPPERINC
			// wire CELL[2].IMUX_LOGICIN[4]        MCB.P4CMDBL[2]
			// wire CELL[2].IMUX_LOGICIN[7]        MCB.P4CMDBA[0]
			// wire CELL[2].IMUX_LOGICIN[14]       MCB.UIUDQSDEC
			// wire CELL[2].IMUX_LOGICIN[15]       MCB.P4CMDRA[14]
			// wire CELL[2].IMUX_LOGICIN[16]       MCB.P4CMDBA[2]
			// wire CELL[2].IMUX_LOGICIN[17]       MCB.P4CMDINSTR[1]
			// wire CELL[2].IMUX_LOGICIN[20]       MCB.P4CMDINSTR[0]
			// wire CELL[2].IMUX_LOGICIN[24]       MCB.P4CMDRA[13]
			// wire CELL[2].IMUX_LOGICIN[26]       MCB.P4CMDBL[4]
			// wire CELL[2].IMUX_LOGICIN[27]       MCB.UIDQUPPERDEC
			// wire CELL[2].IMUX_LOGICIN[30]       MCB.P4CMDBL[5]
			// wire CELL[2].IMUX_LOGICIN[32]       MCB.UIUDQSINC
			// wire CELL[2].IMUX_LOGICIN[34]       MCB.P4CMDINSTR[2]
			// wire CELL[2].IMUX_LOGICIN[36]       MCB.P4CMDBA[1]
			// wire CELL[2].IMUX_LOGICIN[41]       MCB.UIDQLOWERDEC
			// wire CELL[2].IMUX_LOGICIN[44]       MCB.P4CMDBL[1]
			// wire CELL[2].IMUX_LOGICIN[47]       MCB.P4CMDEN
			// wire CELL[2].IMUX_LOGICIN[55]       MCB.P4CMDBL[3]
			// wire CELL[2].IMUX_LOGICIN[57]       MCB.P4CMDBL[0]
			// wire CELL[2].OUT_BEL[2]             MCB.STATUS[26]
			// wire CELL[2].OUT_BEL[5]             MCB.STATUS[30]
			// wire CELL[2].OUT_BEL[7]             MCB.STATUS[28]
			// wire CELL[2].OUT_BEL[10]            MCB.STATUS[31]
			// wire CELL[2].OUT_BEL[12]            MCB.STATUS[29]
			// wire CELL[2].OUT_BEL[19]            MCB.STATUS[27]
			// wire CELL[3].IMUX_CLK[1]            MCB.P4CMDCLK
			// wire CELL[3].IMUX_LOGICIN[1]        MCB.P4CMDRA[4]
			// wire CELL[3].IMUX_LOGICIN[2]        MCB.P4CMDRA[9]
			// wire CELL[3].IMUX_LOGICIN[3]        MCB.P4CMDRA[3]
			// wire CELL[3].IMUX_LOGICIN[4]        MCB.P4CMDCA[10]
			// wire CELL[3].IMUX_LOGICIN[7]        MCB.P4CMDCA[0]
			// wire CELL[3].IMUX_LOGICIN[8]        MCB.TSTINB[15]
			// wire CELL[3].IMUX_LOGICIN[9]        MCB.TSTINB[13]
			// wire CELL[3].IMUX_LOGICIN[10]       MCB.P4CMDRA[2]
			// wire CELL[3].IMUX_LOGICIN[12]       MCB.P4CMDCA[2]
			// wire CELL[3].IMUX_LOGICIN[14]       MCB.P4CMDRA[10]
			// wire CELL[3].IMUX_LOGICIN[17]       MCB.P4CMDCA[5]
			// wire CELL[3].IMUX_LOGICIN[19]       MCB.TSTINB[10]
			// wire CELL[3].IMUX_LOGICIN[23]       MCB.P4CMDCA[6]
			// wire CELL[3].IMUX_LOGICIN[25]       MCB.P4CMDCA[7]
			// wire CELL[3].IMUX_LOGICIN[26]       MCB.P4CMDRA[0]
			// wire CELL[3].IMUX_LOGICIN[27]       MCB.P4CMDRA[6]
			// wire CELL[3].IMUX_LOGICIN[28]       MCB.P4CMDRA[5]
			// wire CELL[3].IMUX_LOGICIN[29]       MCB.P4ARBEN
			// wire CELL[3].IMUX_LOGICIN[30]       MCB.P4CMDRA[1]
			// wire CELL[3].IMUX_LOGICIN[31]       MCB.P4CMDRA[12]
			// wire CELL[3].IMUX_LOGICIN[32]       MCB.P4CMDRA[7]
			// wire CELL[3].IMUX_LOGICIN[36]       MCB.P4CMDCA[1]
			// wire CELL[3].IMUX_LOGICIN[37]       MCB.P4CMDRA[11]
			// wire CELL[3].IMUX_LOGICIN[39]       MCB.TSTINB[14]
			// wire CELL[3].IMUX_LOGICIN[41]       MCB.TSTINB[11]
			// wire CELL[3].IMUX_LOGICIN[44]       MCB.P4CMDCA[9]
			// wire CELL[3].IMUX_LOGICIN[45]       MCB.P4CMDCA[4]
			// wire CELL[3].IMUX_LOGICIN[47]       MCB.P4CMDCA[3]
			// wire CELL[3].IMUX_LOGICIN[48]       MCB.TSTINB[8]
			// wire CELL[3].IMUX_LOGICIN[52]       MCB.TSTINB[12]
			// wire CELL[3].IMUX_LOGICIN[55]       MCB.P4CMDCA[11]
			// wire CELL[3].IMUX_LOGICIN[57]       MCB.P4CMDCA[8]
			// wire CELL[3].IMUX_LOGICIN[58]       MCB.TSTINB[9]
			// wire CELL[3].IMUX_LOGICIN[59]       MCB.P4CMDRA[8]
			// wire CELL[3].OUT_BEL[2]             MCB.STATUS[13]
			// wire CELL[3].OUT_BEL[3]             MCB.P4CMDFULL
			// wire CELL[3].OUT_BEL[5]             MCB.STATUS[17]
			// wire CELL[3].OUT_BEL[6]             MCB.P4CMDEMPTY
			// wire CELL[3].OUT_BEL[7]             MCB.STATUS[15]
			// wire CELL[3].OUT_BEL[10]            MCB.STATUS[18]
			// wire CELL[3].OUT_BEL[11]            MCB.STATUS[25]
			// wire CELL[3].OUT_BEL[12]            MCB.STATUS[16]
			// wire CELL[3].OUT_BEL[13]            MCB.STATUS[22]
			// wire CELL[3].OUT_BEL[15]            MCB.STATUS[21]
			// wire CELL[3].OUT_BEL[16]            MCB.STATUS[23]
			// wire CELL[3].OUT_BEL[17]            MCB.STATUS[19]
			// wire CELL[3].OUT_BEL[19]            MCB.STATUS[14]
			// wire CELL[3].OUT_BEL[22]            MCB.STATUS[20]
			// wire CELL[3].OUT_BEL[23]            MCB.STATUS[24]
			// wire CELL[4].IMUX_LOGICIN[4]        MCB.P3CMDBL[2]
			// wire CELL[4].IMUX_LOGICIN[7]        MCB.P3CMDBA[0]
			// wire CELL[4].IMUX_LOGICIN[8]        MCB.TSTINB[7]
			// wire CELL[4].IMUX_LOGICIN[9]        MCB.TSTINB[5]
			// wire CELL[4].IMUX_LOGICIN[15]       MCB.P3CMDRA[14]
			// wire CELL[4].IMUX_LOGICIN[16]       MCB.P3CMDBA[2]
			// wire CELL[4].IMUX_LOGICIN[17]       MCB.P3CMDINSTR[1]
			// wire CELL[4].IMUX_LOGICIN[19]       MCB.TSTINB[2]
			// wire CELL[4].IMUX_LOGICIN[20]       MCB.P3CMDINSTR[0]
			// wire CELL[4].IMUX_LOGICIN[24]       MCB.P3CMDRA[13]
			// wire CELL[4].IMUX_LOGICIN[26]       MCB.P3CMDBL[4]
			// wire CELL[4].IMUX_LOGICIN[30]       MCB.P3CMDBL[5]
			// wire CELL[4].IMUX_LOGICIN[34]       MCB.P3CMDINSTR[2]
			// wire CELL[4].IMUX_LOGICIN[36]       MCB.P3CMDBA[1]
			// wire CELL[4].IMUX_LOGICIN[39]       MCB.TSTINB[6]
			// wire CELL[4].IMUX_LOGICIN[41]       MCB.TSTINB[3]
			// wire CELL[4].IMUX_LOGICIN[44]       MCB.P3CMDBL[1]
			// wire CELL[4].IMUX_LOGICIN[47]       MCB.P3CMDEN
			// wire CELL[4].IMUX_LOGICIN[48]       MCB.TSTINB[0]
			// wire CELL[4].IMUX_LOGICIN[52]       MCB.TSTINB[4]
			// wire CELL[4].IMUX_LOGICIN[55]       MCB.P3CMDBL[3]
			// wire CELL[4].IMUX_LOGICIN[57]       MCB.P3CMDBL[0]
			// wire CELL[4].IMUX_LOGICIN[58]       MCB.TSTINB[1]
			// wire CELL[4].OUT_BEL[2]             MCB.STATUS[0]
			// wire CELL[4].OUT_BEL[5]             MCB.STATUS[4]
			// wire CELL[4].OUT_BEL[7]             MCB.STATUS[2]
			// wire CELL[4].OUT_BEL[10]            MCB.STATUS[5]
			// wire CELL[4].OUT_BEL[11]            MCB.STATUS[12]
			// wire CELL[4].OUT_BEL[12]            MCB.STATUS[3]
			// wire CELL[4].OUT_BEL[13]            MCB.STATUS[9]
			// wire CELL[4].OUT_BEL[15]            MCB.STATUS[8]
			// wire CELL[4].OUT_BEL[16]            MCB.STATUS[10]
			// wire CELL[4].OUT_BEL[17]            MCB.STATUS[6]
			// wire CELL[4].OUT_BEL[19]            MCB.STATUS[1]
			// wire CELL[4].OUT_BEL[22]            MCB.STATUS[7]
			// wire CELL[4].OUT_BEL[23]            MCB.STATUS[11]
			// wire CELL[5].IMUX_CLK[1]            MCB.P3CMDCLK
			// wire CELL[5].IMUX_LOGICIN[1]        MCB.P3CMDRA[4]
			// wire CELL[5].IMUX_LOGICIN[2]        MCB.P3CMDRA[9]
			// wire CELL[5].IMUX_LOGICIN[3]        MCB.P3CMDRA[3]
			// wire CELL[5].IMUX_LOGICIN[4]        MCB.P3CMDCA[10]
			// wire CELL[5].IMUX_LOGICIN[7]        MCB.P3CMDCA[0]
			// wire CELL[5].IMUX_LOGICIN[10]       MCB.P3CMDRA[2]
			// wire CELL[5].IMUX_LOGICIN[12]       MCB.P3CMDCA[2]
			// wire CELL[5].IMUX_LOGICIN[14]       MCB.P3CMDRA[10]
			// wire CELL[5].IMUX_LOGICIN[17]       MCB.P3CMDCA[5]
			// wire CELL[5].IMUX_LOGICIN[23]       MCB.P3CMDCA[6]
			// wire CELL[5].IMUX_LOGICIN[25]       MCB.P3CMDCA[7]
			// wire CELL[5].IMUX_LOGICIN[26]       MCB.P3CMDRA[0]
			// wire CELL[5].IMUX_LOGICIN[27]       MCB.P3CMDRA[6]
			// wire CELL[5].IMUX_LOGICIN[28]       MCB.P3CMDRA[5]
			// wire CELL[5].IMUX_LOGICIN[29]       MCB.P3ARBEN
			// wire CELL[5].IMUX_LOGICIN[30]       MCB.P3CMDRA[1]
			// wire CELL[5].IMUX_LOGICIN[31]       MCB.P3CMDRA[12]
			// wire CELL[5].IMUX_LOGICIN[32]       MCB.P3CMDRA[7]
			// wire CELL[5].IMUX_LOGICIN[36]       MCB.P3CMDCA[1]
			// wire CELL[5].IMUX_LOGICIN[37]       MCB.P3CMDRA[11]
			// wire CELL[5].IMUX_LOGICIN[44]       MCB.P3CMDCA[9]
			// wire CELL[5].IMUX_LOGICIN[45]       MCB.P3CMDCA[4]
			// wire CELL[5].IMUX_LOGICIN[47]       MCB.P3CMDCA[3]
			// wire CELL[5].IMUX_LOGICIN[55]       MCB.P3CMDCA[11]
			// wire CELL[5].IMUX_LOGICIN[57]       MCB.P3CMDCA[8]
			// wire CELL[5].IMUX_LOGICIN[59]       MCB.P3CMDRA[8]
			// wire CELL[5].OUT_BEL[2]             MCB.TSTCMDOUT[26]
			// wire CELL[5].OUT_BEL[3]             MCB.P3CMDFULL
			// wire CELL[5].OUT_BEL[5]             MCB.TSTCMDOUT[30]
			// wire CELL[5].OUT_BEL[6]             MCB.P3CMDEMPTY
			// wire CELL[5].OUT_BEL[7]             MCB.TSTCMDOUT[28]
			// wire CELL[5].OUT_BEL[10]            MCB.TSTCMDOUT[31]
			// wire CELL[5].OUT_BEL[11]            MCB.TSTCMDOUT[38]
			// wire CELL[5].OUT_BEL[12]            MCB.TSTCMDOUT[29]
			// wire CELL[5].OUT_BEL[13]            MCB.TSTCMDOUT[35]
			// wire CELL[5].OUT_BEL[15]            MCB.TSTCMDOUT[34]
			// wire CELL[5].OUT_BEL[16]            MCB.TSTCMDOUT[36]
			// wire CELL[5].OUT_BEL[17]            MCB.TSTCMDOUT[32]
			// wire CELL[5].OUT_BEL[19]            MCB.TSTCMDOUT[27]
			// wire CELL[5].OUT_BEL[22]            MCB.TSTCMDOUT[33]
			// wire CELL[5].OUT_BEL[23]            MCB.TSTCMDOUT[37]
			// wire CELL[6].IMUX_LOGICIN[2]        MCB.TSTSEL[5]
			// wire CELL[6].IMUX_LOGICIN[3]        MCB.TSTCMDTESTENB
			// wire CELL[6].IMUX_LOGICIN[4]        MCB.P2CMDBL[2]
			// wire CELL[6].IMUX_LOGICIN[7]        MCB.P2CMDBA[0]
			// wire CELL[6].IMUX_LOGICIN[9]        MCB.TSTSEL[4]
			// wire CELL[6].IMUX_LOGICIN[10]       MCB.TSTSEL[0]
			// wire CELL[6].IMUX_LOGICIN[14]       MCB.TSTSEL[6]
			// wire CELL[6].IMUX_LOGICIN[15]       MCB.P2CMDRA[14]
			// wire CELL[6].IMUX_LOGICIN[16]       MCB.P2CMDBA[2]
			// wire CELL[6].IMUX_LOGICIN[17]       MCB.P2CMDINSTR[1]
			// wire CELL[6].IMUX_LOGICIN[19]       MCB.TSTSEL[2]
			// wire CELL[6].IMUX_LOGICIN[20]       MCB.P2CMDINSTR[0]
			// wire CELL[6].IMUX_LOGICIN[24]       MCB.P2CMDRA[13]
			// wire CELL[6].IMUX_LOGICIN[26]       MCB.P2CMDBL[4]
			// wire CELL[6].IMUX_LOGICIN[30]       MCB.P2CMDBL[5]
			// wire CELL[6].IMUX_LOGICIN[31]       MCB.TSTSEL[7]
			// wire CELL[6].IMUX_LOGICIN[32]       MCB.TSTSEL[3]
			// wire CELL[6].IMUX_LOGICIN[34]       MCB.P2CMDINSTR[2]
			// wire CELL[6].IMUX_LOGICIN[36]       MCB.P2CMDBA[1]
			// wire CELL[6].IMUX_LOGICIN[44]       MCB.P2CMDBL[1]
			// wire CELL[6].IMUX_LOGICIN[47]       MCB.P2CMDEN
			// wire CELL[6].IMUX_LOGICIN[55]       MCB.P2CMDBL[3]
			// wire CELL[6].IMUX_LOGICIN[57]       MCB.P2CMDBL[0]
			// wire CELL[6].IMUX_LOGICIN[58]       MCB.TSTSEL[1]
			// wire CELL[6].OUT_BEL[2]             MCB.TSTCMDOUT[13]
			// wire CELL[6].OUT_BEL[5]             MCB.TSTCMDOUT[17]
			// wire CELL[6].OUT_BEL[7]             MCB.TSTCMDOUT[15]
			// wire CELL[6].OUT_BEL[10]            MCB.TSTCMDOUT[18]
			// wire CELL[6].OUT_BEL[11]            MCB.TSTCMDOUT[25]
			// wire CELL[6].OUT_BEL[12]            MCB.TSTCMDOUT[16]
			// wire CELL[6].OUT_BEL[13]            MCB.TSTCMDOUT[22]
			// wire CELL[6].OUT_BEL[15]            MCB.TSTCMDOUT[21]
			// wire CELL[6].OUT_BEL[16]            MCB.TSTCMDOUT[23]
			// wire CELL[6].OUT_BEL[17]            MCB.TSTCMDOUT[19]
			// wire CELL[6].OUT_BEL[19]            MCB.TSTCMDOUT[14]
			// wire CELL[6].OUT_BEL[22]            MCB.TSTCMDOUT[20]
			// wire CELL[6].OUT_BEL[23]            MCB.TSTCMDOUT[24]
			// wire CELL[7].IMUX_CLK[1]            MCB.P2CMDCLK
			// wire CELL[7].IMUX_LOGICIN[1]        MCB.P2CMDRA[4]
			// wire CELL[7].IMUX_LOGICIN[2]        MCB.P2CMDRA[9]
			// wire CELL[7].IMUX_LOGICIN[3]        MCB.P2CMDRA[3]
			// wire CELL[7].IMUX_LOGICIN[4]        MCB.P2CMDCA[10]
			// wire CELL[7].IMUX_LOGICIN[7]        MCB.P2CMDCA[0]
			// wire CELL[7].IMUX_LOGICIN[10]       MCB.P2CMDRA[2]
			// wire CELL[7].IMUX_LOGICIN[12]       MCB.P2CMDCA[2]
			// wire CELL[7].IMUX_LOGICIN[14]       MCB.P2CMDRA[10]
			// wire CELL[7].IMUX_LOGICIN[17]       MCB.P2CMDCA[5]
			// wire CELL[7].IMUX_LOGICIN[23]       MCB.P2CMDCA[6]
			// wire CELL[7].IMUX_LOGICIN[25]       MCB.P2CMDCA[7]
			// wire CELL[7].IMUX_LOGICIN[26]       MCB.P2CMDRA[0]
			// wire CELL[7].IMUX_LOGICIN[27]       MCB.P2CMDRA[6]
			// wire CELL[7].IMUX_LOGICIN[28]       MCB.P2CMDRA[5]
			// wire CELL[7].IMUX_LOGICIN[29]       MCB.P2ARBEN
			// wire CELL[7].IMUX_LOGICIN[30]       MCB.P2CMDRA[1]
			// wire CELL[7].IMUX_LOGICIN[31]       MCB.P2CMDRA[12]
			// wire CELL[7].IMUX_LOGICIN[32]       MCB.P2CMDRA[7]
			// wire CELL[7].IMUX_LOGICIN[36]       MCB.P2CMDCA[1]
			// wire CELL[7].IMUX_LOGICIN[37]       MCB.P2CMDRA[11]
			// wire CELL[7].IMUX_LOGICIN[44]       MCB.P2CMDCA[9]
			// wire CELL[7].IMUX_LOGICIN[45]       MCB.P2CMDCA[4]
			// wire CELL[7].IMUX_LOGICIN[47]       MCB.P2CMDCA[3]
			// wire CELL[7].IMUX_LOGICIN[55]       MCB.P2CMDCA[11]
			// wire CELL[7].IMUX_LOGICIN[57]       MCB.P2CMDCA[8]
			// wire CELL[7].IMUX_LOGICIN[59]       MCB.P2CMDRA[8]
			// wire CELL[7].OUT_BEL[2]             MCB.TSTCMDOUT[0]
			// wire CELL[7].OUT_BEL[3]             MCB.P2CMDFULL
			// wire CELL[7].OUT_BEL[5]             MCB.TSTCMDOUT[4]
			// wire CELL[7].OUT_BEL[6]             MCB.P2CMDEMPTY
			// wire CELL[7].OUT_BEL[7]             MCB.TSTCMDOUT[2]
			// wire CELL[7].OUT_BEL[10]            MCB.TSTCMDOUT[5]
			// wire CELL[7].OUT_BEL[11]            MCB.TSTCMDOUT[12]
			// wire CELL[7].OUT_BEL[12]            MCB.TSTCMDOUT[3]
			// wire CELL[7].OUT_BEL[13]            MCB.TSTCMDOUT[9]
			// wire CELL[7].OUT_BEL[15]            MCB.TSTCMDOUT[8]
			// wire CELL[7].OUT_BEL[16]            MCB.TSTCMDOUT[10]
			// wire CELL[7].OUT_BEL[17]            MCB.TSTCMDOUT[6]
			// wire CELL[7].OUT_BEL[19]            MCB.TSTCMDOUT[1]
			// wire CELL[7].OUT_BEL[22]            MCB.TSTCMDOUT[7]
			// wire CELL[7].OUT_BEL[23]            MCB.TSTCMDOUT[11]
			// wire CELL[8].IMUX_LOGICIN[1]        MCB.UIDQCOUNT[2]
			// wire CELL[8].IMUX_LOGICIN[2]        MCB.UIDONECAL
			// wire CELL[8].IMUX_LOGICIN[3]        MCB.UIDQCOUNT[1]
			// wire CELL[8].IMUX_LOGICIN[4]        MCB.P1CMDBL[2]
			// wire CELL[8].IMUX_LOGICIN[7]        MCB.P1CMDBA[0]
			// wire CELL[8].IMUX_LOGICIN[9]        MCB.UICMDEN
			// wire CELL[8].IMUX_LOGICIN[10]       MCB.UIDQCOUNT[0]
			// wire CELL[8].IMUX_LOGICIN[14]       MCB.RECAL
			// wire CELL[8].IMUX_LOGICIN[15]       MCB.P1CMDRA[14]
			// wire CELL[8].IMUX_LOGICIN[16]       MCB.P1CMDBA[2]
			// wire CELL[8].IMUX_LOGICIN[17]       MCB.P1CMDINSTR[1]
			// wire CELL[8].IMUX_LOGICIN[19]       MCB.UIDQCOUNT[3]
			// wire CELL[8].IMUX_LOGICIN[20]       MCB.P1CMDINSTR[0]
			// wire CELL[8].IMUX_LOGICIN[24]       MCB.P1CMDRA[13]
			// wire CELL[8].IMUX_LOGICIN[26]       MCB.P1CMDBL[4]
			// wire CELL[8].IMUX_LOGICIN[27]       MCB.UICMD
			// wire CELL[8].IMUX_LOGICIN[29]       MCB.UILDQSDEC
			// wire CELL[8].IMUX_LOGICIN[30]       MCB.P1CMDBL[5]
			// wire CELL[8].IMUX_LOGICIN[31]       MCB.UIDQLOWERINC
			// wire CELL[8].IMUX_LOGICIN[34]       MCB.P1CMDINSTR[2]
			// wire CELL[8].IMUX_LOGICIN[36]       MCB.P1CMDBA[1]
			// wire CELL[8].IMUX_LOGICIN[37]       MCB.SELFREFRESHENTER
			// wire CELL[8].IMUX_LOGICIN[44]       MCB.P1CMDBL[1]
			// wire CELL[8].IMUX_LOGICIN[47]       MCB.P1CMDEN
			// wire CELL[8].IMUX_LOGICIN[52]       MCB.UICMDIN
			// wire CELL[8].IMUX_LOGICIN[55]       MCB.P1CMDBL[3]
			// wire CELL[8].IMUX_LOGICIN[57]       MCB.P1CMDBL[0]
			// wire CELL[8].IMUX_LOGICIN[59]       MCB.UILDQSINC
			// wire CELL[8].OUT_BEL[11]            MCB.SELFREFRESHMODE
			// wire CELL[8].OUT_BEL[19]            MCB.UOREFRSHFLAG
			// wire CELL[9].IMUX_CLK[1]            MCB.P1CMDCLK
			// wire CELL[9].IMUX_LOGICIN[1]        MCB.P1CMDRA[4]
			// wire CELL[9].IMUX_LOGICIN[2]        MCB.P1CMDRA[9]
			// wire CELL[9].IMUX_LOGICIN[3]        MCB.P1CMDRA[3]
			// wire CELL[9].IMUX_LOGICIN[4]        MCB.P1CMDCA[10]
			// wire CELL[9].IMUX_LOGICIN[7]        MCB.P1CMDCA[0]
			// wire CELL[9].IMUX_LOGICIN[10]       MCB.P1CMDRA[2]
			// wire CELL[9].IMUX_LOGICIN[12]       MCB.P1CMDCA[2]
			// wire CELL[9].IMUX_LOGICIN[14]       MCB.P1CMDRA[10]
			// wire CELL[9].IMUX_LOGICIN[17]       MCB.P1CMDCA[5]
			// wire CELL[9].IMUX_LOGICIN[23]       MCB.P1CMDCA[6]
			// wire CELL[9].IMUX_LOGICIN[25]       MCB.P1CMDCA[7]
			// wire CELL[9].IMUX_LOGICIN[26]       MCB.P1CMDRA[0]
			// wire CELL[9].IMUX_LOGICIN[27]       MCB.P1CMDRA[6]
			// wire CELL[9].IMUX_LOGICIN[28]       MCB.P1CMDRA[5]
			// wire CELL[9].IMUX_LOGICIN[29]       MCB.P1ARBEN
			// wire CELL[9].IMUX_LOGICIN[30]       MCB.P1CMDRA[1]
			// wire CELL[9].IMUX_LOGICIN[31]       MCB.P1CMDRA[12]
			// wire CELL[9].IMUX_LOGICIN[32]       MCB.P1CMDRA[7]
			// wire CELL[9].IMUX_LOGICIN[36]       MCB.P1CMDCA[1]
			// wire CELL[9].IMUX_LOGICIN[37]       MCB.P1CMDRA[11]
			// wire CELL[9].IMUX_LOGICIN[44]       MCB.P1CMDCA[9]
			// wire CELL[9].IMUX_LOGICIN[45]       MCB.P1CMDCA[4]
			// wire CELL[9].IMUX_LOGICIN[47]       MCB.P1CMDCA[3]
			// wire CELL[9].IMUX_LOGICIN[55]       MCB.P1CMDCA[11]
			// wire CELL[9].IMUX_LOGICIN[57]       MCB.P1CMDCA[8]
			// wire CELL[9].IMUX_LOGICIN[59]       MCB.P1CMDRA[8]
			// wire CELL[9].OUT_BEL[0]             MCB.UODATA[1]
			// wire CELL[9].OUT_BEL[3]             MCB.P1CMDFULL
			// wire CELL[9].OUT_BEL[6]             MCB.P1CMDEMPTY
			// wire CELL[9].OUT_BEL[7]             MCB.UODATA[0]
			// wire CELL[9].OUT_BEL[8]             MCB.UODATA[4]
			// wire CELL[9].OUT_BEL[10]            MCB.UODATA[2]
			// wire CELL[9].OUT_BEL[11]            MCB.UODATA[7]
			// wire CELL[9].OUT_BEL[16]            MCB.UODATA[6]
			// wire CELL[9].OUT_BEL[20]            MCB.UODATA[5]
			// wire CELL[9].OUT_BEL[22]            MCB.UODATA[3]
			// wire CELL[10].IMUX_CLK[0]           MCB.UICLK
			// wire CELL[10].IMUX_LOGICIN[1]       MCB.UIADDR[0]
			// wire CELL[10].IMUX_LOGICIN[2]       MCB.UIREAD
			// wire CELL[10].IMUX_LOGICIN[3]       MCB.UIADD
			// wire CELL[10].IMUX_LOGICIN[4]       MCB.P0CMDBL[2]
			// wire CELL[10].IMUX_LOGICIN[7]       MCB.P0CMDBA[0]
			// wire CELL[10].IMUX_LOGICIN[9]       MCB.UISDI
			// wire CELL[10].IMUX_LOGICIN[10]      MCB.UICS
			// wire CELL[10].IMUX_LOGICIN[14]      MCB.UIBROADCAST
			// wire CELL[10].IMUX_LOGICIN[15]      MCB.P0CMDRA[14]
			// wire CELL[10].IMUX_LOGICIN[16]      MCB.P0CMDBA[2]
			// wire CELL[10].IMUX_LOGICIN[17]      MCB.P0CMDINSTR[1]
			// wire CELL[10].IMUX_LOGICIN[19]      MCB.UIADDR[1]
			// wire CELL[10].IMUX_LOGICIN[20]      MCB.P0CMDINSTR[0]
			// wire CELL[10].IMUX_LOGICIN[24]      MCB.P0CMDRA[13]
			// wire CELL[10].IMUX_LOGICIN[26]      MCB.P0CMDBL[4]
			// wire CELL[10].IMUX_LOGICIN[27]      MCB.UIADDR[2]
			// wire CELL[10].IMUX_LOGICIN[29]      MCB.UIADDR[3]
			// wire CELL[10].IMUX_LOGICIN[30]      MCB.P0CMDBL[5]
			// wire CELL[10].IMUX_LOGICIN[34]      MCB.P0CMDINSTR[2]
			// wire CELL[10].IMUX_LOGICIN[36]      MCB.P0CMDBA[1]
			// wire CELL[10].IMUX_LOGICIN[37]      MCB.UIDRPUPDATE
			// wire CELL[10].IMUX_LOGICIN[44]      MCB.P0CMDBL[1]
			// wire CELL[10].IMUX_LOGICIN[47]      MCB.P0CMDEN
			// wire CELL[10].IMUX_LOGICIN[55]      MCB.P0CMDBL[3]
			// wire CELL[10].IMUX_LOGICIN[57]      MCB.P0CMDBL[0]
			// wire CELL[10].IMUX_LOGICIN[59]      MCB.UIADDR[4]
			// wire CELL[10].OUT_BEL[2]            MCB.UOCALSTART
			// wire CELL[10].OUT_BEL[5]            MCB.UODONECAL
			// wire CELL[10].OUT_BEL[7]            MCB.UOCMDREADYIN
			// wire CELL[10].OUT_BEL[16]           MCB.UOSDO
			// wire CELL[10].OUT_BEL[22]           MCB.UODATAVALID
			// wire CELL[11].IMUX_CLK[1]           MCB.P0CMDCLK
			// wire CELL[11].IMUX_SR[0]            MCB.SYSRST
			// wire CELL[11].IMUX_LOGICIN[1]       MCB.P0CMDRA[4]
			// wire CELL[11].IMUX_LOGICIN[2]       MCB.P0CMDRA[9]
			// wire CELL[11].IMUX_LOGICIN[3]       MCB.P0CMDRA[3]
			// wire CELL[11].IMUX_LOGICIN[4]       MCB.P0CMDCA[10]
			// wire CELL[11].IMUX_LOGICIN[7]       MCB.P0CMDCA[0]
			// wire CELL[11].IMUX_LOGICIN[10]      MCB.P0CMDRA[2]
			// wire CELL[11].IMUX_LOGICIN[12]      MCB.P0CMDCA[2]
			// wire CELL[11].IMUX_LOGICIN[14]      MCB.P0CMDRA[10]
			// wire CELL[11].IMUX_LOGICIN[17]      MCB.P0CMDCA[5]
			// wire CELL[11].IMUX_LOGICIN[23]      MCB.P0CMDCA[6]
			// wire CELL[11].IMUX_LOGICIN[24]      MCB.PLLLOCK
			// wire CELL[11].IMUX_LOGICIN[25]      MCB.P0CMDCA[7]
			// wire CELL[11].IMUX_LOGICIN[26]      MCB.P0CMDRA[0]
			// wire CELL[11].IMUX_LOGICIN[27]      MCB.P0CMDRA[6]
			// wire CELL[11].IMUX_LOGICIN[28]      MCB.P0CMDRA[5]
			// wire CELL[11].IMUX_LOGICIN[29]      MCB.P0ARBEN
			// wire CELL[11].IMUX_LOGICIN[30]      MCB.P0CMDRA[1]
			// wire CELL[11].IMUX_LOGICIN[31]      MCB.P0CMDRA[12]
			// wire CELL[11].IMUX_LOGICIN[32]      MCB.P0CMDRA[7]
			// wire CELL[11].IMUX_LOGICIN[36]      MCB.P0CMDCA[1]
			// wire CELL[11].IMUX_LOGICIN[37]      MCB.P0CMDRA[11]
			// wire CELL[11].IMUX_LOGICIN[44]      MCB.P0CMDCA[9]
			// wire CELL[11].IMUX_LOGICIN[45]      MCB.P0CMDCA[4]
			// wire CELL[11].IMUX_LOGICIN[47]      MCB.P0CMDCA[3]
			// wire CELL[11].IMUX_LOGICIN[55]      MCB.P0CMDCA[11]
			// wire CELL[11].IMUX_LOGICIN[57]      MCB.P0CMDCA[8]
			// wire CELL[11].IMUX_LOGICIN[59]      MCB.P0CMDRA[8]
			// wire CELL[11].OUT_BEL[3]            MCB.P0CMDFULL
			// wire CELL[11].OUT_BEL[6]            MCB.P0CMDEMPTY
			// wire CELL_MUI[0].IMUX_LOGICIN[1]    MCB.P0RTSTMODEB[2]
			// wire CELL_MUI[0].IMUX_LOGICIN[4]    MCB.P0RTSTWRDATA[13]
			// wire CELL_MUI[0].IMUX_LOGICIN[7]    MCB.P0RTSTWRDATA[2]
			// wire CELL_MUI[0].IMUX_LOGICIN[9]    MCB.P0RTSTENB
			// wire CELL_MUI[0].IMUX_LOGICIN[10]   MCB.P0RTSTWRDATA[17]
			// wire CELL_MUI[0].IMUX_LOGICIN[12]   MCB.P0RTSTWRDATA[3]
			// wire CELL_MUI[0].IMUX_LOGICIN[15]   MCB.P0RTSTWRDATA[0]
			// wire CELL_MUI[0].IMUX_LOGICIN[17]   MCB.P0RTSTWRDATA[7]
			// wire CELL_MUI[0].IMUX_LOGICIN[19]   MCB.P0RTSTMODEB[3]
			// wire CELL_MUI[0].IMUX_LOGICIN[20]   MCB.P0RTSTWRDATA[5]
			// wire CELL_MUI[0].IMUX_LOGICIN[23]   MCB.P0RTSTWRDATA[8]
			// wire CELL_MUI[0].IMUX_LOGICIN[25]   MCB.P0RTSTWRDATA[10]
			// wire CELL_MUI[0].IMUX_LOGICIN[26]   MCB.P0RTSTWRDATA[15]
			// wire CELL_MUI[0].IMUX_LOGICIN[29]   MCB.P0RTSTMODEB[1]
			// wire CELL_MUI[0].IMUX_LOGICIN[30]   MCB.P0RTSTWRDATA[16]
			// wire CELL_MUI[0].IMUX_LOGICIN[32]   MCB.P0RTSTMODEB[0]
			// wire CELL_MUI[0].IMUX_LOGICIN[38]   MCB.P0RTSTWRDATA[6]
			// wire CELL_MUI[0].IMUX_LOGICIN[42]   MCB.P0RTSTWRDATA[1]
			// wire CELL_MUI[0].IMUX_LOGICIN[44]   MCB.P0RTSTWRDATA[12]
			// wire CELL_MUI[0].IMUX_LOGICIN[48]   MCB.P0RTSTWRDATA[9]
			// wire CELL_MUI[0].IMUX_LOGICIN[55]   MCB.P0RTSTWRDATA[14]
			// wire CELL_MUI[0].IMUX_LOGICIN[57]   MCB.P0RTSTWRDATA[11]
			// wire CELL_MUI[0].IMUX_LOGICIN[59]   MCB.P0RTSTPINENB
			// wire CELL_MUI[0].IMUX_LOGICIN[62]   MCB.P0RTSTWRDATA[4]
			// wire CELL_MUI[0].OUT_BEL[0]         MCB.P0RDDATA[5]
			// wire CELL_MUI[0].OUT_BEL[1]         MCB.P0RDDATA[13]
			// wire CELL_MUI[0].OUT_BEL[2]         MCB.P0RDDATA[0]
			// wire CELL_MUI[0].OUT_BEL[3]         MCB.P0RDDATA[11]
			// wire CELL_MUI[0].OUT_BEL[4]         MCB.P0RDFULL
			// wire CELL_MUI[0].OUT_BEL[5]         MCB.P0RDDATA[6]
			// wire CELL_MUI[0].OUT_BEL[6]         MCB.P0RDDATA[17]
			// wire CELL_MUI[0].OUT_BEL[7]         MCB.P0RDDATA[3]
			// wire CELL_MUI[0].OUT_BEL[8]         MCB.P0RDDATA[12]
			// wire CELL_MUI[0].OUT_BEL[9]         MCB.P0RDCOUNT[4]
			// wire CELL_MUI[0].OUT_BEL[10]        MCB.P0RDDATA[7]
			// wire CELL_MUI[0].OUT_BEL[11]        MCB.P0RDCOUNT[5]
			// wire CELL_MUI[0].OUT_BEL[12]        MCB.P0RDDATA[4]
			// wire CELL_MUI[0].OUT_BEL[13]        MCB.P0RDDATA[16]
			// wire CELL_MUI[0].OUT_BEL[14]        MCB.P0RDDATA[1]
			// wire CELL_MUI[0].OUT_BEL[15]        MCB.P0RDDATA[10]
			// wire CELL_MUI[0].OUT_BEL[16]        MCB.P0RDOVERFLOW
			// wire CELL_MUI[0].OUT_BEL[17]        MCB.P0RDDATA[8]
			// wire CELL_MUI[0].OUT_BEL[18]        MCB.P0RDDATA[14]
			// wire CELL_MUI[0].OUT_BEL[19]        MCB.P0RDDATA[2]
			// wire CELL_MUI[0].OUT_BEL[20]        MCB.P0RDDATA[15]
			// wire CELL_MUI[0].OUT_BEL[21]        MCB.P0RTSTUDMP
			// wire CELL_MUI[0].OUT_BEL[22]        MCB.P0RDDATA[9]
			// wire CELL_MUI[0].OUT_BEL[23]        MCB.P0RDCOUNT[6]
			// wire CELL_MUI[1].IMUX_CLK[1]        MCB.P0RDCLK
			// wire CELL_MUI[1].IMUX_LOGICIN[1]    MCB.P0RTSTWRDATA[27]
			// wire CELL_MUI[1].IMUX_LOGICIN[2]    MCB.P0RTSTWRMASK[1]
			// wire CELL_MUI[1].IMUX_LOGICIN[3]    MCB.P0RTSTWRDATA[26]
			// wire CELL_MUI[1].IMUX_LOGICIN[4]    MCB.P0RTSTWRDATA[20]
			// wire CELL_MUI[1].IMUX_LOGICIN[7]    MCB.P0RDEN
			// wire CELL_MUI[1].IMUX_LOGICIN[10]   MCB.P0RTSTWRDATA[25]
			// wire CELL_MUI[1].IMUX_LOGICIN[14]   MCB.P0RTSTWRMASK[2]
			// wire CELL_MUI[1].IMUX_LOGICIN[19]   MCB.P0RTSTWRDATA[28]
			// wire CELL_MUI[1].IMUX_LOGICIN[26]   MCB.P0RTSTWRDATA[22]
			// wire CELL_MUI[1].IMUX_LOGICIN[27]   MCB.P0RTSTWRDATA[29]
			// wire CELL_MUI[1].IMUX_LOGICIN[29]   MCB.P0RTSTWRDATA[30]
			// wire CELL_MUI[1].IMUX_LOGICIN[30]   MCB.P0RTSTWRDATA[23]
			// wire CELL_MUI[1].IMUX_LOGICIN[32]   MCB.P0RTSTWRDATA[31]
			// wire CELL_MUI[1].IMUX_LOGICIN[37]   MCB.P0RTSTWRMASK[3]
			// wire CELL_MUI[1].IMUX_LOGICIN[41]   MCB.P0RTSTWRDATA[24]
			// wire CELL_MUI[1].IMUX_LOGICIN[44]   MCB.P0RTSTWRDATA[19]
			// wire CELL_MUI[1].IMUX_LOGICIN[52]   MCB.P0RTSTWRMASK[0]
			// wire CELL_MUI[1].IMUX_LOGICIN[55]   MCB.P0RTSTWRDATA[21]
			// wire CELL_MUI[1].IMUX_LOGICIN[57]   MCB.P0RTSTWRDATA[18]
			// wire CELL_MUI[1].OUT_BEL[0]         MCB.P0RDEMPTY
			// wire CELL_MUI[1].OUT_BEL[1]         MCB.P0RDDATA[24]
			// wire CELL_MUI[1].OUT_BEL[2]         MCB.P0RDCOUNT[3]
			// wire CELL_MUI[1].OUT_BEL[3]         MCB.P0RDDATA[22]
			// wire CELL_MUI[1].OUT_BEL[4]         MCB.P0RDDATA[29]
			// wire CELL_MUI[1].OUT_BEL[5]         MCB.P0RTSTUNDERRUN
			// wire CELL_MUI[1].OUT_BEL[6]         MCB.P0RDDATA[28]
			// wire CELL_MUI[1].OUT_BEL[7]         MCB.P0RDERROR
			// wire CELL_MUI[1].OUT_BEL[8]         MCB.P0RDDATA[23]
			// wire CELL_MUI[1].OUT_BEL[10]        MCB.P0RDDATA[18]
			// wire CELL_MUI[1].OUT_BEL[12]        MCB.P0RDCOUNT[0]
			// wire CELL_MUI[1].OUT_BEL[13]        MCB.P0RDDATA[27]
			// wire CELL_MUI[1].OUT_BEL[14]        MCB.P0RDCOUNT[2]
			// wire CELL_MUI[1].OUT_BEL[15]        MCB.P0RDDATA[21]
			// wire CELL_MUI[1].OUT_BEL[16]        MCB.P0RDDATA[30]
			// wire CELL_MUI[1].OUT_BEL[17]        MCB.P0RDDATA[19]
			// wire CELL_MUI[1].OUT_BEL[18]        MCB.P0RDDATA[25]
			// wire CELL_MUI[1].OUT_BEL[19]        MCB.P0RDCOUNT[1]
			// wire CELL_MUI[1].OUT_BEL[20]        MCB.P0RDDATA[26]
			// wire CELL_MUI[1].OUT_BEL[21]        MCB.P0RDDATA[31]
			// wire CELL_MUI[1].OUT_BEL[22]        MCB.P0RDDATA[20]
			// wire CELL_MUI[2].IMUX_LOGICIN[1]    MCB.P0WTSTMODEB[2]
			// wire CELL_MUI[2].IMUX_LOGICIN[4]    MCB.P0WRDATA[13]
			// wire CELL_MUI[2].IMUX_LOGICIN[7]    MCB.P0WRDATA[2]
			// wire CELL_MUI[2].IMUX_LOGICIN[9]    MCB.P0WTSTENB
			// wire CELL_MUI[2].IMUX_LOGICIN[10]   MCB.P0WRDATA[17]
			// wire CELL_MUI[2].IMUX_LOGICIN[12]   MCB.P0WRDATA[3]
			// wire CELL_MUI[2].IMUX_LOGICIN[15]   MCB.P0WRDATA[0]
			// wire CELL_MUI[2].IMUX_LOGICIN[17]   MCB.P0WRDATA[7]
			// wire CELL_MUI[2].IMUX_LOGICIN[19]   MCB.P0WTSTMODEB[3]
			// wire CELL_MUI[2].IMUX_LOGICIN[20]   MCB.P0WRDATA[5]
			// wire CELL_MUI[2].IMUX_LOGICIN[23]   MCB.P0WRDATA[8]
			// wire CELL_MUI[2].IMUX_LOGICIN[25]   MCB.P0WRDATA[10]
			// wire CELL_MUI[2].IMUX_LOGICIN[26]   MCB.P0WRDATA[15]
			// wire CELL_MUI[2].IMUX_LOGICIN[29]   MCB.P0WTSTMODEB[1]
			// wire CELL_MUI[2].IMUX_LOGICIN[30]   MCB.P0WRDATA[16]
			// wire CELL_MUI[2].IMUX_LOGICIN[32]   MCB.P0WTSTMODEB[0]
			// wire CELL_MUI[2].IMUX_LOGICIN[38]   MCB.P0WRDATA[6]
			// wire CELL_MUI[2].IMUX_LOGICIN[42]   MCB.P0WRDATA[1]
			// wire CELL_MUI[2].IMUX_LOGICIN[44]   MCB.P0WRDATA[12]
			// wire CELL_MUI[2].IMUX_LOGICIN[48]   MCB.P0WRDATA[9]
			// wire CELL_MUI[2].IMUX_LOGICIN[55]   MCB.P0WRDATA[14]
			// wire CELL_MUI[2].IMUX_LOGICIN[57]   MCB.P0WRDATA[11]
			// wire CELL_MUI[2].IMUX_LOGICIN[59]   MCB.P0WTSTPINENB
			// wire CELL_MUI[2].IMUX_LOGICIN[62]   MCB.P0WRDATA[4]
			// wire CELL_MUI[2].OUT_BEL[0]         MCB.P0WTSTDATA[5]
			// wire CELL_MUI[2].OUT_BEL[1]         MCB.P0WTSTDATA[13]
			// wire CELL_MUI[2].OUT_BEL[2]         MCB.P0WTSTDATA[0]
			// wire CELL_MUI[2].OUT_BEL[3]         MCB.P0WTSTDATA[11]
			// wire CELL_MUI[2].OUT_BEL[4]         MCB.P0WRFULL
			// wire CELL_MUI[2].OUT_BEL[5]         MCB.P0WTSTDATA[6]
			// wire CELL_MUI[2].OUT_BEL[6]         MCB.P0WTSTDATA[17]
			// wire CELL_MUI[2].OUT_BEL[7]         MCB.P0WTSTDATA[3]
			// wire CELL_MUI[2].OUT_BEL[8]         MCB.P0WTSTDATA[12]
			// wire CELL_MUI[2].OUT_BEL[9]         MCB.P0WRCOUNT[4]
			// wire CELL_MUI[2].OUT_BEL[10]        MCB.P0WTSTDATA[7]
			// wire CELL_MUI[2].OUT_BEL[11]        MCB.P0WRCOUNT[5]
			// wire CELL_MUI[2].OUT_BEL[12]        MCB.P0WTSTDATA[4]
			// wire CELL_MUI[2].OUT_BEL[13]        MCB.P0WTSTDATA[16]
			// wire CELL_MUI[2].OUT_BEL[14]        MCB.P0WTSTDATA[1]
			// wire CELL_MUI[2].OUT_BEL[15]        MCB.P0WTSTDATA[10]
			// wire CELL_MUI[2].OUT_BEL[16]        MCB.P0WTSTOVERFLOW
			// wire CELL_MUI[2].OUT_BEL[17]        MCB.P0WTSTDATA[8]
			// wire CELL_MUI[2].OUT_BEL[18]        MCB.P0WTSTDATA[14]
			// wire CELL_MUI[2].OUT_BEL[19]        MCB.P0WTSTDATA[2]
			// wire CELL_MUI[2].OUT_BEL[20]        MCB.P0WTSTDATA[15]
			// wire CELL_MUI[2].OUT_BEL[21]        MCB.P0WTSTLDMP
			// wire CELL_MUI[2].OUT_BEL[22]        MCB.P0WTSTDATA[9]
			// wire CELL_MUI[2].OUT_BEL[23]        MCB.P0WRCOUNT[6]
			// wire CELL_MUI[3].IMUX_CLK[1]        MCB.P0WRCLK
			// wire CELL_MUI[3].IMUX_LOGICIN[1]    MCB.P0WRDATA[27]
			// wire CELL_MUI[3].IMUX_LOGICIN[2]    MCB.P0RWRMASK[1]
			// wire CELL_MUI[3].IMUX_LOGICIN[3]    MCB.P0WRDATA[26]
			// wire CELL_MUI[3].IMUX_LOGICIN[4]    MCB.P0WRDATA[20]
			// wire CELL_MUI[3].IMUX_LOGICIN[7]    MCB.P0WREN
			// wire CELL_MUI[3].IMUX_LOGICIN[10]   MCB.P0WRDATA[25]
			// wire CELL_MUI[3].IMUX_LOGICIN[14]   MCB.P0RWRMASK[2]
			// wire CELL_MUI[3].IMUX_LOGICIN[19]   MCB.P0WRDATA[28]
			// wire CELL_MUI[3].IMUX_LOGICIN[26]   MCB.P0WRDATA[22]
			// wire CELL_MUI[3].IMUX_LOGICIN[27]   MCB.P0WRDATA[29]
			// wire CELL_MUI[3].IMUX_LOGICIN[29]   MCB.P0WRDATA[30]
			// wire CELL_MUI[3].IMUX_LOGICIN[30]   MCB.P0WRDATA[23]
			// wire CELL_MUI[3].IMUX_LOGICIN[32]   MCB.P0WRDATA[31]
			// wire CELL_MUI[3].IMUX_LOGICIN[37]   MCB.P0RWRMASK[3]
			// wire CELL_MUI[3].IMUX_LOGICIN[41]   MCB.P0WRDATA[24]
			// wire CELL_MUI[3].IMUX_LOGICIN[44]   MCB.P0WRDATA[19]
			// wire CELL_MUI[3].IMUX_LOGICIN[52]   MCB.P0RWRMASK[0]
			// wire CELL_MUI[3].IMUX_LOGICIN[55]   MCB.P0WRDATA[21]
			// wire CELL_MUI[3].IMUX_LOGICIN[57]   MCB.P0WRDATA[18]
			// wire CELL_MUI[3].OUT_BEL[0]         MCB.P0WREMPTY
			// wire CELL_MUI[3].OUT_BEL[1]         MCB.P0WTSTDATA[24]
			// wire CELL_MUI[3].OUT_BEL[2]         MCB.P0WRCOUNT[3]
			// wire CELL_MUI[3].OUT_BEL[3]         MCB.P0WTSTDATA[22]
			// wire CELL_MUI[3].OUT_BEL[4]         MCB.P0WTSTDATA[29]
			// wire CELL_MUI[3].OUT_BEL[5]         MCB.P0WRUNDERRUN
			// wire CELL_MUI[3].OUT_BEL[6]         MCB.P0WTSTDATA[28]
			// wire CELL_MUI[3].OUT_BEL[7]         MCB.P0WRERROR
			// wire CELL_MUI[3].OUT_BEL[8]         MCB.P0WTSTDATA[23]
			// wire CELL_MUI[3].OUT_BEL[10]        MCB.P0WTSTDATA[18]
			// wire CELL_MUI[3].OUT_BEL[12]        MCB.P0WRCOUNT[0]
			// wire CELL_MUI[3].OUT_BEL[13]        MCB.P0WTSTDATA[27]
			// wire CELL_MUI[3].OUT_BEL[14]        MCB.P0WRCOUNT[2]
			// wire CELL_MUI[3].OUT_BEL[15]        MCB.P0WTSTDATA[21]
			// wire CELL_MUI[3].OUT_BEL[16]        MCB.P0WTSTDATA[30]
			// wire CELL_MUI[3].OUT_BEL[17]        MCB.P0WTSTDATA[19]
			// wire CELL_MUI[3].OUT_BEL[18]        MCB.P0WTSTDATA[25]
			// wire CELL_MUI[3].OUT_BEL[19]        MCB.P0WRCOUNT[1]
			// wire CELL_MUI[3].OUT_BEL[20]        MCB.P0WTSTDATA[26]
			// wire CELL_MUI[3].OUT_BEL[21]        MCB.P0WTSTDATA[31]
			// wire CELL_MUI[3].OUT_BEL[22]        MCB.P0WTSTDATA[20]
			// wire CELL_MUI[4].IMUX_LOGICIN[1]    MCB.P1RTSTMODEB[2]
			// wire CELL_MUI[4].IMUX_LOGICIN[4]    MCB.P1RTSTWRDATA[13]
			// wire CELL_MUI[4].IMUX_LOGICIN[7]    MCB.P1RTSTWRDATA[2]
			// wire CELL_MUI[4].IMUX_LOGICIN[9]    MCB.P1RTSTENB
			// wire CELL_MUI[4].IMUX_LOGICIN[10]   MCB.P1RTSTWRDATA[17]
			// wire CELL_MUI[4].IMUX_LOGICIN[12]   MCB.P1RTSTWRDATA[3]
			// wire CELL_MUI[4].IMUX_LOGICIN[15]   MCB.P1RTSTWRDATA[0]
			// wire CELL_MUI[4].IMUX_LOGICIN[17]   MCB.P1RTSTWRDATA[7]
			// wire CELL_MUI[4].IMUX_LOGICIN[19]   MCB.P1RTSTMODEB[3]
			// wire CELL_MUI[4].IMUX_LOGICIN[20]   MCB.P1RTSTWRDATA[5]
			// wire CELL_MUI[4].IMUX_LOGICIN[23]   MCB.P1RTSTWRDATA[8]
			// wire CELL_MUI[4].IMUX_LOGICIN[25]   MCB.P1RTSTWRDATA[10]
			// wire CELL_MUI[4].IMUX_LOGICIN[26]   MCB.P1RTSTWRDATA[15]
			// wire CELL_MUI[4].IMUX_LOGICIN[29]   MCB.P1RTSTMODEB[1]
			// wire CELL_MUI[4].IMUX_LOGICIN[30]   MCB.P1RTSTWRDATA[16]
			// wire CELL_MUI[4].IMUX_LOGICIN[32]   MCB.P1RTSTMODEB[0]
			// wire CELL_MUI[4].IMUX_LOGICIN[38]   MCB.P1RTSTWRDATA[6]
			// wire CELL_MUI[4].IMUX_LOGICIN[42]   MCB.P1RTSTWRDATA[1]
			// wire CELL_MUI[4].IMUX_LOGICIN[44]   MCB.P1RTSTWRDATA[12]
			// wire CELL_MUI[4].IMUX_LOGICIN[48]   MCB.P1RTSTWRDATA[9]
			// wire CELL_MUI[4].IMUX_LOGICIN[55]   MCB.P1RTSTWRDATA[14]
			// wire CELL_MUI[4].IMUX_LOGICIN[57]   MCB.P1RTSTWRDATA[11]
			// wire CELL_MUI[4].IMUX_LOGICIN[59]   MCB.P1RTSTPINENB
			// wire CELL_MUI[4].IMUX_LOGICIN[62]   MCB.P1RTSTWRDATA[4]
			// wire CELL_MUI[4].OUT_BEL[0]         MCB.P1RDDATA[5]
			// wire CELL_MUI[4].OUT_BEL[1]         MCB.P1RDDATA[13]
			// wire CELL_MUI[4].OUT_BEL[2]         MCB.P1RDDATA[0]
			// wire CELL_MUI[4].OUT_BEL[3]         MCB.P1RDDATA[11]
			// wire CELL_MUI[4].OUT_BEL[4]         MCB.P1RDFULL
			// wire CELL_MUI[4].OUT_BEL[5]         MCB.P1RDDATA[6]
			// wire CELL_MUI[4].OUT_BEL[6]         MCB.P1RDDATA[17]
			// wire CELL_MUI[4].OUT_BEL[7]         MCB.P1RDDATA[3]
			// wire CELL_MUI[4].OUT_BEL[8]         MCB.P1RDDATA[12]
			// wire CELL_MUI[4].OUT_BEL[9]         MCB.P1RDCOUNT[4]
			// wire CELL_MUI[4].OUT_BEL[10]        MCB.P1RDDATA[7]
			// wire CELL_MUI[4].OUT_BEL[11]        MCB.P1RDCOUNT[5]
			// wire CELL_MUI[4].OUT_BEL[12]        MCB.P1RDDATA[4]
			// wire CELL_MUI[4].OUT_BEL[13]        MCB.P1RDDATA[16]
			// wire CELL_MUI[4].OUT_BEL[14]        MCB.P1RDDATA[1]
			// wire CELL_MUI[4].OUT_BEL[15]        MCB.P1RDDATA[10]
			// wire CELL_MUI[4].OUT_BEL[16]        MCB.P1RDOVERFLOW
			// wire CELL_MUI[4].OUT_BEL[17]        MCB.P1RDDATA[8]
			// wire CELL_MUI[4].OUT_BEL[18]        MCB.P1RDDATA[14]
			// wire CELL_MUI[4].OUT_BEL[19]        MCB.P1RDDATA[2]
			// wire CELL_MUI[4].OUT_BEL[20]        MCB.P1RDDATA[15]
			// wire CELL_MUI[4].OUT_BEL[21]        MCB.P1RTSTUDMN
			// wire CELL_MUI[4].OUT_BEL[22]        MCB.P1RDDATA[9]
			// wire CELL_MUI[4].OUT_BEL[23]        MCB.P1RDCOUNT[6]
			// wire CELL_MUI[5].IMUX_CLK[1]        MCB.P1RDCLK
			// wire CELL_MUI[5].IMUX_LOGICIN[1]    MCB.P1RTSTWRDATA[27]
			// wire CELL_MUI[5].IMUX_LOGICIN[2]    MCB.P1RTSTWRMASK[1]
			// wire CELL_MUI[5].IMUX_LOGICIN[3]    MCB.P1RTSTWRDATA[26]
			// wire CELL_MUI[5].IMUX_LOGICIN[4]    MCB.P1RTSTWRDATA[20]
			// wire CELL_MUI[5].IMUX_LOGICIN[7]    MCB.P1RDEN
			// wire CELL_MUI[5].IMUX_LOGICIN[10]   MCB.P1RTSTWRDATA[25]
			// wire CELL_MUI[5].IMUX_LOGICIN[14]   MCB.P1RTSTWRMASK[2]
			// wire CELL_MUI[5].IMUX_LOGICIN[19]   MCB.P1RTSTWRDATA[28]
			// wire CELL_MUI[5].IMUX_LOGICIN[26]   MCB.P1RTSTWRDATA[22]
			// wire CELL_MUI[5].IMUX_LOGICIN[27]   MCB.P1RTSTWRDATA[29]
			// wire CELL_MUI[5].IMUX_LOGICIN[29]   MCB.P1RTSTWRDATA[30]
			// wire CELL_MUI[5].IMUX_LOGICIN[30]   MCB.P1RTSTWRDATA[23]
			// wire CELL_MUI[5].IMUX_LOGICIN[32]   MCB.P1RTSTWRDATA[31]
			// wire CELL_MUI[5].IMUX_LOGICIN[37]   MCB.P1RTSTWRMASK[3]
			// wire CELL_MUI[5].IMUX_LOGICIN[41]   MCB.P1RTSTWRDATA[24]
			// wire CELL_MUI[5].IMUX_LOGICIN[44]   MCB.P1RTSTWRDATA[19]
			// wire CELL_MUI[5].IMUX_LOGICIN[52]   MCB.P1RTSTWRMASK[0]
			// wire CELL_MUI[5].IMUX_LOGICIN[55]   MCB.P1RTSTWRDATA[21]
			// wire CELL_MUI[5].IMUX_LOGICIN[57]   MCB.P1RTSTWRDATA[18]
			// wire CELL_MUI[5].OUT_BEL[0]         MCB.P1RDEMPTY
			// wire CELL_MUI[5].OUT_BEL[1]         MCB.P1RDDATA[24]
			// wire CELL_MUI[5].OUT_BEL[2]         MCB.P1RDCOUNT[3]
			// wire CELL_MUI[5].OUT_BEL[3]         MCB.P1RDDATA[22]
			// wire CELL_MUI[5].OUT_BEL[4]         MCB.P1RDDATA[29]
			// wire CELL_MUI[5].OUT_BEL[5]         MCB.P1RTSTUNDERRUN
			// wire CELL_MUI[5].OUT_BEL[6]         MCB.P1RDDATA[28]
			// wire CELL_MUI[5].OUT_BEL[7]         MCB.P1RDERROR
			// wire CELL_MUI[5].OUT_BEL[8]         MCB.P1RDDATA[23]
			// wire CELL_MUI[5].OUT_BEL[10]        MCB.P1RDDATA[18]
			// wire CELL_MUI[5].OUT_BEL[12]        MCB.P1RDCOUNT[0]
			// wire CELL_MUI[5].OUT_BEL[13]        MCB.P1RDDATA[27]
			// wire CELL_MUI[5].OUT_BEL[14]        MCB.P1RDCOUNT[2]
			// wire CELL_MUI[5].OUT_BEL[15]        MCB.P1RDDATA[21]
			// wire CELL_MUI[5].OUT_BEL[16]        MCB.P1RDDATA[30]
			// wire CELL_MUI[5].OUT_BEL[17]        MCB.P1RDDATA[19]
			// wire CELL_MUI[5].OUT_BEL[18]        MCB.P1RDDATA[25]
			// wire CELL_MUI[5].OUT_BEL[19]        MCB.P1RDCOUNT[1]
			// wire CELL_MUI[5].OUT_BEL[20]        MCB.P1RDDATA[26]
			// wire CELL_MUI[5].OUT_BEL[21]        MCB.P1RDDATA[31]
			// wire CELL_MUI[5].OUT_BEL[22]        MCB.P1RDDATA[20]
			// wire CELL_MUI[6].IMUX_LOGICIN[1]    MCB.P1WTSTMODEB[2]
			// wire CELL_MUI[6].IMUX_LOGICIN[4]    MCB.P1WRDATA[13]
			// wire CELL_MUI[6].IMUX_LOGICIN[7]    MCB.P1WRDATA[2]
			// wire CELL_MUI[6].IMUX_LOGICIN[9]    MCB.P1WTSTENB
			// wire CELL_MUI[6].IMUX_LOGICIN[10]   MCB.P1WRDATA[17]
			// wire CELL_MUI[6].IMUX_LOGICIN[12]   MCB.P1WRDATA[3]
			// wire CELL_MUI[6].IMUX_LOGICIN[15]   MCB.P1WRDATA[0]
			// wire CELL_MUI[6].IMUX_LOGICIN[17]   MCB.P1WRDATA[7]
			// wire CELL_MUI[6].IMUX_LOGICIN[19]   MCB.P1WTSTMODEB[3]
			// wire CELL_MUI[6].IMUX_LOGICIN[20]   MCB.P1WRDATA[5]
			// wire CELL_MUI[6].IMUX_LOGICIN[23]   MCB.P1WRDATA[8]
			// wire CELL_MUI[6].IMUX_LOGICIN[25]   MCB.P1WRDATA[10]
			// wire CELL_MUI[6].IMUX_LOGICIN[26]   MCB.P1WRDATA[15]
			// wire CELL_MUI[6].IMUX_LOGICIN[29]   MCB.P1WTSTMODEB[1]
			// wire CELL_MUI[6].IMUX_LOGICIN[30]   MCB.P1WRDATA[16]
			// wire CELL_MUI[6].IMUX_LOGICIN[32]   MCB.P1WTSTMODEB[0]
			// wire CELL_MUI[6].IMUX_LOGICIN[38]   MCB.P1WRDATA[6]
			// wire CELL_MUI[6].IMUX_LOGICIN[42]   MCB.P1WRDATA[1]
			// wire CELL_MUI[6].IMUX_LOGICIN[44]   MCB.P1WRDATA[12]
			// wire CELL_MUI[6].IMUX_LOGICIN[48]   MCB.P1WRDATA[9]
			// wire CELL_MUI[6].IMUX_LOGICIN[55]   MCB.P1WRDATA[14]
			// wire CELL_MUI[6].IMUX_LOGICIN[57]   MCB.P1WRDATA[11]
			// wire CELL_MUI[6].IMUX_LOGICIN[59]   MCB.P1WTSTPINENB
			// wire CELL_MUI[6].IMUX_LOGICIN[62]   MCB.P1WRDATA[4]
			// wire CELL_MUI[6].OUT_BEL[0]         MCB.P1WTSTDATA[5]
			// wire CELL_MUI[6].OUT_BEL[1]         MCB.P1WTSTDATA[13]
			// wire CELL_MUI[6].OUT_BEL[2]         MCB.P1WTSTDATA[0]
			// wire CELL_MUI[6].OUT_BEL[3]         MCB.P1WTSTDATA[11]
			// wire CELL_MUI[6].OUT_BEL[4]         MCB.P1WRFULL
			// wire CELL_MUI[6].OUT_BEL[5]         MCB.P1WTSTDATA[6]
			// wire CELL_MUI[6].OUT_BEL[6]         MCB.P1WTSTDATA[17]
			// wire CELL_MUI[6].OUT_BEL[7]         MCB.P1WTSTDATA[3]
			// wire CELL_MUI[6].OUT_BEL[8]         MCB.P1WTSTDATA[12]
			// wire CELL_MUI[6].OUT_BEL[9]         MCB.P1WRCOUNT[4]
			// wire CELL_MUI[6].OUT_BEL[10]        MCB.P1WTSTDATA[7]
			// wire CELL_MUI[6].OUT_BEL[11]        MCB.P1WRCOUNT[5]
			// wire CELL_MUI[6].OUT_BEL[12]        MCB.P1WTSTDATA[4]
			// wire CELL_MUI[6].OUT_BEL[13]        MCB.P1WTSTDATA[16]
			// wire CELL_MUI[6].OUT_BEL[14]        MCB.P1WTSTDATA[1]
			// wire CELL_MUI[6].OUT_BEL[15]        MCB.P1WTSTDATA[10]
			// wire CELL_MUI[6].OUT_BEL[16]        MCB.P1WTSTOVERFLOW
			// wire CELL_MUI[6].OUT_BEL[17]        MCB.P1WTSTDATA[8]
			// wire CELL_MUI[6].OUT_BEL[18]        MCB.P1WTSTDATA[14]
			// wire CELL_MUI[6].OUT_BEL[19]        MCB.P1WTSTDATA[2]
			// wire CELL_MUI[6].OUT_BEL[20]        MCB.P1WTSTDATA[15]
			// wire CELL_MUI[6].OUT_BEL[21]        MCB.P1WTSTLDMN
			// wire CELL_MUI[6].OUT_BEL[22]        MCB.P1WTSTDATA[9]
			// wire CELL_MUI[6].OUT_BEL[23]        MCB.P1WRCOUNT[6]
			// wire CELL_MUI[7].IMUX_CLK[1]        MCB.P1WRCLK
			// wire CELL_MUI[7].IMUX_LOGICIN[1]    MCB.P1WRDATA[27]
			// wire CELL_MUI[7].IMUX_LOGICIN[2]    MCB.P1RWRMASK[1]
			// wire CELL_MUI[7].IMUX_LOGICIN[3]    MCB.P1WRDATA[26]
			// wire CELL_MUI[7].IMUX_LOGICIN[4]    MCB.P1WRDATA[20]
			// wire CELL_MUI[7].IMUX_LOGICIN[7]    MCB.P1WREN
			// wire CELL_MUI[7].IMUX_LOGICIN[10]   MCB.P1WRDATA[25]
			// wire CELL_MUI[7].IMUX_LOGICIN[14]   MCB.P1RWRMASK[2]
			// wire CELL_MUI[7].IMUX_LOGICIN[19]   MCB.P1WRDATA[28]
			// wire CELL_MUI[7].IMUX_LOGICIN[26]   MCB.P1WRDATA[22]
			// wire CELL_MUI[7].IMUX_LOGICIN[27]   MCB.P1WRDATA[29]
			// wire CELL_MUI[7].IMUX_LOGICIN[29]   MCB.P1WRDATA[30]
			// wire CELL_MUI[7].IMUX_LOGICIN[30]   MCB.P1WRDATA[23]
			// wire CELL_MUI[7].IMUX_LOGICIN[32]   MCB.P1WRDATA[31]
			// wire CELL_MUI[7].IMUX_LOGICIN[37]   MCB.P1RWRMASK[3]
			// wire CELL_MUI[7].IMUX_LOGICIN[41]   MCB.P1WRDATA[24]
			// wire CELL_MUI[7].IMUX_LOGICIN[44]   MCB.P1WRDATA[19]
			// wire CELL_MUI[7].IMUX_LOGICIN[52]   MCB.P1RWRMASK[0]
			// wire CELL_MUI[7].IMUX_LOGICIN[55]   MCB.P1WRDATA[21]
			// wire CELL_MUI[7].IMUX_LOGICIN[57]   MCB.P1WRDATA[18]
			// wire CELL_MUI[7].OUT_BEL[0]         MCB.P1WREMPTY
			// wire CELL_MUI[7].OUT_BEL[1]         MCB.P1WTSTDATA[24]
			// wire CELL_MUI[7].OUT_BEL[2]         MCB.P1WRCOUNT[3]
			// wire CELL_MUI[7].OUT_BEL[3]         MCB.P1WTSTDATA[22]
			// wire CELL_MUI[7].OUT_BEL[4]         MCB.P1WTSTDATA[29]
			// wire CELL_MUI[7].OUT_BEL[5]         MCB.P1WRUNDERRUN
			// wire CELL_MUI[7].OUT_BEL[6]         MCB.P1WTSTDATA[28]
			// wire CELL_MUI[7].OUT_BEL[7]         MCB.P1WRERROR
			// wire CELL_MUI[7].OUT_BEL[8]         MCB.P1WTSTDATA[23]
			// wire CELL_MUI[7].OUT_BEL[10]        MCB.P1WTSTDATA[18]
			// wire CELL_MUI[7].OUT_BEL[12]        MCB.P1WRCOUNT[0]
			// wire CELL_MUI[7].OUT_BEL[13]        MCB.P1WTSTDATA[27]
			// wire CELL_MUI[7].OUT_BEL[14]        MCB.P1WRCOUNT[2]
			// wire CELL_MUI[7].OUT_BEL[15]        MCB.P1WTSTDATA[21]
			// wire CELL_MUI[7].OUT_BEL[16]        MCB.P1WTSTDATA[30]
			// wire CELL_MUI[7].OUT_BEL[17]        MCB.P1WTSTDATA[19]
			// wire CELL_MUI[7].OUT_BEL[18]        MCB.P1WTSTDATA[25]
			// wire CELL_MUI[7].OUT_BEL[19]        MCB.P1WRCOUNT[1]
			// wire CELL_MUI[7].OUT_BEL[20]        MCB.P1WTSTDATA[26]
			// wire CELL_MUI[7].OUT_BEL[21]        MCB.P1WTSTDATA[31]
			// wire CELL_MUI[7].OUT_BEL[22]        MCB.P1WTSTDATA[20]
			// wire CELL_MUI[8].IMUX_LOGICIN[1]    MCB.P2TSTMODEB[2]
			// wire CELL_MUI[8].IMUX_LOGICIN[4]    MCB.P2WRDATA[13]
			// wire CELL_MUI[8].IMUX_LOGICIN[7]    MCB.P2WRDATA[2]
			// wire CELL_MUI[8].IMUX_LOGICIN[9]    MCB.P2TSTENB
			// wire CELL_MUI[8].IMUX_LOGICIN[10]   MCB.P2WRDATA[17]
			// wire CELL_MUI[8].IMUX_LOGICIN[12]   MCB.P2WRDATA[3]
			// wire CELL_MUI[8].IMUX_LOGICIN[15]   MCB.P2WRDATA[0]
			// wire CELL_MUI[8].IMUX_LOGICIN[17]   MCB.P2WRDATA[7]
			// wire CELL_MUI[8].IMUX_LOGICIN[19]   MCB.P2TSTMODEB[3]
			// wire CELL_MUI[8].IMUX_LOGICIN[20]   MCB.P2WRDATA[5]
			// wire CELL_MUI[8].IMUX_LOGICIN[23]   MCB.P2WRDATA[8]
			// wire CELL_MUI[8].IMUX_LOGICIN[25]   MCB.P2WRDATA[10]
			// wire CELL_MUI[8].IMUX_LOGICIN[26]   MCB.P2WRDATA[15]
			// wire CELL_MUI[8].IMUX_LOGICIN[29]   MCB.P2TSTMODEB[1]
			// wire CELL_MUI[8].IMUX_LOGICIN[30]   MCB.P2WRDATA[16]
			// wire CELL_MUI[8].IMUX_LOGICIN[32]   MCB.P2TSTMODEB[0]
			// wire CELL_MUI[8].IMUX_LOGICIN[38]   MCB.P2WRDATA[6]
			// wire CELL_MUI[8].IMUX_LOGICIN[42]   MCB.P2WRDATA[1]
			// wire CELL_MUI[8].IMUX_LOGICIN[44]   MCB.P2WRDATA[12]
			// wire CELL_MUI[8].IMUX_LOGICIN[48]   MCB.P2WRDATA[9]
			// wire CELL_MUI[8].IMUX_LOGICIN[55]   MCB.P2WRDATA[14]
			// wire CELL_MUI[8].IMUX_LOGICIN[57]   MCB.P2WRDATA[11]
			// wire CELL_MUI[8].IMUX_LOGICIN[59]   MCB.P2TSTPINENB
			// wire CELL_MUI[8].IMUX_LOGICIN[62]   MCB.P2WRDATA[4]
			// wire CELL_MUI[8].OUT_BEL[0]         MCB.P2RDDATA[5]
			// wire CELL_MUI[8].OUT_BEL[1]         MCB.P2RDDATA[13]
			// wire CELL_MUI[8].OUT_BEL[2]         MCB.P2RDDATA[0]
			// wire CELL_MUI[8].OUT_BEL[3]         MCB.P2RDDATA[11]
			// wire CELL_MUI[8].OUT_BEL[4]         MCB.P2FULL
			// wire CELL_MUI[8].OUT_BEL[5]         MCB.P2RDDATA[6]
			// wire CELL_MUI[8].OUT_BEL[6]         MCB.P2RDDATA[17]
			// wire CELL_MUI[8].OUT_BEL[7]         MCB.P2RDDATA[3]
			// wire CELL_MUI[8].OUT_BEL[8]         MCB.P2RDDATA[12]
			// wire CELL_MUI[8].OUT_BEL[9]         MCB.P2COUNT[4]
			// wire CELL_MUI[8].OUT_BEL[10]        MCB.P2RDDATA[7]
			// wire CELL_MUI[8].OUT_BEL[11]        MCB.P2COUNT[5]
			// wire CELL_MUI[8].OUT_BEL[12]        MCB.P2RDDATA[4]
			// wire CELL_MUI[8].OUT_BEL[13]        MCB.P2RDDATA[16]
			// wire CELL_MUI[8].OUT_BEL[14]        MCB.P2RDDATA[1]
			// wire CELL_MUI[8].OUT_BEL[15]        MCB.P2RDDATA[10]
			// wire CELL_MUI[8].OUT_BEL[16]        MCB.P2RDOVERFLOW
			// wire CELL_MUI[8].OUT_BEL[17]        MCB.P2RDDATA[8]
			// wire CELL_MUI[8].OUT_BEL[18]        MCB.P2RDDATA[14]
			// wire CELL_MUI[8].OUT_BEL[19]        MCB.P2RDDATA[2]
			// wire CELL_MUI[8].OUT_BEL[20]        MCB.P2RDDATA[15]
			// wire CELL_MUI[8].OUT_BEL[21]        MCB.P2TSTUDMP
			// wire CELL_MUI[8].OUT_BEL[22]        MCB.P2RDDATA[9]
			// wire CELL_MUI[8].OUT_BEL[23]        MCB.P2COUNT[6]
			// wire CELL_MUI[9].IMUX_CLK[1]        MCB.P2CLK
			// wire CELL_MUI[9].IMUX_LOGICIN[1]    MCB.P2WRDATA[27]
			// wire CELL_MUI[9].IMUX_LOGICIN[2]    MCB.P2WRMASK[1]
			// wire CELL_MUI[9].IMUX_LOGICIN[3]    MCB.P2WRDATA[26]
			// wire CELL_MUI[9].IMUX_LOGICIN[4]    MCB.P2WRDATA[20]
			// wire CELL_MUI[9].IMUX_LOGICIN[7]    MCB.P2EN
			// wire CELL_MUI[9].IMUX_LOGICIN[10]   MCB.P2WRDATA[25]
			// wire CELL_MUI[9].IMUX_LOGICIN[14]   MCB.P2WRMASK[2]
			// wire CELL_MUI[9].IMUX_LOGICIN[19]   MCB.P2WRDATA[28]
			// wire CELL_MUI[9].IMUX_LOGICIN[26]   MCB.P2WRDATA[22]
			// wire CELL_MUI[9].IMUX_LOGICIN[27]   MCB.P2WRDATA[29]
			// wire CELL_MUI[9].IMUX_LOGICIN[29]   MCB.P2WRDATA[30]
			// wire CELL_MUI[9].IMUX_LOGICIN[30]   MCB.P2WRDATA[23]
			// wire CELL_MUI[9].IMUX_LOGICIN[32]   MCB.P2WRDATA[31]
			// wire CELL_MUI[9].IMUX_LOGICIN[37]   MCB.P2WRMASK[3]
			// wire CELL_MUI[9].IMUX_LOGICIN[41]   MCB.P2WRDATA[24]
			// wire CELL_MUI[9].IMUX_LOGICIN[44]   MCB.P2WRDATA[19]
			// wire CELL_MUI[9].IMUX_LOGICIN[52]   MCB.P2WRMASK[0]
			// wire CELL_MUI[9].IMUX_LOGICIN[55]   MCB.P2WRDATA[21]
			// wire CELL_MUI[9].IMUX_LOGICIN[57]   MCB.P2WRDATA[18]
			// wire CELL_MUI[9].OUT_BEL[0]         MCB.P2EMPTY
			// wire CELL_MUI[9].OUT_BEL[1]         MCB.P2RDDATA[24]
			// wire CELL_MUI[9].OUT_BEL[2]         MCB.P2COUNT[3]
			// wire CELL_MUI[9].OUT_BEL[3]         MCB.P2RDDATA[22]
			// wire CELL_MUI[9].OUT_BEL[4]         MCB.P2RDDATA[29]
			// wire CELL_MUI[9].OUT_BEL[5]         MCB.P2WRUNDERRUN
			// wire CELL_MUI[9].OUT_BEL[6]         MCB.P2RDDATA[28]
			// wire CELL_MUI[9].OUT_BEL[7]         MCB.P2ERROR
			// wire CELL_MUI[9].OUT_BEL[8]         MCB.P2RDDATA[23]
			// wire CELL_MUI[9].OUT_BEL[10]        MCB.P2RDDATA[18]
			// wire CELL_MUI[9].OUT_BEL[12]        MCB.P2COUNT[0]
			// wire CELL_MUI[9].OUT_BEL[13]        MCB.P2RDDATA[27]
			// wire CELL_MUI[9].OUT_BEL[14]        MCB.P2COUNT[2]
			// wire CELL_MUI[9].OUT_BEL[15]        MCB.P2RDDATA[21]
			// wire CELL_MUI[9].OUT_BEL[16]        MCB.P2RDDATA[30]
			// wire CELL_MUI[9].OUT_BEL[17]        MCB.P2RDDATA[19]
			// wire CELL_MUI[9].OUT_BEL[18]        MCB.P2RDDATA[25]
			// wire CELL_MUI[9].OUT_BEL[19]        MCB.P2COUNT[1]
			// wire CELL_MUI[9].OUT_BEL[20]        MCB.P2RDDATA[26]
			// wire CELL_MUI[9].OUT_BEL[21]        MCB.P2RDDATA[31]
			// wire CELL_MUI[9].OUT_BEL[22]        MCB.P2RDDATA[20]
			// wire CELL_MUI[10].IMUX_LOGICIN[1]   MCB.P3TSTMODEB[2]
			// wire CELL_MUI[10].IMUX_LOGICIN[4]   MCB.P3WRDATA[13]
			// wire CELL_MUI[10].IMUX_LOGICIN[7]   MCB.P3WRDATA[2]
			// wire CELL_MUI[10].IMUX_LOGICIN[9]   MCB.P3TSTENB
			// wire CELL_MUI[10].IMUX_LOGICIN[10]  MCB.P3WRDATA[17]
			// wire CELL_MUI[10].IMUX_LOGICIN[12]  MCB.P3WRDATA[3]
			// wire CELL_MUI[10].IMUX_LOGICIN[15]  MCB.P3WRDATA[0]
			// wire CELL_MUI[10].IMUX_LOGICIN[17]  MCB.P3WRDATA[7]
			// wire CELL_MUI[10].IMUX_LOGICIN[19]  MCB.P3TSTMODEB[3]
			// wire CELL_MUI[10].IMUX_LOGICIN[20]  MCB.P3WRDATA[5]
			// wire CELL_MUI[10].IMUX_LOGICIN[23]  MCB.P3WRDATA[8]
			// wire CELL_MUI[10].IMUX_LOGICIN[25]  MCB.P3WRDATA[10]
			// wire CELL_MUI[10].IMUX_LOGICIN[26]  MCB.P3WRDATA[15]
			// wire CELL_MUI[10].IMUX_LOGICIN[29]  MCB.P3TSTMODEB[1]
			// wire CELL_MUI[10].IMUX_LOGICIN[30]  MCB.P3WRDATA[16]
			// wire CELL_MUI[10].IMUX_LOGICIN[32]  MCB.P3TSTMODEB[0]
			// wire CELL_MUI[10].IMUX_LOGICIN[38]  MCB.P3WRDATA[6]
			// wire CELL_MUI[10].IMUX_LOGICIN[42]  MCB.P3WRDATA[1]
			// wire CELL_MUI[10].IMUX_LOGICIN[44]  MCB.P3WRDATA[12]
			// wire CELL_MUI[10].IMUX_LOGICIN[48]  MCB.P3WRDATA[9]
			// wire CELL_MUI[10].IMUX_LOGICIN[55]  MCB.P3WRDATA[14]
			// wire CELL_MUI[10].IMUX_LOGICIN[57]  MCB.P3WRDATA[11]
			// wire CELL_MUI[10].IMUX_LOGICIN[59]  MCB.P3TSTPINENB
			// wire CELL_MUI[10].IMUX_LOGICIN[62]  MCB.P3WRDATA[4]
			// wire CELL_MUI[10].OUT_BEL[0]        MCB.P3RDDATA[5]
			// wire CELL_MUI[10].OUT_BEL[1]        MCB.P3RDDATA[13]
			// wire CELL_MUI[10].OUT_BEL[2]        MCB.P3RDDATA[0]
			// wire CELL_MUI[10].OUT_BEL[3]        MCB.P3RDDATA[11]
			// wire CELL_MUI[10].OUT_BEL[4]        MCB.P3FULL
			// wire CELL_MUI[10].OUT_BEL[5]        MCB.P3RDDATA[6]
			// wire CELL_MUI[10].OUT_BEL[6]        MCB.P3RDDATA[17]
			// wire CELL_MUI[10].OUT_BEL[7]        MCB.P3RDDATA[3]
			// wire CELL_MUI[10].OUT_BEL[8]        MCB.P3RDDATA[12]
			// wire CELL_MUI[10].OUT_BEL[9]        MCB.P3COUNT[4]
			// wire CELL_MUI[10].OUT_BEL[10]       MCB.P3RDDATA[7]
			// wire CELL_MUI[10].OUT_BEL[11]       MCB.P3COUNT[5]
			// wire CELL_MUI[10].OUT_BEL[12]       MCB.P3RDDATA[4]
			// wire CELL_MUI[10].OUT_BEL[13]       MCB.P3RDDATA[16]
			// wire CELL_MUI[10].OUT_BEL[14]       MCB.P3RDDATA[1]
			// wire CELL_MUI[10].OUT_BEL[15]       MCB.P3RDDATA[10]
			// wire CELL_MUI[10].OUT_BEL[16]       MCB.P3RDOVERFLOW
			// wire CELL_MUI[10].OUT_BEL[17]       MCB.P3RDDATA[8]
			// wire CELL_MUI[10].OUT_BEL[18]       MCB.P3RDDATA[14]
			// wire CELL_MUI[10].OUT_BEL[19]       MCB.P3RDDATA[2]
			// wire CELL_MUI[10].OUT_BEL[20]       MCB.P3RDDATA[15]
			// wire CELL_MUI[10].OUT_BEL[21]       MCB.P3TSTLDMP
			// wire CELL_MUI[10].OUT_BEL[22]       MCB.P3RDDATA[9]
			// wire CELL_MUI[10].OUT_BEL[23]       MCB.P3COUNT[6]
			// wire CELL_MUI[11].IMUX_CLK[1]       MCB.P3CLK
			// wire CELL_MUI[11].IMUX_LOGICIN[1]   MCB.P3WRDATA[27]
			// wire CELL_MUI[11].IMUX_LOGICIN[2]   MCB.P3WRMASK[1]
			// wire CELL_MUI[11].IMUX_LOGICIN[3]   MCB.P3WRDATA[26]
			// wire CELL_MUI[11].IMUX_LOGICIN[4]   MCB.P3WRDATA[20]
			// wire CELL_MUI[11].IMUX_LOGICIN[7]   MCB.P3EN
			// wire CELL_MUI[11].IMUX_LOGICIN[10]  MCB.P3WRDATA[25]
			// wire CELL_MUI[11].IMUX_LOGICIN[14]  MCB.P3WRMASK[2]
			// wire CELL_MUI[11].IMUX_LOGICIN[19]  MCB.P3WRDATA[28]
			// wire CELL_MUI[11].IMUX_LOGICIN[26]  MCB.P3WRDATA[22]
			// wire CELL_MUI[11].IMUX_LOGICIN[27]  MCB.P3WRDATA[29]
			// wire CELL_MUI[11].IMUX_LOGICIN[29]  MCB.P3WRDATA[30]
			// wire CELL_MUI[11].IMUX_LOGICIN[30]  MCB.P3WRDATA[23]
			// wire CELL_MUI[11].IMUX_LOGICIN[32]  MCB.P3WRDATA[31]
			// wire CELL_MUI[11].IMUX_LOGICIN[37]  MCB.P3WRMASK[3]
			// wire CELL_MUI[11].IMUX_LOGICIN[41]  MCB.P3WRDATA[24]
			// wire CELL_MUI[11].IMUX_LOGICIN[44]  MCB.P3WRDATA[19]
			// wire CELL_MUI[11].IMUX_LOGICIN[52]  MCB.P3WRMASK[0]
			// wire CELL_MUI[11].IMUX_LOGICIN[55]  MCB.P3WRDATA[21]
			// wire CELL_MUI[11].IMUX_LOGICIN[57]  MCB.P3WRDATA[18]
			// wire CELL_MUI[11].OUT_BEL[0]        MCB.P3EMPTY
			// wire CELL_MUI[11].OUT_BEL[1]        MCB.P3RDDATA[24]
			// wire CELL_MUI[11].OUT_BEL[2]        MCB.P3COUNT[3]
			// wire CELL_MUI[11].OUT_BEL[3]        MCB.P3RDDATA[22]
			// wire CELL_MUI[11].OUT_BEL[4]        MCB.P3RDDATA[29]
			// wire CELL_MUI[11].OUT_BEL[5]        MCB.P3WRUNDERRUN
			// wire CELL_MUI[11].OUT_BEL[6]        MCB.P3RDDATA[28]
			// wire CELL_MUI[11].OUT_BEL[7]        MCB.P3ERROR
			// wire CELL_MUI[11].OUT_BEL[8]        MCB.P3RDDATA[23]
			// wire CELL_MUI[11].OUT_BEL[10]       MCB.P3RDDATA[18]
			// wire CELL_MUI[11].OUT_BEL[12]       MCB.P3COUNT[0]
			// wire CELL_MUI[11].OUT_BEL[13]       MCB.P3RDDATA[27]
			// wire CELL_MUI[11].OUT_BEL[14]       MCB.P3COUNT[2]
			// wire CELL_MUI[11].OUT_BEL[15]       MCB.P3RDDATA[21]
			// wire CELL_MUI[11].OUT_BEL[16]       MCB.P3RDDATA[30]
			// wire CELL_MUI[11].OUT_BEL[17]       MCB.P3RDDATA[19]
			// wire CELL_MUI[11].OUT_BEL[18]       MCB.P3RDDATA[25]
			// wire CELL_MUI[11].OUT_BEL[19]       MCB.P3COUNT[1]
			// wire CELL_MUI[11].OUT_BEL[20]       MCB.P3RDDATA[26]
			// wire CELL_MUI[11].OUT_BEL[21]       MCB.P3RDDATA[31]
			// wire CELL_MUI[11].OUT_BEL[22]       MCB.P3RDDATA[20]
			// wire CELL_MUI[12].IMUX_LOGICIN[1]   MCB.P4TSTMODEB[2]
			// wire CELL_MUI[12].IMUX_LOGICIN[4]   MCB.P4WRDATA[13]
			// wire CELL_MUI[12].IMUX_LOGICIN[7]   MCB.P4WRDATA[2]
			// wire CELL_MUI[12].IMUX_LOGICIN[9]   MCB.P4TSTENB
			// wire CELL_MUI[12].IMUX_LOGICIN[10]  MCB.P4WRDATA[17]
			// wire CELL_MUI[12].IMUX_LOGICIN[12]  MCB.P4WRDATA[3]
			// wire CELL_MUI[12].IMUX_LOGICIN[15]  MCB.P4WRDATA[0]
			// wire CELL_MUI[12].IMUX_LOGICIN[17]  MCB.P4WRDATA[7]
			// wire CELL_MUI[12].IMUX_LOGICIN[19]  MCB.P4TSTMODEB[3]
			// wire CELL_MUI[12].IMUX_LOGICIN[20]  MCB.P4WRDATA[5]
			// wire CELL_MUI[12].IMUX_LOGICIN[23]  MCB.P4WRDATA[8]
			// wire CELL_MUI[12].IMUX_LOGICIN[25]  MCB.P4WRDATA[10]
			// wire CELL_MUI[12].IMUX_LOGICIN[26]  MCB.P4WRDATA[15]
			// wire CELL_MUI[12].IMUX_LOGICIN[29]  MCB.P4TSTMODEB[1]
			// wire CELL_MUI[12].IMUX_LOGICIN[30]  MCB.P4WRDATA[16]
			// wire CELL_MUI[12].IMUX_LOGICIN[32]  MCB.P4TSTMODEB[0]
			// wire CELL_MUI[12].IMUX_LOGICIN[38]  MCB.P4WRDATA[6]
			// wire CELL_MUI[12].IMUX_LOGICIN[42]  MCB.P4WRDATA[1]
			// wire CELL_MUI[12].IMUX_LOGICIN[44]  MCB.P4WRDATA[12]
			// wire CELL_MUI[12].IMUX_LOGICIN[48]  MCB.P4WRDATA[9]
			// wire CELL_MUI[12].IMUX_LOGICIN[55]  MCB.P4WRDATA[14]
			// wire CELL_MUI[12].IMUX_LOGICIN[57]  MCB.P4WRDATA[11]
			// wire CELL_MUI[12].IMUX_LOGICIN[59]  MCB.P4TSTPINENB
			// wire CELL_MUI[12].IMUX_LOGICIN[62]  MCB.P4WRDATA[4]
			// wire CELL_MUI[12].OUT_BEL[0]        MCB.P4RDDATA[5]
			// wire CELL_MUI[12].OUT_BEL[1]        MCB.P4RDDATA[13]
			// wire CELL_MUI[12].OUT_BEL[2]        MCB.P4RDDATA[0]
			// wire CELL_MUI[12].OUT_BEL[3]        MCB.P4RDDATA[11]
			// wire CELL_MUI[12].OUT_BEL[4]        MCB.P4FULL
			// wire CELL_MUI[12].OUT_BEL[5]        MCB.P4RDDATA[6]
			// wire CELL_MUI[12].OUT_BEL[6]        MCB.P4RDDATA[17]
			// wire CELL_MUI[12].OUT_BEL[7]        MCB.P4RDDATA[3]
			// wire CELL_MUI[12].OUT_BEL[8]        MCB.P4RDDATA[12]
			// wire CELL_MUI[12].OUT_BEL[9]        MCB.P4COUNT[4]
			// wire CELL_MUI[12].OUT_BEL[10]       MCB.P4RDDATA[7]
			// wire CELL_MUI[12].OUT_BEL[11]       MCB.P4COUNT[5]
			// wire CELL_MUI[12].OUT_BEL[12]       MCB.P4RDDATA[4]
			// wire CELL_MUI[12].OUT_BEL[13]       MCB.P4RDDATA[16]
			// wire CELL_MUI[12].OUT_BEL[14]       MCB.P4RDDATA[1]
			// wire CELL_MUI[12].OUT_BEL[15]       MCB.P4RDDATA[10]
			// wire CELL_MUI[12].OUT_BEL[16]       MCB.P4RDOVERFLOW
			// wire CELL_MUI[12].OUT_BEL[17]       MCB.P4RDDATA[8]
			// wire CELL_MUI[12].OUT_BEL[18]       MCB.P4RDDATA[14]
			// wire CELL_MUI[12].OUT_BEL[19]       MCB.P4RDDATA[2]
			// wire CELL_MUI[12].OUT_BEL[20]       MCB.P4RDDATA[15]
			// wire CELL_MUI[12].OUT_BEL[21]       MCB.P4TSTUDMN
			// wire CELL_MUI[12].OUT_BEL[22]       MCB.P4RDDATA[9]
			// wire CELL_MUI[12].OUT_BEL[23]       MCB.P4COUNT[6]
			// wire CELL_MUI[13].IMUX_CLK[1]       MCB.P4CLK
			// wire CELL_MUI[13].IMUX_LOGICIN[1]   MCB.P4WRDATA[27]
			// wire CELL_MUI[13].IMUX_LOGICIN[2]   MCB.P4WRMASK[1]
			// wire CELL_MUI[13].IMUX_LOGICIN[3]   MCB.P4WRDATA[26]
			// wire CELL_MUI[13].IMUX_LOGICIN[4]   MCB.P4WRDATA[20]
			// wire CELL_MUI[13].IMUX_LOGICIN[7]   MCB.P4EN
			// wire CELL_MUI[13].IMUX_LOGICIN[10]  MCB.P4WRDATA[25]
			// wire CELL_MUI[13].IMUX_LOGICIN[14]  MCB.P4WRMASK[2]
			// wire CELL_MUI[13].IMUX_LOGICIN[19]  MCB.P4WRDATA[28]
			// wire CELL_MUI[13].IMUX_LOGICIN[26]  MCB.P4WRDATA[22]
			// wire CELL_MUI[13].IMUX_LOGICIN[27]  MCB.P4WRDATA[29]
			// wire CELL_MUI[13].IMUX_LOGICIN[29]  MCB.P4WRDATA[30]
			// wire CELL_MUI[13].IMUX_LOGICIN[30]  MCB.P4WRDATA[23]
			// wire CELL_MUI[13].IMUX_LOGICIN[32]  MCB.P4WRDATA[31]
			// wire CELL_MUI[13].IMUX_LOGICIN[37]  MCB.P4WRMASK[3]
			// wire CELL_MUI[13].IMUX_LOGICIN[41]  MCB.P4WRDATA[24]
			// wire CELL_MUI[13].IMUX_LOGICIN[44]  MCB.P4WRDATA[19]
			// wire CELL_MUI[13].IMUX_LOGICIN[52]  MCB.P4WRMASK[0]
			// wire CELL_MUI[13].IMUX_LOGICIN[55]  MCB.P4WRDATA[21]
			// wire CELL_MUI[13].IMUX_LOGICIN[57]  MCB.P4WRDATA[18]
			// wire CELL_MUI[13].OUT_BEL[0]        MCB.P4EMPTY
			// wire CELL_MUI[13].OUT_BEL[1]        MCB.P4RDDATA[24]
			// wire CELL_MUI[13].OUT_BEL[2]        MCB.P4COUNT[3]
			// wire CELL_MUI[13].OUT_BEL[3]        MCB.P4RDDATA[22]
			// wire CELL_MUI[13].OUT_BEL[4]        MCB.P4RDDATA[29]
			// wire CELL_MUI[13].OUT_BEL[5]        MCB.P4WRUNDERRUN
			// wire CELL_MUI[13].OUT_BEL[6]        MCB.P4RDDATA[28]
			// wire CELL_MUI[13].OUT_BEL[7]        MCB.P4ERROR
			// wire CELL_MUI[13].OUT_BEL[8]        MCB.P4RDDATA[23]
			// wire CELL_MUI[13].OUT_BEL[10]       MCB.P4RDDATA[18]
			// wire CELL_MUI[13].OUT_BEL[12]       MCB.P4COUNT[0]
			// wire CELL_MUI[13].OUT_BEL[13]       MCB.P4RDDATA[27]
			// wire CELL_MUI[13].OUT_BEL[14]       MCB.P4COUNT[2]
			// wire CELL_MUI[13].OUT_BEL[15]       MCB.P4RDDATA[21]
			// wire CELL_MUI[13].OUT_BEL[16]       MCB.P4RDDATA[30]
			// wire CELL_MUI[13].OUT_BEL[17]       MCB.P4RDDATA[19]
			// wire CELL_MUI[13].OUT_BEL[18]       MCB.P4RDDATA[25]
			// wire CELL_MUI[13].OUT_BEL[19]       MCB.P4COUNT[1]
			// wire CELL_MUI[13].OUT_BEL[20]       MCB.P4RDDATA[26]
			// wire CELL_MUI[13].OUT_BEL[21]       MCB.P4RDDATA[31]
			// wire CELL_MUI[13].OUT_BEL[22]       MCB.P4RDDATA[20]
			// wire CELL_MUI[14].IMUX_LOGICIN[1]   MCB.P5TSTMODEB[2]
			// wire CELL_MUI[14].IMUX_LOGICIN[4]   MCB.P5WRDATA[13]
			// wire CELL_MUI[14].IMUX_LOGICIN[7]   MCB.P5WRDATA[2]
			// wire CELL_MUI[14].IMUX_LOGICIN[9]   MCB.P5TSTENB
			// wire CELL_MUI[14].IMUX_LOGICIN[10]  MCB.P5WRDATA[17]
			// wire CELL_MUI[14].IMUX_LOGICIN[12]  MCB.P5WRDATA[3]
			// wire CELL_MUI[14].IMUX_LOGICIN[15]  MCB.P5WRDATA[0]
			// wire CELL_MUI[14].IMUX_LOGICIN[17]  MCB.P5WRDATA[7]
			// wire CELL_MUI[14].IMUX_LOGICIN[19]  MCB.P5TSTMODEB[3]
			// wire CELL_MUI[14].IMUX_LOGICIN[20]  MCB.P5WRDATA[5]
			// wire CELL_MUI[14].IMUX_LOGICIN[23]  MCB.P5WRDATA[8]
			// wire CELL_MUI[14].IMUX_LOGICIN[25]  MCB.P5WRDATA[10]
			// wire CELL_MUI[14].IMUX_LOGICIN[26]  MCB.P5WRDATA[15]
			// wire CELL_MUI[14].IMUX_LOGICIN[29]  MCB.P5TSTMODEB[1]
			// wire CELL_MUI[14].IMUX_LOGICIN[30]  MCB.P5WRDATA[16]
			// wire CELL_MUI[14].IMUX_LOGICIN[32]  MCB.P5TSTMODEB[0]
			// wire CELL_MUI[14].IMUX_LOGICIN[38]  MCB.P5WRDATA[6]
			// wire CELL_MUI[14].IMUX_LOGICIN[42]  MCB.P5WRDATA[1]
			// wire CELL_MUI[14].IMUX_LOGICIN[44]  MCB.P5WRDATA[12]
			// wire CELL_MUI[14].IMUX_LOGICIN[48]  MCB.P5WRDATA[9]
			// wire CELL_MUI[14].IMUX_LOGICIN[55]  MCB.P5WRDATA[14]
			// wire CELL_MUI[14].IMUX_LOGICIN[57]  MCB.P5WRDATA[11]
			// wire CELL_MUI[14].IMUX_LOGICIN[59]  MCB.P5TSTPINENB
			// wire CELL_MUI[14].IMUX_LOGICIN[62]  MCB.P5WRDATA[4]
			// wire CELL_MUI[14].OUT_BEL[0]        MCB.P5RDDATA[5]
			// wire CELL_MUI[14].OUT_BEL[1]        MCB.P5RDDATA[13]
			// wire CELL_MUI[14].OUT_BEL[2]        MCB.P5RDDATA[0]
			// wire CELL_MUI[14].OUT_BEL[3]        MCB.P5RDDATA[11]
			// wire CELL_MUI[14].OUT_BEL[4]        MCB.P5FULL
			// wire CELL_MUI[14].OUT_BEL[5]        MCB.P5RDDATA[6]
			// wire CELL_MUI[14].OUT_BEL[6]        MCB.P5RDDATA[17]
			// wire CELL_MUI[14].OUT_BEL[7]        MCB.P5RDDATA[3]
			// wire CELL_MUI[14].OUT_BEL[8]        MCB.P5RDDATA[12]
			// wire CELL_MUI[14].OUT_BEL[9]        MCB.P5COUNT[4]
			// wire CELL_MUI[14].OUT_BEL[10]       MCB.P5RDDATA[7]
			// wire CELL_MUI[14].OUT_BEL[11]       MCB.P5COUNT[5]
			// wire CELL_MUI[14].OUT_BEL[12]       MCB.P5RDDATA[4]
			// wire CELL_MUI[14].OUT_BEL[13]       MCB.P5RDDATA[16]
			// wire CELL_MUI[14].OUT_BEL[14]       MCB.P5RDDATA[1]
			// wire CELL_MUI[14].OUT_BEL[15]       MCB.P5RDDATA[10]
			// wire CELL_MUI[14].OUT_BEL[16]       MCB.P5RDOVERFLOW
			// wire CELL_MUI[14].OUT_BEL[17]       MCB.P5RDDATA[8]
			// wire CELL_MUI[14].OUT_BEL[18]       MCB.P5RDDATA[14]
			// wire CELL_MUI[14].OUT_BEL[19]       MCB.P5RDDATA[2]
			// wire CELL_MUI[14].OUT_BEL[20]       MCB.P5RDDATA[15]
			// wire CELL_MUI[14].OUT_BEL[21]       MCB.P5TSTLDMN
			// wire CELL_MUI[14].OUT_BEL[22]       MCB.P5RDDATA[9]
			// wire CELL_MUI[14].OUT_BEL[23]       MCB.P5COUNT[6]
			// wire CELL_MUI[15].IMUX_CLK[1]       MCB.P5CLK
			// wire CELL_MUI[15].IMUX_LOGICIN[1]   MCB.P5WRDATA[27]
			// wire CELL_MUI[15].IMUX_LOGICIN[2]   MCB.P5WRMASK[1]
			// wire CELL_MUI[15].IMUX_LOGICIN[3]   MCB.P5WRDATA[26]
			// wire CELL_MUI[15].IMUX_LOGICIN[4]   MCB.P5WRDATA[20]
			// wire CELL_MUI[15].IMUX_LOGICIN[7]   MCB.P5EN
			// wire CELL_MUI[15].IMUX_LOGICIN[10]  MCB.P5WRDATA[25]
			// wire CELL_MUI[15].IMUX_LOGICIN[14]  MCB.P5WRMASK[2]
			// wire CELL_MUI[15].IMUX_LOGICIN[19]  MCB.P5WRDATA[28]
			// wire CELL_MUI[15].IMUX_LOGICIN[26]  MCB.P5WRDATA[22]
			// wire CELL_MUI[15].IMUX_LOGICIN[27]  MCB.P5WRDATA[29]
			// wire CELL_MUI[15].IMUX_LOGICIN[29]  MCB.P5WRDATA[30]
			// wire CELL_MUI[15].IMUX_LOGICIN[30]  MCB.P5WRDATA[23]
			// wire CELL_MUI[15].IMUX_LOGICIN[32]  MCB.P5WRDATA[31]
			// wire CELL_MUI[15].IMUX_LOGICIN[37]  MCB.P5WRMASK[3]
			// wire CELL_MUI[15].IMUX_LOGICIN[41]  MCB.P5WRDATA[24]
			// wire CELL_MUI[15].IMUX_LOGICIN[44]  MCB.P5WRDATA[19]
			// wire CELL_MUI[15].IMUX_LOGICIN[52]  MCB.P5WRMASK[0]
			// wire CELL_MUI[15].IMUX_LOGICIN[55]  MCB.P5WRDATA[21]
			// wire CELL_MUI[15].IMUX_LOGICIN[57]  MCB.P5WRDATA[18]
			// wire CELL_MUI[15].OUT_BEL[0]        MCB.P5EMPTY
			// wire CELL_MUI[15].OUT_BEL[1]        MCB.P5RDDATA[24]
			// wire CELL_MUI[15].OUT_BEL[2]        MCB.P5COUNT[3]
			// wire CELL_MUI[15].OUT_BEL[3]        MCB.P5RDDATA[22]
			// wire CELL_MUI[15].OUT_BEL[4]        MCB.P5RDDATA[29]
			// wire CELL_MUI[15].OUT_BEL[5]        MCB.P5WRUNDERRUN
			// wire CELL_MUI[15].OUT_BEL[6]        MCB.P5RDDATA[28]
			// wire CELL_MUI[15].OUT_BEL[7]        MCB.P5ERROR
			// wire CELL_MUI[15].OUT_BEL[8]        MCB.P5RDDATA[23]
			// wire CELL_MUI[15].OUT_BEL[10]       MCB.P5RDDATA[18]
			// wire CELL_MUI[15].OUT_BEL[12]       MCB.P5COUNT[0]
			// wire CELL_MUI[15].OUT_BEL[13]       MCB.P5RDDATA[27]
			// wire CELL_MUI[15].OUT_BEL[14]       MCB.P5COUNT[2]
			// wire CELL_MUI[15].OUT_BEL[15]       MCB.P5RDDATA[21]
			// wire CELL_MUI[15].OUT_BEL[16]       MCB.P5RDDATA[30]
			// wire CELL_MUI[15].OUT_BEL[17]       MCB.P5RDDATA[19]
			// wire CELL_MUI[15].OUT_BEL[18]       MCB.P5RDDATA[25]
			// wire CELL_MUI[15].OUT_BEL[19]       MCB.P5COUNT[1]
			// wire CELL_MUI[15].OUT_BEL[20]       MCB.P5RDDATA[26]
			// wire CELL_MUI[15].OUT_BEL[21]       MCB.P5RDDATA[31]
			// wire CELL_MUI[15].OUT_BEL[22]       MCB.P5RDDATA[20]
		}

		tile_class PCIE {
			cell W[0];
			cell W[1];
			cell W[2];
			cell W[3];
			cell W[4];
			cell W[5];
			cell W[6];
			cell W[7];
			cell W[8];
			cell W[9];
			cell W[10];
			cell W[11];
			cell W[12];
			cell W[13];
			cell W[14];
			cell W[15];
			cell E[0];
			cell E[1];
			cell E[2];
			cell E[3];
			cell E[4];
			cell E[5];
			cell E[6];
			cell E[7];
			cell E[8];
			cell E[9];
			cell E[10];
			cell E[11];
			cell E[12];
			cell E[13];
			cell E[14];
			cell E[15];
			bitrect MAIN_W[0]: Vertical (31, rev 64);
			bitrect MAIN_W[1]: Vertical (31, rev 64);
			bitrect MAIN_W[2]: Vertical (31, rev 64);
			bitrect MAIN_W[3]: Vertical (31, rev 64);
			bitrect MAIN_W[4]: Vertical (31, rev 64);
			bitrect MAIN_W[5]: Vertical (31, rev 64);
			bitrect MAIN_W[6]: Vertical (31, rev 64);
			bitrect MAIN_W[7]: Vertical (31, rev 64);
			bitrect MAIN_W[8]: Vertical (31, rev 64);
			bitrect MAIN_W[9]: Vertical (31, rev 64);
			bitrect MAIN_W[10]: Vertical (31, rev 64);
			bitrect MAIN_W[11]: Vertical (31, rev 64);
			bitrect MAIN_W[12]: Vertical (31, rev 64);
			bitrect MAIN_W[13]: Vertical (31, rev 64);
			bitrect MAIN_W[14]: Vertical (31, rev 64);
			bitrect MAIN_W[15]: Vertical (31, rev 64);
			bitrect MAIN_E[0]: Vertical (30, rev 64);
			bitrect MAIN_E[1]: Vertical (30, rev 64);
			bitrect MAIN_E[2]: Vertical (30, rev 64);
			bitrect MAIN_E[3]: Vertical (30, rev 64);
			bitrect MAIN_E[4]: Vertical (30, rev 64);
			bitrect MAIN_E[5]: Vertical (30, rev 64);
			bitrect MAIN_E[6]: Vertical (30, rev 64);
			bitrect MAIN_E[7]: Vertical (30, rev 64);
			bitrect MAIN_E[8]: Vertical (30, rev 64);
			bitrect MAIN_E[9]: Vertical (30, rev 64);
			bitrect MAIN_E[10]: Vertical (30, rev 64);
			bitrect MAIN_E[11]: Vertical (30, rev 64);
			bitrect MAIN_E[12]: Vertical (30, rev 64);
			bitrect MAIN_E[13]: Vertical (30, rev 64);
			bitrect MAIN_E[14]: Vertical (30, rev 64);
			bitrect MAIN_E[15]: Vertical (30, rev 64);

			bel PCIE {
				input MGTCLK = W[13].IMUX_CLK[0];
				input USERCLK = W[10].IMUX_CLK[0];
				input SYSRESETN = W[8].IMUX_LOGICIN[44];
				input CLOCKLOCKED = W[8].IMUX_LOGICIN[42];
				input TRNFCSEL[0] = W[7].IMUX_LOGICIN[58];
				input TRNFCSEL[1] = W[6].IMUX_LOGICIN[58];
				input TRNFCSEL[2] = W[5].IMUX_LOGICIN[58];
				input TRNTSOFN = W[7].IMUX_LOGICIN[12];
				input TRNTEOFN = W[6].IMUX_LOGICIN[12];
				input TRNTD[0] = W[7].IMUX_LOGICIN[5];
				input TRNTD[1] = W[6].IMUX_LOGICIN[5];
				input TRNTD[2] = W[5].IMUX_LOGICIN[5];
				input TRNTD[3] = W[4].IMUX_LOGICIN[5];
				input TRNTD[4] = W[7].IMUX_LOGICIN[7];
				input TRNTD[5] = W[6].IMUX_LOGICIN[7];
				input TRNTD[6] = W[5].IMUX_LOGICIN[7];
				input TRNTD[7] = W[4].IMUX_LOGICIN[7];
				input TRNTD[8] = W[7].IMUX_LOGICIN[4];
				input TRNTD[9] = W[6].IMUX_LOGICIN[4];
				input TRNTD[10] = W[5].IMUX_LOGICIN[4];
				input TRNTD[11] = W[4].IMUX_LOGICIN[4];
				input TRNTD[12] = W[7].IMUX_LOGICIN[23];
				input TRNTD[13] = W[6].IMUX_LOGICIN[23];
				input TRNTD[14] = W[5].IMUX_LOGICIN[23];
				input TRNTD[15] = W[4].IMUX_LOGICIN[23];
				input TRNTD[16] = W[7].IMUX_LOGICIN[25];
				input TRNTD[17] = W[6].IMUX_LOGICIN[25];
				input TRNTD[18] = W[5].IMUX_LOGICIN[25];
				input TRNTD[19] = W[4].IMUX_LOGICIN[25];
				input TRNTD[20] = W[7].IMUX_LOGICIN[48];
				input TRNTD[21] = W[6].IMUX_LOGICIN[48];
				input TRNTD[22] = W[5].IMUX_LOGICIN[48];
				input TRNTD[23] = W[4].IMUX_LOGICIN[48];
				input TRNTD[24] = W[7].IMUX_LOGICIN[1];
				input TRNTD[25] = W[6].IMUX_LOGICIN[1];
				input TRNTD[26] = W[5].IMUX_LOGICIN[1];
				input TRNTD[27] = W[4].IMUX_LOGICIN[1];
				input TRNTD[28] = W[7].IMUX_LOGICIN[26];
				input TRNTD[29] = W[6].IMUX_LOGICIN[26];
				input TRNTD[30] = W[5].IMUX_LOGICIN[26];
				input TRNTD[31] = W[4].IMUX_LOGICIN[26];
				input TRNTSRCRDYN = W[4].IMUX_LOGICIN[12];
				input TRNTSRCDSCN = W[7].IMUX_LOGICIN[24];
				input TRNTSTRN = W[6].IMUX_LOGICIN[24];
				input TRNTCFGGNTN = W[5].IMUX_LOGICIN[24];
				input TRNTERRFWDN = W[5].IMUX_LOGICIN[12];
				input TRNRDSTRDYN = W[7].IMUX_LOGICIN[3];
				input TRNRNPOKN = W[6].IMUX_LOGICIN[3];
				input CFGDWADDR[0] = W[3].IMUX_LOGICIN[12];
				input CFGDWADDR[1] = W[2].IMUX_LOGICIN[12];
				input CFGDWADDR[2] = W[1].IMUX_LOGICIN[12];
				input CFGDWADDR[3] = W[0].IMUX_LOGICIN[12];
				input CFGDWADDR[4] = W[3].IMUX_LOGICIN[24];
				input CFGDWADDR[5] = W[2].IMUX_LOGICIN[24];
				input CFGDWADDR[6] = W[1].IMUX_LOGICIN[24];
				input CFGDWADDR[7] = W[0].IMUX_LOGICIN[24];
				input CFGDWADDR[8] = W[3].IMUX_LOGICIN[5];
				input CFGDWADDR[9] = W[2].IMUX_LOGICIN[5];
				input CFGRDENN = W[3].IMUX_LOGICIN[4];
				input CFGINTERRUPTN = W[2].IMUX_LOGICIN[4];
				input CFGINTERRUPTASSERTN = W[3].IMUX_LOGICIN[48];
				input CFGINTERRUPTDI[0] = W[3].IMUX_LOGICIN[23];
				input CFGINTERRUPTDI[1] = W[2].IMUX_LOGICIN[23];
				input CFGINTERRUPTDI[2] = W[1].IMUX_LOGICIN[23];
				input CFGINTERRUPTDI[3] = W[0].IMUX_LOGICIN[23];
				input CFGINTERRUPTDI[4] = W[3].IMUX_LOGICIN[25];
				input CFGINTERRUPTDI[5] = W[2].IMUX_LOGICIN[25];
				input CFGINTERRUPTDI[6] = W[1].IMUX_LOGICIN[25];
				input CFGINTERRUPTDI[7] = W[0].IMUX_LOGICIN[25];
				input CFGVENID[0] = E[7].IMUX_LOGICIN[3];
				input CFGVENID[1] = E[6].IMUX_LOGICIN[3];
				input CFGVENID[2] = E[5].IMUX_LOGICIN[3];
				input CFGVENID[3] = E[4].IMUX_LOGICIN[3];
				input CFGVENID[4] = E[3].IMUX_LOGICIN[3];
				input CFGVENID[5] = E[2].IMUX_LOGICIN[3];
				input CFGVENID[6] = E[1].IMUX_LOGICIN[3];
				input CFGVENID[7] = E[0].IMUX_LOGICIN[3];
				input CFGVENID[8] = E[7].IMUX_LOGICIN[58];
				input CFGVENID[9] = E[6].IMUX_LOGICIN[58];
				input CFGVENID[10] = E[5].IMUX_LOGICIN[58];
				input CFGVENID[11] = E[4].IMUX_LOGICIN[58];
				input CFGVENID[12] = E[3].IMUX_LOGICIN[58];
				input CFGVENID[13] = E[2].IMUX_LOGICIN[58];
				input CFGVENID[14] = E[1].IMUX_LOGICIN[58];
				input CFGVENID[15] = E[0].IMUX_LOGICIN[58];
				input CFGDEVID[0] = E[7].IMUX_LOGICIN[2];
				input CFGDEVID[1] = E[6].IMUX_LOGICIN[2];
				input CFGDEVID[2] = E[5].IMUX_LOGICIN[2];
				input CFGDEVID[3] = E[4].IMUX_LOGICIN[2];
				input CFGDEVID[4] = E[3].IMUX_LOGICIN[2];
				input CFGDEVID[5] = E[2].IMUX_LOGICIN[2];
				input CFGDEVID[6] = E[1].IMUX_LOGICIN[2];
				input CFGDEVID[7] = E[0].IMUX_LOGICIN[2];
				input CFGDEVID[8] = E[7].IMUX_LOGICIN[19];
				input CFGDEVID[9] = E[6].IMUX_LOGICIN[19];
				input CFGDEVID[10] = E[5].IMUX_LOGICIN[19];
				input CFGDEVID[11] = E[4].IMUX_LOGICIN[19];
				input CFGDEVID[12] = E[3].IMUX_LOGICIN[19];
				input CFGDEVID[13] = E[2].IMUX_LOGICIN[19];
				input CFGDEVID[14] = E[1].IMUX_LOGICIN[19];
				input CFGDEVID[15] = E[0].IMUX_LOGICIN[19];
				input CFGREVID[0] = W[3].IMUX_LOGICIN[2];
				input CFGREVID[1] = W[2].IMUX_LOGICIN[2];
				input CFGREVID[2] = W[1].IMUX_LOGICIN[2];
				input CFGREVID[3] = W[0].IMUX_LOGICIN[2];
				input CFGREVID[4] = W[3].IMUX_LOGICIN[19];
				input CFGREVID[5] = W[2].IMUX_LOGICIN[19];
				input CFGREVID[6] = W[1].IMUX_LOGICIN[19];
				input CFGREVID[7] = W[0].IMUX_LOGICIN[19];
				input CFGSUBSYSID[0] = E[7].IMUX_LOGICIN[9];
				input CFGSUBSYSID[1] = E[6].IMUX_LOGICIN[9];
				input CFGSUBSYSID[2] = E[5].IMUX_LOGICIN[9];
				input CFGSUBSYSID[3] = E[4].IMUX_LOGICIN[9];
				input CFGSUBSYSID[4] = E[3].IMUX_LOGICIN[9];
				input CFGSUBSYSID[5] = E[2].IMUX_LOGICIN[9];
				input CFGSUBSYSID[6] = E[1].IMUX_LOGICIN[9];
				input CFGSUBSYSID[7] = E[0].IMUX_LOGICIN[9];
				input CFGSUBSYSID[8] = E[7].IMUX_LOGICIN[27];
				input CFGSUBSYSID[9] = E[6].IMUX_LOGICIN[27];
				input CFGSUBSYSID[10] = E[5].IMUX_LOGICIN[27];
				input CFGSUBSYSID[11] = E[4].IMUX_LOGICIN[27];
				input CFGSUBSYSID[12] = E[3].IMUX_LOGICIN[27];
				input CFGSUBSYSID[13] = E[2].IMUX_LOGICIN[27];
				input CFGSUBSYSID[14] = E[1].IMUX_LOGICIN[27];
				input CFGSUBSYSID[15] = E[0].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[0] = W[7].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[1] = W[6].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[2] = W[5].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[3] = W[4].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[4] = W[3].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[5] = W[2].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[6] = W[1].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[7] = W[0].IMUX_LOGICIN[9];
				input CFGSUBSYSVENID[8] = W[7].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[9] = W[6].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[10] = W[5].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[11] = W[4].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[12] = W[3].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[13] = W[2].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[14] = W[1].IMUX_LOGICIN[27];
				input CFGSUBSYSVENID[15] = W[0].IMUX_LOGICIN[27];
				input CFGTURNOFFOKN = W[2].IMUX_LOGICIN[48];
				input CFGPMWAKEN = E[15].IMUX_LOGICIN[39];
				input CFGTRNPENDINGN = E[14].IMUX_LOGICIN[39];
				input CFGDSN[0] = E[7].IMUX_LOGICIN[12];
				input CFGDSN[1] = E[6].IMUX_LOGICIN[12];
				input CFGDSN[2] = E[5].IMUX_LOGICIN[12];
				input CFGDSN[3] = E[4].IMUX_LOGICIN[12];
				input CFGDSN[4] = E[3].IMUX_LOGICIN[12];
				input CFGDSN[5] = E[2].IMUX_LOGICIN[12];
				input CFGDSN[6] = E[1].IMUX_LOGICIN[12];
				input CFGDSN[7] = E[0].IMUX_LOGICIN[12];
				input CFGDSN[8] = E[7].IMUX_LOGICIN[24];
				input CFGDSN[9] = E[6].IMUX_LOGICIN[24];
				input CFGDSN[10] = E[5].IMUX_LOGICIN[24];
				input CFGDSN[11] = E[4].IMUX_LOGICIN[24];
				input CFGDSN[12] = E[3].IMUX_LOGICIN[24];
				input CFGDSN[13] = E[2].IMUX_LOGICIN[24];
				input CFGDSN[14] = E[1].IMUX_LOGICIN[24];
				input CFGDSN[15] = E[0].IMUX_LOGICIN[24];
				input CFGDSN[16] = E[7].IMUX_LOGICIN[5];
				input CFGDSN[17] = E[6].IMUX_LOGICIN[5];
				input CFGDSN[18] = E[5].IMUX_LOGICIN[5];
				input CFGDSN[19] = E[4].IMUX_LOGICIN[5];
				input CFGDSN[20] = E[3].IMUX_LOGICIN[5];
				input CFGDSN[21] = E[2].IMUX_LOGICIN[5];
				input CFGDSN[22] = E[1].IMUX_LOGICIN[5];
				input CFGDSN[23] = E[0].IMUX_LOGICIN[5];
				input CFGDSN[24] = E[7].IMUX_LOGICIN[7];
				input CFGDSN[25] = E[6].IMUX_LOGICIN[7];
				input CFGDSN[26] = E[5].IMUX_LOGICIN[7];
				input CFGDSN[27] = E[4].IMUX_LOGICIN[7];
				input CFGDSN[28] = E[3].IMUX_LOGICIN[7];
				input CFGDSN[29] = E[2].IMUX_LOGICIN[7];
				input CFGDSN[30] = E[1].IMUX_LOGICIN[7];
				input CFGDSN[31] = E[0].IMUX_LOGICIN[7];
				input CFGDSN[32] = E[7].IMUX_LOGICIN[4];
				input CFGDSN[33] = E[6].IMUX_LOGICIN[4];
				input CFGDSN[34] = E[5].IMUX_LOGICIN[4];
				input CFGDSN[35] = E[4].IMUX_LOGICIN[4];
				input CFGDSN[36] = E[3].IMUX_LOGICIN[4];
				input CFGDSN[37] = E[2].IMUX_LOGICIN[4];
				input CFGDSN[38] = E[1].IMUX_LOGICIN[4];
				input CFGDSN[39] = E[0].IMUX_LOGICIN[4];
				input CFGDSN[40] = E[7].IMUX_LOGICIN[23];
				input CFGDSN[41] = E[6].IMUX_LOGICIN[23];
				input CFGDSN[42] = E[5].IMUX_LOGICIN[23];
				input CFGDSN[43] = E[4].IMUX_LOGICIN[23];
				input CFGDSN[44] = E[3].IMUX_LOGICIN[23];
				input CFGDSN[45] = E[2].IMUX_LOGICIN[23];
				input CFGDSN[46] = E[1].IMUX_LOGICIN[23];
				input CFGDSN[47] = E[0].IMUX_LOGICIN[23];
				input CFGDSN[48] = E[7].IMUX_LOGICIN[20];
				input CFGDSN[49] = E[6].IMUX_LOGICIN[20];
				input CFGDSN[50] = E[5].IMUX_LOGICIN[20];
				input CFGDSN[51] = E[4].IMUX_LOGICIN[20];
				input CFGDSN[52] = E[3].IMUX_LOGICIN[20];
				input CFGDSN[53] = E[2].IMUX_LOGICIN[20];
				input CFGDSN[54] = E[1].IMUX_LOGICIN[20];
				input CFGDSN[55] = E[0].IMUX_LOGICIN[20];
				input CFGDSN[56] = E[7].IMUX_LOGICIN[10];
				input CFGDSN[57] = E[6].IMUX_LOGICIN[10];
				input CFGDSN[58] = E[5].IMUX_LOGICIN[10];
				input CFGDSN[59] = E[4].IMUX_LOGICIN[10];
				input CFGDSN[60] = E[3].IMUX_LOGICIN[10];
				input CFGDSN[61] = E[2].IMUX_LOGICIN[10];
				input CFGDSN[62] = E[1].IMUX_LOGICIN[10];
				input CFGDSN[63] = E[0].IMUX_LOGICIN[10];
				input CFGERRECRCN = W[1].IMUX_LOGICIN[48];
				input CFGERRURN = W[0].IMUX_LOGICIN[1];
				input CFGERRCPLTIMEOUTN = W[0].IMUX_LOGICIN[48];
				input CFGERRCPLABORTN = W[3].IMUX_LOGICIN[1];
				input CFGERRPOSTEDN = W[2].IMUX_LOGICIN[1];
				input CFGERRCORN = W[1].IMUX_LOGICIN[1];
				input CFGERRTLPCPLHEADER[0] = E[15].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[1] = E[14].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[2] = E[13].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[3] = E[12].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[4] = E[11].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[5] = E[10].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[6] = E[9].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[7] = E[8].IMUX_LOGICIN[25];
				input CFGERRTLPCPLHEADER[8] = E[15].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[9] = E[14].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[10] = E[13].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[11] = E[12].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[12] = E[11].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[13] = E[10].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[14] = E[9].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[15] = E[8].IMUX_LOGICIN[48];
				input CFGERRTLPCPLHEADER[16] = E[15].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[17] = E[14].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[18] = E[13].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[19] = E[12].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[20] = E[11].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[21] = E[10].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[22] = E[9].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[23] = E[8].IMUX_LOGICIN[10];
				input CFGERRTLPCPLHEADER[24] = E[15].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[25] = E[14].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[26] = E[13].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[27] = E[12].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[28] = E[11].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[29] = E[10].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[30] = E[9].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[31] = E[8].IMUX_LOGICIN[32];
				input CFGERRTLPCPLHEADER[32] = E[15].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[33] = E[14].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[34] = E[13].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[35] = E[12].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[36] = E[11].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[37] = E[10].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[38] = E[9].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[39] = E[8].IMUX_LOGICIN[58];
				input CFGERRTLPCPLHEADER[40] = E[15].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[41] = E[14].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[42] = E[13].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[43] = E[12].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[44] = E[11].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[45] = E[10].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[46] = E[9].IMUX_LOGICIN[8];
				input CFGERRTLPCPLHEADER[47] = E[8].IMUX_LOGICIN[8];
				input CFGERRLOCKEDN = W[3].IMUX_LOGICIN[26];
				input MIMRXRDATA[0] = W[15].IMUX_LOGICIN[58];
				input MIMRXRDATA[1] = W[14].IMUX_LOGICIN[58];
				input MIMRXRDATA[2] = W[13].IMUX_LOGICIN[58];
				input MIMRXRDATA[3] = W[12].IMUX_LOGICIN[58];
				input MIMRXRDATA[4] = W[11].IMUX_LOGICIN[58];
				input MIMRXRDATA[5] = W[10].IMUX_LOGICIN[58];
				input MIMRXRDATA[6] = W[9].IMUX_LOGICIN[58];
				input MIMRXRDATA[7] = W[8].IMUX_LOGICIN[58];
				input MIMRXRDATA[8] = W[15].IMUX_LOGICIN[8];
				input MIMRXRDATA[9] = W[14].IMUX_LOGICIN[8];
				input MIMRXRDATA[10] = W[13].IMUX_LOGICIN[8];
				input MIMRXRDATA[11] = W[12].IMUX_LOGICIN[8];
				input MIMRXRDATA[12] = W[11].IMUX_LOGICIN[8];
				input MIMRXRDATA[13] = W[10].IMUX_LOGICIN[8];
				input MIMRXRDATA[14] = W[9].IMUX_LOGICIN[8];
				input MIMRXRDATA[15] = W[8].IMUX_LOGICIN[8];
				input MIMRXRDATA[16] = W[15].IMUX_LOGICIN[9];
				input MIMRXRDATA[17] = W[14].IMUX_LOGICIN[9];
				input MIMRXRDATA[18] = W[13].IMUX_LOGICIN[9];
				input MIMRXRDATA[19] = W[12].IMUX_LOGICIN[9];
				input MIMRXRDATA[20] = W[11].IMUX_LOGICIN[9];
				input MIMRXRDATA[21] = W[10].IMUX_LOGICIN[9];
				input MIMRXRDATA[22] = W[9].IMUX_LOGICIN[9];
				input MIMRXRDATA[23] = W[8].IMUX_LOGICIN[9];
				input MIMRXRDATA[24] = W[15].IMUX_LOGICIN[27];
				input MIMRXRDATA[25] = W[14].IMUX_LOGICIN[27];
				input MIMRXRDATA[26] = W[13].IMUX_LOGICIN[27];
				input MIMRXRDATA[27] = W[12].IMUX_LOGICIN[27];
				input MIMRXRDATA[28] = W[11].IMUX_LOGICIN[27];
				input MIMRXRDATA[29] = W[10].IMUX_LOGICIN[27];
				input MIMRXRDATA[30] = W[9].IMUX_LOGICIN[27];
				input MIMRXRDATA[31] = W[8].IMUX_LOGICIN[27];
				input MIMRXRDATA[32] = W[11].IMUX_LOGICIN[28];
				input MIMRXRDATA[33] = W[10].IMUX_LOGICIN[28];
				input MIMRXRDATA[34] = W[9].IMUX_LOGICIN[28];
				input MIMTXRDATA[0] = W[15].IMUX_LOGICIN[25];
				input MIMTXRDATA[1] = W[14].IMUX_LOGICIN[25];
				input MIMTXRDATA[2] = W[13].IMUX_LOGICIN[25];
				input MIMTXRDATA[3] = W[12].IMUX_LOGICIN[25];
				input MIMTXRDATA[4] = W[11].IMUX_LOGICIN[25];
				input MIMTXRDATA[5] = W[10].IMUX_LOGICIN[25];
				input MIMTXRDATA[6] = W[9].IMUX_LOGICIN[25];
				input MIMTXRDATA[7] = W[8].IMUX_LOGICIN[25];
				input MIMTXRDATA[8] = W[15].IMUX_LOGICIN[54];
				input MIMTXRDATA[9] = W[14].IMUX_LOGICIN[54];
				input MIMTXRDATA[10] = W[13].IMUX_LOGICIN[54];
				input MIMTXRDATA[11] = W[12].IMUX_LOGICIN[54];
				input MIMTXRDATA[12] = W[11].IMUX_LOGICIN[20];
				input MIMTXRDATA[13] = W[10].IMUX_LOGICIN[20];
				input MIMTXRDATA[14] = W[9].IMUX_LOGICIN[20];
				input MIMTXRDATA[15] = W[8].IMUX_LOGICIN[20];
				input MIMTXRDATA[16] = W[15].IMUX_LOGICIN[10];
				input MIMTXRDATA[17] = W[14].IMUX_LOGICIN[10];
				input MIMTXRDATA[18] = W[13].IMUX_LOGICIN[10];
				input MIMTXRDATA[19] = W[12].IMUX_LOGICIN[10];
				input MIMTXRDATA[20] = W[11].IMUX_LOGICIN[10];
				input MIMTXRDATA[21] = W[10].IMUX_LOGICIN[10];
				input MIMTXRDATA[22] = W[9].IMUX_LOGICIN[10];
				input MIMTXRDATA[23] = W[8].IMUX_LOGICIN[10];
				input MIMTXRDATA[24] = W[15].IMUX_LOGICIN[32];
				input MIMTXRDATA[25] = W[14].IMUX_LOGICIN[32];
				input MIMTXRDATA[26] = W[13].IMUX_LOGICIN[32];
				input MIMTXRDATA[27] = W[12].IMUX_LOGICIN[32];
				input MIMTXRDATA[28] = W[11].IMUX_LOGICIN[32];
				input MIMTXRDATA[29] = W[10].IMUX_LOGICIN[32];
				input MIMTXRDATA[30] = W[9].IMUX_LOGICIN[32];
				input MIMTXRDATA[31] = W[8].IMUX_LOGICIN[32];
				input MIMTXRDATA[32] = W[11].IMUX_LOGICIN[29];
				input MIMTXRDATA[33] = W[10].IMUX_LOGICIN[29];
				input MIMTXRDATA[34] = W[9].IMUX_LOGICIN[29];
				input MIMTXRDATA[35] = W[8].IMUX_LOGICIN[29];
				input PIPEGTRESETDONEA = W[15].IMUX_LOGICIN[14];
				input PIPEGTRESETDONEB = E[15].IMUX_LOGICIN[14];
				input PIPEPHYSTATUSA = W[15].IMUX_LOGICIN[19];
				input PIPEPHYSTATUSB = E[15].IMUX_LOGICIN[19];
				input PIPERXCHARISKA[0] = W[14].IMUX_LOGICIN[26];
				input PIPERXCHARISKA[1] = W[15].IMUX_LOGICIN[26];
				input PIPERXCHARISKB[0] = E[14].IMUX_LOGICIN[26];
				input PIPERXCHARISKB[1] = E[15].IMUX_LOGICIN[26];
				input PIPERXDATAA[0] = W[12].IMUX_LOGICIN[34];
				input PIPERXDATAA[1] = W[13].IMUX_LOGICIN[34];
				input PIPERXDATAA[2] = W[14].IMUX_LOGICIN[34];
				input PIPERXDATAA[3] = W[15].IMUX_LOGICIN[34];
				input PIPERXDATAA[4] = W[12].IMUX_LOGICIN[16];
				input PIPERXDATAA[5] = W[13].IMUX_LOGICIN[16];
				input PIPERXDATAA[6] = W[14].IMUX_LOGICIN[16];
				input PIPERXDATAA[7] = W[15].IMUX_LOGICIN[16];
				input PIPERXDATAA[8] = W[12].IMUX_LOGICIN[30];
				input PIPERXDATAA[9] = W[13].IMUX_LOGICIN[30];
				input PIPERXDATAA[10] = W[14].IMUX_LOGICIN[30];
				input PIPERXDATAA[11] = W[15].IMUX_LOGICIN[30];
				input PIPERXDATAA[12] = W[12].IMUX_LOGICIN[20];
				input PIPERXDATAA[13] = W[13].IMUX_LOGICIN[20];
				input PIPERXDATAA[14] = W[14].IMUX_LOGICIN[20];
				input PIPERXDATAA[15] = W[15].IMUX_LOGICIN[20];
				input PIPERXDATAB[0] = E[12].IMUX_LOGICIN[34];
				input PIPERXDATAB[1] = E[13].IMUX_LOGICIN[34];
				input PIPERXDATAB[2] = E[14].IMUX_LOGICIN[34];
				input PIPERXDATAB[3] = E[15].IMUX_LOGICIN[34];
				input PIPERXDATAB[4] = E[12].IMUX_LOGICIN[16];
				input PIPERXDATAB[5] = E[13].IMUX_LOGICIN[16];
				input PIPERXDATAB[6] = E[14].IMUX_LOGICIN[16];
				input PIPERXDATAB[7] = E[15].IMUX_LOGICIN[16];
				input PIPERXDATAB[8] = E[12].IMUX_LOGICIN[30];
				input PIPERXDATAB[9] = E[13].IMUX_LOGICIN[30];
				input PIPERXDATAB[10] = E[14].IMUX_LOGICIN[30];
				input PIPERXDATAB[11] = E[15].IMUX_LOGICIN[30];
				input PIPERXDATAB[12] = E[12].IMUX_LOGICIN[20];
				input PIPERXDATAB[13] = E[13].IMUX_LOGICIN[20];
				input PIPERXDATAB[14] = E[14].IMUX_LOGICIN[20];
				input PIPERXDATAB[15] = E[15].IMUX_LOGICIN[20];
				input PIPERXENTERELECIDLEA = W[15].IMUX_LOGICIN[3];
				input PIPERXENTERELECIDLEB = E[15].IMUX_LOGICIN[3];
				input PIPERXSTATUSA[0] = W[12].IMUX_LOGICIN[29];
				input PIPERXSTATUSA[1] = W[13].IMUX_LOGICIN[29];
				input PIPERXSTATUSA[2] = W[14].IMUX_LOGICIN[29];
				input PIPERXSTATUSB[0] = E[12].IMUX_LOGICIN[29];
				input PIPERXSTATUSB[1] = E[13].IMUX_LOGICIN[29];
				input PIPERXSTATUSB[2] = E[14].IMUX_LOGICIN[29];
				input SCANEN = W[9].IMUX_LOGICIN[4];
				input SCANIN[0] = W[8].IMUX_LOGICIN[23];
				input SCANIN[1] = W[9].IMUX_LOGICIN[23];
				input SCANIN[2] = W[10].IMUX_LOGICIN[23];
				input SCANIN[3] = W[11].IMUX_LOGICIN[23];
				input SCANIN[4] = W[12].IMUX_LOGICIN[23];
				input SCANRESETMASK = W[8].IMUX_LOGICIN[28];
				output USERRSTN = W[10].OUT_BEL[18];
				output RECEIVEDHOTRESET = W[9].OUT_BEL[18];
				output TRNLNKUPN = W[3].OUT_BEL[18];
				output TRNFCPH[0] = E[11].OUT_BEL[5];
				output TRNFCPH[1] = E[10].OUT_BEL[5];
				output TRNFCPH[2] = E[9].OUT_BEL[5];
				output TRNFCPH[3] = E[8].OUT_BEL[5];
				output TRNFCPH[4] = E[11].OUT_BEL[22];
				output TRNFCPH[5] = E[10].OUT_BEL[22];
				output TRNFCPH[6] = E[9].OUT_BEL[22];
				output TRNFCPH[7] = E[8].OUT_BEL[22];
				output TRNFCPD[0] = E[7].OUT_BEL[0];
				output TRNFCPD[1] = E[6].OUT_BEL[0];
				output TRNFCPD[2] = E[5].OUT_BEL[0];
				output TRNFCPD[3] = E[4].OUT_BEL[0];
				output TRNFCPD[4] = E[7].OUT_BEL[14];
				output TRNFCPD[5] = E[6].OUT_BEL[14];
				output TRNFCPD[6] = E[5].OUT_BEL[14];
				output TRNFCPD[7] = E[4].OUT_BEL[14];
				output TRNFCPD[8] = E[7].OUT_BEL[2];
				output TRNFCPD[9] = E[6].OUT_BEL[2];
				output TRNFCPD[10] = E[5].OUT_BEL[2];
				output TRNFCPD[11] = E[4].OUT_BEL[2];
				output TRNFCNPH[0] = E[11].OUT_BEL[1];
				output TRNFCNPH[1] = E[10].OUT_BEL[1];
				output TRNFCNPH[2] = E[9].OUT_BEL[1];
				output TRNFCNPH[3] = E[8].OUT_BEL[1];
				output TRNFCNPH[4] = E[11].OUT_BEL[20];
				output TRNFCNPH[5] = E[10].OUT_BEL[20];
				output TRNFCNPH[6] = E[9].OUT_BEL[20];
				output TRNFCNPH[7] = E[8].OUT_BEL[20];
				output TRNFCNPD[0] = E[7].OUT_BEL[19];
				output TRNFCNPD[1] = E[6].OUT_BEL[19];
				output TRNFCNPD[2] = E[5].OUT_BEL[19];
				output TRNFCNPD[3] = E[4].OUT_BEL[19];
				output TRNFCNPD[4] = E[7].OUT_BEL[3];
				output TRNFCNPD[5] = E[6].OUT_BEL[3];
				output TRNFCNPD[6] = E[5].OUT_BEL[3];
				output TRNFCNPD[7] = E[4].OUT_BEL[3];
				output TRNFCNPD[8] = E[7].OUT_BEL[17];
				output TRNFCNPD[9] = E[6].OUT_BEL[17];
				output TRNFCNPD[10] = E[5].OUT_BEL[17];
				output TRNFCNPD[11] = E[4].OUT_BEL[17];
				output TRNFCCPLH[0] = E[11].OUT_BEL[8];
				output TRNFCCPLH[1] = E[10].OUT_BEL[8];
				output TRNFCCPLH[2] = E[9].OUT_BEL[8];
				output TRNFCCPLH[3] = E[8].OUT_BEL[8];
				output TRNFCCPLH[4] = E[11].OUT_BEL[18];
				output TRNFCCPLH[5] = E[10].OUT_BEL[18];
				output TRNFCCPLH[6] = E[9].OUT_BEL[18];
				output TRNFCCPLH[7] = E[8].OUT_BEL[18];
				output TRNFCCPLD[0] = E[7].OUT_BEL[5];
				output TRNFCCPLD[1] = E[6].OUT_BEL[5];
				output TRNFCCPLD[2] = E[5].OUT_BEL[5];
				output TRNFCCPLD[3] = E[4].OUT_BEL[5];
				output TRNFCCPLD[4] = E[7].OUT_BEL[22];
				output TRNFCCPLD[5] = E[6].OUT_BEL[22];
				output TRNFCCPLD[6] = E[5].OUT_BEL[22];
				output TRNFCCPLD[7] = E[4].OUT_BEL[22];
				output TRNFCCPLD[8] = E[7].OUT_BEL[1];
				output TRNFCCPLD[9] = E[6].OUT_BEL[1];
				output TRNFCCPLD[10] = E[5].OUT_BEL[1];
				output TRNFCCPLD[11] = E[4].OUT_BEL[1];
				output TRNTDSTRDYN = W[2].OUT_BEL[18];
				output TRNTBUFAV[0] = W[5].OUT_BEL[4];
				output TRNTBUFAV[1] = W[4].OUT_BEL[4];
				output TRNTBUFAV[2] = W[3].OUT_BEL[4];
				output TRNTBUFAV[3] = W[2].OUT_BEL[4];
				output TRNTBUFAV[4] = W[1].OUT_BEL[4];
				output TRNTBUFAV[5] = W[0].OUT_BEL[4];
				output TRNTERRDROPN = W[1].OUT_BEL[18];
				output TRNTCFGREQN = W[0].OUT_BEL[18];
				output TRNRSOFN = E[11].OUT_BEL[0];
				output TRNREOFN = E[10].OUT_BEL[0];
				output TRNRD[0] = E[15].OUT_BEL[22];
				output TRNRD[1] = E[14].OUT_BEL[22];
				output TRNRD[2] = E[13].OUT_BEL[22];
				output TRNRD[3] = E[12].OUT_BEL[22];
				output TRNRD[4] = E[15].OUT_BEL[1];
				output TRNRD[5] = E[14].OUT_BEL[1];
				output TRNRD[6] = E[13].OUT_BEL[1];
				output TRNRD[7] = E[12].OUT_BEL[1];
				output TRNRD[8] = E[15].OUT_BEL[20];
				output TRNRD[9] = E[14].OUT_BEL[20];
				output TRNRD[10] = E[13].OUT_BEL[20];
				output TRNRD[11] = E[12].OUT_BEL[20];
				output TRNRD[12] = E[15].OUT_BEL[8];
				output TRNRD[13] = E[14].OUT_BEL[8];
				output TRNRD[14] = E[13].OUT_BEL[8];
				output TRNRD[15] = E[12].OUT_BEL[8];
				output TRNRD[16] = E[15].OUT_BEL[18];
				output TRNRD[17] = E[14].OUT_BEL[18];
				output TRNRD[18] = E[13].OUT_BEL[18];
				output TRNRD[19] = E[12].OUT_BEL[18];
				output TRNRD[20] = E[15].OUT_BEL[4];
				output TRNRD[21] = E[14].OUT_BEL[4];
				output TRNRD[22] = E[13].OUT_BEL[4];
				output TRNRD[23] = E[12].OUT_BEL[4];
				output TRNRD[24] = E[15].OUT_BEL[23];
				output TRNRD[25] = E[14].OUT_BEL[23];
				output TRNRD[26] = E[13].OUT_BEL[23];
				output TRNRD[27] = E[12].OUT_BEL[23];
				output TRNRD[28] = E[15].OUT_BEL[11];
				output TRNRD[29] = E[14].OUT_BEL[11];
				output TRNRD[30] = E[13].OUT_BEL[11];
				output TRNRD[31] = E[12].OUT_BEL[11];
				output TRNRERRFWDN = E[11].OUT_BEL[14];
				output TRNRSRCDSCN = E[11].OUT_BEL[19];
				output TRNRSRCRDYN = E[10].OUT_BEL[14];
				output TRNRBARHITN[0] = E[11].OUT_BEL[3];
				output TRNRBARHITN[1] = E[10].OUT_BEL[3];
				output TRNRBARHITN[2] = E[9].OUT_BEL[3];
				output TRNRBARHITN[3] = E[8].OUT_BEL[3];
				output TRNRBARHITN[4] = E[11].OUT_BEL[17];
				output TRNRBARHITN[5] = E[10].OUT_BEL[17];
				output TRNRBARHITN[6] = E[9].OUT_BEL[17];
				output CFGDO[0] = E[7].OUT_BEL[20];
				output CFGDO[1] = E[6].OUT_BEL[20];
				output CFGDO[2] = E[5].OUT_BEL[20];
				output CFGDO[3] = E[4].OUT_BEL[20];
				output CFGDO[4] = E[7].OUT_BEL[8];
				output CFGDO[5] = E[6].OUT_BEL[8];
				output CFGDO[6] = E[5].OUT_BEL[8];
				output CFGDO[7] = E[4].OUT_BEL[8];
				output CFGDO[8] = E[7].OUT_BEL[18];
				output CFGDO[9] = E[6].OUT_BEL[18];
				output CFGDO[10] = E[5].OUT_BEL[18];
				output CFGDO[11] = E[4].OUT_BEL[18];
				output CFGDO[12] = E[7].OUT_BEL[4];
				output CFGDO[13] = E[6].OUT_BEL[4];
				output CFGDO[14] = E[5].OUT_BEL[4];
				output CFGDO[15] = E[4].OUT_BEL[4];
				output CFGDO[16] = E[7].OUT_BEL[23];
				output CFGDO[17] = E[6].OUT_BEL[23];
				output CFGDO[18] = E[5].OUT_BEL[23];
				output CFGDO[19] = E[4].OUT_BEL[23];
				output CFGDO[20] = E[7].OUT_BEL[11];
				output CFGDO[21] = E[6].OUT_BEL[11];
				output CFGDO[22] = E[5].OUT_BEL[11];
				output CFGDO[23] = E[4].OUT_BEL[11];
				output CFGDO[24] = E[7].OUT_BEL[21];
				output CFGDO[25] = E[6].OUT_BEL[21];
				output CFGDO[26] = E[5].OUT_BEL[21];
				output CFGDO[27] = E[4].OUT_BEL[21];
				output CFGDO[28] = E[3].OUT_BEL[8];
				output CFGDO[29] = E[3].OUT_BEL[18];
				output CFGDO[30] = E[3].OUT_BEL[4];
				output CFGDO[31] = E[3].OUT_BEL[23];
				output CFGRDWRDONEN = E[3].OUT_BEL[11];
				output CFGINTERRUPTRDYN = E[3].OUT_BEL[7];
				output CFGINTERRUPTDO[0] = W[3].OUT_BEL[3];
				output CFGINTERRUPTDO[1] = W[2].OUT_BEL[3];
				output CFGINTERRUPTDO[2] = W[1].OUT_BEL[3];
				output CFGINTERRUPTDO[3] = W[0].OUT_BEL[3];
				output CFGINTERRUPTDO[4] = W[3].OUT_BEL[17];
				output CFGINTERRUPTDO[5] = W[2].OUT_BEL[17];
				output CFGINTERRUPTDO[6] = W[1].OUT_BEL[17];
				output CFGINTERRUPTDO[7] = W[0].OUT_BEL[17];
				output CFGINTERRUPTMMENABLE[0] = E[2].OUT_BEL[7];
				output CFGINTERRUPTMMENABLE[1] = E[1].OUT_BEL[7];
				output CFGINTERRUPTMMENABLE[2] = E[0].OUT_BEL[7];
				output CFGINTERRUPTMSIENABLE = E[3].OUT_BEL[2];
				output CFGBUSNUMBER[0] = W[3].OUT_BEL[0];
				output CFGBUSNUMBER[1] = W[2].OUT_BEL[0];
				output CFGBUSNUMBER[2] = W[1].OUT_BEL[0];
				output CFGBUSNUMBER[3] = W[0].OUT_BEL[0];
				output CFGBUSNUMBER[4] = W[3].OUT_BEL[14];
				output CFGBUSNUMBER[5] = W[2].OUT_BEL[14];
				output CFGBUSNUMBER[6] = W[1].OUT_BEL[14];
				output CFGBUSNUMBER[7] = W[0].OUT_BEL[14];
				output CFGDEVICENUMBER[0] = W[3].OUT_BEL[2];
				output CFGDEVICENUMBER[1] = W[2].OUT_BEL[2];
				output CFGDEVICENUMBER[2] = W[1].OUT_BEL[2];
				output CFGDEVICENUMBER[3] = W[0].OUT_BEL[2];
				output CFGDEVICENUMBER[4] = W[3].OUT_BEL[19];
				output CFGFUNCTIONNUMBER[0] = E[3].OUT_BEL[17];
				output CFGFUNCTIONNUMBER[1] = E[2].OUT_BEL[17];
				output CFGFUNCTIONNUMBER[2] = E[1].OUT_BEL[17];
				output CFGCOMMANDIOENABLE = E[0].OUT_BEL[2];
				output CFGCOMMANDMEMENABLE = E[0].OUT_BEL[17];
				output CFGCOMMANDBUSMASTERENABLE = E[2].OUT_BEL[5];
				output CFGCOMMANDSERREN = E[3].OUT_BEL[5];
				output CFGCOMMANDINTERRUPTDISABLE = E[1].OUT_BEL[5];
				output CFGDEVSTATUSCORRERRDETECTED = E[0].OUT_BEL[5];
				output CFGDEVSTATUSNONFATALERRDETECTED = E[0].OUT_BEL[22];
				output CFGDEVSTATUSFATALERRDETECTED = E[1].OUT_BEL[22];
				output CFGDEVSTATUSURDETECTED = E[2].OUT_BEL[22];
				output CFGDEVCONTROLCORRERRREPORTINGEN = E[2].OUT_BEL[1];
				output CFGDEVCONTROLNONFATALREPORTINGEN = E[0].OUT_BEL[1];
				output CFGDEVCONTROLFATALERRREPORTINGEN = E[0].OUT_BEL[8];
				output CFGDEVCONTROLURERRREPORTINGEN = E[2].OUT_BEL[8];
				output CFGDEVCONTROLENABLERO = E[1].OUT_BEL[1];
				output CFGDEVCONTROLMAXPAYLOAD[0] = E[2].OUT_BEL[23];
				output CFGDEVCONTROLMAXPAYLOAD[1] = E[1].OUT_BEL[23];
				output CFGDEVCONTROLMAXPAYLOAD[2] = E[0].OUT_BEL[23];
				output CFGDEVCONTROLEXTTAGEN = E[1].OUT_BEL[8];
				output CFGDEVCONTROLPHANTOMEN = E[2].OUT_BEL[18];
				output CFGDEVCONTROLAUXPOWEREN = E[0].OUT_BEL[18];
				output CFGDEVCONTROLNOSNOOPEN = E[1].OUT_BEL[18];
				output CFGDEVCONTROLMAXREADREQ[0] = E[2].OUT_BEL[20];
				output CFGDEVCONTROLMAXREADREQ[1] = E[1].OUT_BEL[20];
				output CFGDEVCONTROLMAXREADREQ[2] = E[0].OUT_BEL[20];
				output CFGLINKCONTROLASPMCONTROL[0] = E[2].OUT_BEL[3];
				output CFGLINKCONTROLASPMCONTROL[1] = E[1].OUT_BEL[3];
				output CFGLINKCONTOLRCB = E[3].OUT_BEL[22];
				output CFGLINKCONTROLCOMMONCLOCK = E[0].OUT_BEL[4];
				output CFGLINKCONTROLEXTENDEDSYNC = E[2].OUT_BEL[4];
				output CFGTOTURNOFFN = E[2].OUT_BEL[2];
				output CFGPCIELINKSTATEN[0] = E[2].OUT_BEL[11];
				output CFGPCIELINKSTATEN[1] = E[1].OUT_BEL[11];
				output CFGPCIELINKSTATEN[2] = E[0].OUT_BEL[11];
				output CFGLTSSMSTATE[0] = E[3].OUT_BEL[19];
				output CFGLTSSMSTATE[1] = E[2].OUT_BEL[19];
				output CFGLTSSMSTATE[2] = E[1].OUT_BEL[19];
				output CFGLTSSMSTATE[3] = E[0].OUT_BEL[19];
				output CFGLTSSMSTATE[4] = E[3].OUT_BEL[3];
				output CFGERRCPLRDYN = E[1].OUT_BEL[2];
				output DBGBADDLLPSTATUS = E[10].OUT_BEL[2];
				output DBGBADTLPLCRC = E[8].OUT_BEL[19];
				output DBGBADTLPSEQNUM = E[10].OUT_BEL[19];
				output DBGBADTLPSTATUS = E[8].OUT_BEL[2];
				output DBGDLPROTOCOLSTATUS = W[1].OUT_BEL[23];
				output DBGFCPROTOCOLERRSTATUS = W[3].OUT_BEL[23];
				output DBGMLFRMDLENGTH = E[9].OUT_BEL[19];
				output DBGMLFRMDMPS = E[11].OUT_BEL[4];
				output DBGMLFRMDTCVC = E[8].OUT_BEL[4];
				output DBGMLFRMDTLPSTATUS = E[9].OUT_BEL[2];
				output DBGMLFRMDUNRECTYPE = E[9].OUT_BEL[4];
				output DBGPOISTLPSTATUS = W[2].OUT_BEL[23];
				output DBGRCVROVERFLOWSTATUS = W[4].OUT_BEL[23];
				output DBGREGDETECTEDCORRECTABLE = W[2].OUT_BEL[19];
				output DBGREGDETECTEDFATAL = E[8].OUT_BEL[17];
				output DBGREGDETECTEDNONFATAL = W[0].OUT_BEL[19];
				output DBGREGDETECTEDUNSUPPORTED = W[1].OUT_BEL[19];
				output DBGRPLYROLLOVERSTATUS = E[8].OUT_BEL[14];
				output DBGRPLYTIMEOUTSTATUS = E[9].OUT_BEL[7];
				output DBGURNOBARHIT = E[8].OUT_BEL[23];
				output DBGURPOISCFGWR = E[10].OUT_BEL[23];
				output DBGURSTATUS = E[11].OUT_BEL[23];
				output DBGURUNSUPMSG = E[9].OUT_BEL[23];
				output MIMRXREN = W[6].OUT_BEL[5];
				output MIMRXRADDR[0] = W[7].OUT_BEL[19];
				output MIMRXRADDR[1] = W[6].OUT_BEL[19];
				output MIMRXRADDR[2] = W[5].OUT_BEL[19];
				output MIMRXRADDR[3] = W[4].OUT_BEL[19];
				output MIMRXRADDR[4] = W[7].OUT_BEL[3];
				output MIMRXRADDR[5] = W[6].OUT_BEL[3];
				output MIMRXRADDR[6] = W[5].OUT_BEL[3];
				output MIMRXRADDR[7] = W[4].OUT_BEL[3];
				output MIMRXRADDR[8] = W[7].OUT_BEL[17];
				output MIMRXRADDR[9] = W[6].OUT_BEL[17];
				output MIMRXRADDR[10] = W[5].OUT_BEL[17];
				output MIMRXRADDR[11] = W[4].OUT_BEL[17];
				output MIMRXWEN = W[7].OUT_BEL[5];
				output MIMRXWADDR[0] = W[7].OUT_BEL[0];
				output MIMRXWADDR[1] = W[6].OUT_BEL[0];
				output MIMRXWADDR[2] = W[5].OUT_BEL[0];
				output MIMRXWADDR[3] = W[4].OUT_BEL[0];
				output MIMRXWADDR[4] = W[7].OUT_BEL[14];
				output MIMRXWADDR[5] = W[6].OUT_BEL[14];
				output MIMRXWADDR[6] = W[5].OUT_BEL[14];
				output MIMRXWADDR[7] = W[4].OUT_BEL[14];
				output MIMRXWADDR[8] = W[7].OUT_BEL[2];
				output MIMRXWADDR[9] = W[6].OUT_BEL[2];
				output MIMRXWADDR[10] = W[5].OUT_BEL[2];
				output MIMRXWADDR[11] = W[4].OUT_BEL[2];
				output MIMRXWDATA[0] = W[7].OUT_BEL[22];
				output MIMRXWDATA[1] = W[6].OUT_BEL[22];
				output MIMRXWDATA[2] = W[5].OUT_BEL[22];
				output MIMRXWDATA[3] = W[4].OUT_BEL[22];
				output MIMRXWDATA[4] = W[3].OUT_BEL[22];
				output MIMRXWDATA[5] = W[2].OUT_BEL[22];
				output MIMRXWDATA[6] = W[1].OUT_BEL[22];
				output MIMRXWDATA[7] = W[0].OUT_BEL[22];
				output MIMRXWDATA[8] = W[7].OUT_BEL[1];
				output MIMRXWDATA[9] = W[6].OUT_BEL[1];
				output MIMRXWDATA[10] = W[5].OUT_BEL[1];
				output MIMRXWDATA[11] = W[4].OUT_BEL[1];
				output MIMRXWDATA[12] = W[3].OUT_BEL[1];
				output MIMRXWDATA[13] = W[2].OUT_BEL[1];
				output MIMRXWDATA[14] = W[1].OUT_BEL[1];
				output MIMRXWDATA[15] = W[0].OUT_BEL[1];
				output MIMRXWDATA[16] = W[7].OUT_BEL[20];
				output MIMRXWDATA[17] = W[6].OUT_BEL[20];
				output MIMRXWDATA[18] = W[5].OUT_BEL[20];
				output MIMRXWDATA[19] = W[4].OUT_BEL[20];
				output MIMRXWDATA[20] = W[3].OUT_BEL[20];
				output MIMRXWDATA[21] = W[2].OUT_BEL[20];
				output MIMRXWDATA[22] = W[1].OUT_BEL[20];
				output MIMRXWDATA[23] = W[0].OUT_BEL[20];
				output MIMRXWDATA[24] = W[7].OUT_BEL[8];
				output MIMRXWDATA[25] = W[6].OUT_BEL[8];
				output MIMRXWDATA[26] = W[5].OUT_BEL[8];
				output MIMRXWDATA[27] = W[4].OUT_BEL[8];
				output MIMRXWDATA[28] = W[3].OUT_BEL[8];
				output MIMRXWDATA[29] = W[2].OUT_BEL[8];
				output MIMRXWDATA[30] = W[1].OUT_BEL[8];
				output MIMRXWDATA[31] = W[0].OUT_BEL[8];
				output MIMRXWDATA[32] = W[7].OUT_BEL[18];
				output MIMRXWDATA[33] = W[6].OUT_BEL[18];
				output MIMRXWDATA[34] = W[5].OUT_BEL[18];
				output MIMTXREN = W[10].OUT_BEL[5];
				output MIMTXRADDR[0] = W[11].OUT_BEL[19];
				output MIMTXRADDR[1] = W[10].OUT_BEL[19];
				output MIMTXRADDR[2] = W[9].OUT_BEL[19];
				output MIMTXRADDR[3] = W[8].OUT_BEL[19];
				output MIMTXRADDR[4] = W[11].OUT_BEL[3];
				output MIMTXRADDR[5] = W[10].OUT_BEL[3];
				output MIMTXRADDR[6] = W[9].OUT_BEL[3];
				output MIMTXRADDR[7] = W[8].OUT_BEL[3];
				output MIMTXRADDR[8] = W[11].OUT_BEL[17];
				output MIMTXRADDR[9] = W[10].OUT_BEL[17];
				output MIMTXRADDR[10] = W[9].OUT_BEL[17];
				output MIMTXRADDR[11] = W[8].OUT_BEL[17];
				output MIMTXWEN = W[11].OUT_BEL[5];
				output MIMTXWADDR[0] = W[11].OUT_BEL[0];
				output MIMTXWADDR[1] = W[10].OUT_BEL[0];
				output MIMTXWADDR[2] = W[9].OUT_BEL[0];
				output MIMTXWADDR[3] = W[8].OUT_BEL[0];
				output MIMTXWADDR[4] = W[11].OUT_BEL[14];
				output MIMTXWADDR[5] = W[10].OUT_BEL[14];
				output MIMTXWADDR[6] = W[9].OUT_BEL[14];
				output MIMTXWADDR[7] = W[8].OUT_BEL[14];
				output MIMTXWADDR[8] = W[11].OUT_BEL[2];
				output MIMTXWADDR[9] = W[10].OUT_BEL[2];
				output MIMTXWADDR[10] = W[9].OUT_BEL[2];
				output MIMTXWADDR[11] = W[8].OUT_BEL[2];
				output MIMTXWDATA[0] = W[15].OUT_BEL[22];
				output MIMTXWDATA[1] = W[14].OUT_BEL[22];
				output MIMTXWDATA[2] = W[13].OUT_BEL[22];
				output MIMTXWDATA[3] = W[12].OUT_BEL[22];
				output MIMTXWDATA[4] = W[11].OUT_BEL[22];
				output MIMTXWDATA[5] = W[10].OUT_BEL[22];
				output MIMTXWDATA[6] = W[9].OUT_BEL[22];
				output MIMTXWDATA[7] = W[8].OUT_BEL[22];
				output MIMTXWDATA[8] = W[15].OUT_BEL[1];
				output MIMTXWDATA[9] = W[14].OUT_BEL[1];
				output MIMTXWDATA[10] = W[13].OUT_BEL[1];
				output MIMTXWDATA[11] = W[12].OUT_BEL[1];
				output MIMTXWDATA[12] = W[11].OUT_BEL[1];
				output MIMTXWDATA[13] = W[10].OUT_BEL[1];
				output MIMTXWDATA[14] = W[9].OUT_BEL[1];
				output MIMTXWDATA[15] = W[8].OUT_BEL[1];
				output MIMTXWDATA[16] = W[15].OUT_BEL[20];
				output MIMTXWDATA[17] = W[14].OUT_BEL[20];
				output MIMTXWDATA[18] = W[13].OUT_BEL[20];
				output MIMTXWDATA[19] = W[12].OUT_BEL[20];
				output MIMTXWDATA[20] = W[11].OUT_BEL[20];
				output MIMTXWDATA[21] = W[10].OUT_BEL[20];
				output MIMTXWDATA[22] = W[9].OUT_BEL[20];
				output MIMTXWDATA[23] = W[8].OUT_BEL[20];
				output MIMTXWDATA[24] = W[15].OUT_BEL[8];
				output MIMTXWDATA[25] = W[14].OUT_BEL[8];
				output MIMTXWDATA[26] = W[13].OUT_BEL[8];
				output MIMTXWDATA[27] = W[12].OUT_BEL[8];
				output MIMTXWDATA[28] = W[11].OUT_BEL[8];
				output MIMTXWDATA[29] = W[10].OUT_BEL[8];
				output MIMTXWDATA[30] = W[9].OUT_BEL[8];
				output MIMTXWDATA[31] = W[8].OUT_BEL[8];
				output MIMTXWDATA[32] = W[15].OUT_BEL[18];
				output MIMTXWDATA[33] = W[14].OUT_BEL[18];
				output MIMTXWDATA[34] = W[13].OUT_BEL[18];
				output MIMTXWDATA[35] = W[12].OUT_BEL[18];
				output PIPEGTPOWERDOWNA[0] = W[12].OUT_BEL[17];
				output PIPEGTPOWERDOWNA[1] = W[13].OUT_BEL[17];
				output PIPEGTPOWERDOWNB[0] = E[12].OUT_BEL[17];
				output PIPEGTPOWERDOWNB[1] = E[13].OUT_BEL[17];
				output PIPEGTTXELECIDLEA = W[15].OUT_BEL[12];
				output PIPEGTTXELECIDLEB = E[15].OUT_BEL[12];
				output PIPERXPOLARITYA = W[12].OUT_BEL[10];
				output PIPERXPOLARITYB = E[12].OUT_BEL[10];
				output PIPERXRESETA = W[12].OUT_BEL[21];
				output PIPERXRESETB = E[12].OUT_BEL[21];
				output PIPETXCHARDISPMODEA[0] = W[14].OUT_BEL[17];
				output PIPETXCHARDISPMODEA[1] = W[15].OUT_BEL[17];
				output PIPETXCHARDISPMODEB[0] = E[14].OUT_BEL[17];
				output PIPETXCHARDISPMODEB[1] = E[15].OUT_BEL[17];
				output PIPETXCHARDISPVALA[0] = W[14].OUT_BEL[15];
				output PIPETXCHARDISPVALA[1] = W[15].OUT_BEL[15];
				output PIPETXCHARDISPVALB[0] = E[14].OUT_BEL[15];
				output PIPETXCHARDISPVALB[1] = E[15].OUT_BEL[15];
				output PIPETXCHARISKA[0] = W[14].OUT_BEL[6];
				output PIPETXCHARISKA[1] = W[15].OUT_BEL[6];
				output PIPETXCHARISKB[0] = E[14].OUT_BEL[6];
				output PIPETXCHARISKB[1] = E[15].OUT_BEL[6];
				output PIPETXDATAA[0] = W[12].OUT_BEL[0];
				output PIPETXDATAA[1] = W[13].OUT_BEL[0];
				output PIPETXDATAA[2] = W[14].OUT_BEL[0];
				output PIPETXDATAA[3] = W[15].OUT_BEL[0];
				output PIPETXDATAA[4] = W[12].OUT_BEL[2];
				output PIPETXDATAA[5] = W[13].OUT_BEL[2];
				output PIPETXDATAA[6] = W[14].OUT_BEL[2];
				output PIPETXDATAA[7] = W[15].OUT_BEL[2];
				output PIPETXDATAA[8] = W[12].OUT_BEL[3];
				output PIPETXDATAA[9] = W[13].OUT_BEL[3];
				output PIPETXDATAA[10] = W[14].OUT_BEL[3];
				output PIPETXDATAA[11] = W[15].OUT_BEL[3];
				output PIPETXDATAA[12] = W[12].OUT_BEL[5];
				output PIPETXDATAA[13] = W[13].OUT_BEL[5];
				output PIPETXDATAA[14] = W[14].OUT_BEL[5];
				output PIPETXDATAA[15] = W[15].OUT_BEL[5];
				output PIPETXDATAB[0] = E[12].OUT_BEL[0];
				output PIPETXDATAB[1] = E[13].OUT_BEL[0];
				output PIPETXDATAB[2] = E[14].OUT_BEL[0];
				output PIPETXDATAB[3] = E[15].OUT_BEL[0];
				output PIPETXDATAB[4] = E[12].OUT_BEL[2];
				output PIPETXDATAB[5] = E[13].OUT_BEL[2];
				output PIPETXDATAB[6] = E[14].OUT_BEL[2];
				output PIPETXDATAB[7] = E[15].OUT_BEL[2];
				output PIPETXDATAB[8] = E[12].OUT_BEL[3];
				output PIPETXDATAB[9] = E[13].OUT_BEL[3];
				output PIPETXDATAB[10] = E[14].OUT_BEL[3];
				output PIPETXDATAB[11] = E[15].OUT_BEL[3];
				output PIPETXDATAB[12] = E[12].OUT_BEL[5];
				output PIPETXDATAB[13] = E[13].OUT_BEL[5];
				output PIPETXDATAB[14] = E[14].OUT_BEL[5];
				output PIPETXDATAB[15] = E[15].OUT_BEL[5];
				output PIPETXRCVRDETA = W[12].OUT_BEL[12];
				output PIPETXRCVRDETB = E[12].OUT_BEL[12];
				output SCANOUT[0] = W[11].OUT_BEL[4];
				output SCANOUT[1] = W[10].OUT_BEL[4];
				output SCANOUT[2] = W[9].OUT_BEL[4];
				output SCANOUT[3] = W[8].OUT_BEL[4];
				output SCANOUT[4] = W[7].OUT_BEL[4];
				attribute BAR0 @[MAIN_W[7][22][9], MAIN_W[7][22][10], MAIN_W[7][22][11], MAIN_W[7][22][12], MAIN_W[7][22][13], MAIN_W[7][22][14], MAIN_W[7][22][15], MAIN_W[7][22][16], MAIN_W[7][22][17], MAIN_W[7][22][18], MAIN_W[7][22][19], MAIN_W[7][22][20], MAIN_W[7][22][21], MAIN_W[7][22][22], MAIN_W[7][22][23], MAIN_W[7][22][24], MAIN_W[8][22][9], MAIN_W[8][22][10], MAIN_W[8][22][11], MAIN_W[8][22][12], MAIN_W[8][22][13], MAIN_W[8][22][14], MAIN_W[8][22][15], MAIN_W[8][22][16], MAIN_W[8][22][17], MAIN_W[8][22][18], MAIN_W[8][22][19], MAIN_W[8][22][20], MAIN_W[8][22][21], MAIN_W[8][22][22], MAIN_W[8][22][23], MAIN_W[8][22][24]];
				attribute BAR1 @[MAIN_W[5][22][9], MAIN_W[5][22][10], MAIN_W[5][22][11], MAIN_W[5][22][12], MAIN_W[5][22][13], MAIN_W[5][22][14], MAIN_W[5][22][15], MAIN_W[5][22][16], MAIN_W[5][22][17], MAIN_W[5][22][18], MAIN_W[5][22][19], MAIN_W[5][22][20], MAIN_W[5][22][21], MAIN_W[5][22][22], MAIN_W[5][22][23], MAIN_W[5][22][24], MAIN_W[6][22][9], MAIN_W[6][22][10], MAIN_W[6][22][11], MAIN_W[6][22][12], MAIN_W[6][22][13], MAIN_W[6][22][14], MAIN_W[6][22][15], MAIN_W[6][22][16], MAIN_W[6][22][17], MAIN_W[6][22][18], MAIN_W[6][22][19], MAIN_W[6][22][20], MAIN_W[6][22][21], MAIN_W[6][22][22], MAIN_W[6][22][23], MAIN_W[6][22][24]];
				attribute BAR2 @[MAIN_W[3][22][9], MAIN_W[3][22][10], MAIN_W[3][22][11], MAIN_W[3][22][12], MAIN_W[3][22][13], MAIN_W[3][22][14], MAIN_W[3][22][15], MAIN_W[3][22][16], MAIN_W[3][22][17], MAIN_W[3][22][18], MAIN_W[3][22][19], MAIN_W[3][22][20], MAIN_W[3][22][21], MAIN_W[3][22][22], MAIN_W[3][22][23], MAIN_W[3][22][24], MAIN_W[4][22][9], MAIN_W[4][22][10], MAIN_W[4][22][11], MAIN_W[4][22][12], MAIN_W[4][22][13], MAIN_W[4][22][14], MAIN_W[4][22][15], MAIN_W[4][22][16], MAIN_W[4][22][17], MAIN_W[4][22][18], MAIN_W[4][22][19], MAIN_W[4][22][20], MAIN_W[4][22][21], MAIN_W[4][22][22], MAIN_W[4][22][23], MAIN_W[4][22][24]];
				attribute BAR3 @[MAIN_E[7][22][33], MAIN_E[7][22][34], MAIN_E[7][22][35], MAIN_E[7][22][36], MAIN_E[7][22][37], MAIN_E[7][22][38], MAIN_E[7][22][39], MAIN_E[7][22][40], MAIN_E[7][22][41], MAIN_E[7][22][42], MAIN_E[7][22][43], MAIN_E[7][22][44], MAIN_E[7][22][45], MAIN_E[7][22][46], MAIN_E[7][22][47], MAIN_E[7][22][48], MAIN_E[8][22][33], MAIN_E[8][22][34], MAIN_E[8][22][35], MAIN_E[8][22][36], MAIN_E[8][22][37], MAIN_E[8][22][38], MAIN_E[8][22][39], MAIN_E[8][22][40], MAIN_E[8][22][41], MAIN_E[8][22][42], MAIN_E[8][22][43], MAIN_E[8][22][44], MAIN_E[8][22][45], MAIN_E[8][22][46], MAIN_E[8][22][47], MAIN_E[8][22][48]];
				attribute BAR4 @[MAIN_E[5][22][33], MAIN_E[5][22][34], MAIN_E[5][22][35], MAIN_E[5][22][36], MAIN_E[5][22][37], MAIN_E[5][22][38], MAIN_E[5][22][39], MAIN_E[5][22][40], MAIN_E[5][22][41], MAIN_E[5][22][42], MAIN_E[5][22][43], MAIN_E[5][22][44], MAIN_E[5][22][45], MAIN_E[5][22][46], MAIN_E[5][22][47], MAIN_E[5][22][48], MAIN_E[6][22][33], MAIN_E[6][22][34], MAIN_E[6][22][35], MAIN_E[6][22][36], MAIN_E[6][22][37], MAIN_E[6][22][38], MAIN_E[6][22][39], MAIN_E[6][22][40], MAIN_E[6][22][41], MAIN_E[6][22][42], MAIN_E[6][22][43], MAIN_E[6][22][44], MAIN_E[6][22][45], MAIN_E[6][22][46], MAIN_E[6][22][47], MAIN_E[6][22][48]];
				attribute BAR5 @[MAIN_E[3][22][33], MAIN_E[3][22][34], MAIN_E[3][22][35], MAIN_E[3][22][36], MAIN_E[3][22][37], MAIN_E[3][22][38], MAIN_E[3][22][39], MAIN_E[3][22][40], MAIN_E[3][22][41], MAIN_E[3][22][42], MAIN_E[3][22][43], MAIN_E[3][22][44], MAIN_E[3][22][45], MAIN_E[3][22][46], MAIN_E[3][22][47], MAIN_E[3][22][48], MAIN_E[4][22][33], MAIN_E[4][22][34], MAIN_E[4][22][35], MAIN_E[4][22][36], MAIN_E[4][22][37], MAIN_E[4][22][38], MAIN_E[4][22][39], MAIN_E[4][22][40], MAIN_E[4][22][41], MAIN_E[4][22][42], MAIN_E[4][22][43], MAIN_E[4][22][44], MAIN_E[4][22][45], MAIN_E[4][22][46], MAIN_E[4][22][47], MAIN_E[4][22][48]];
				attribute CARDBUS_CIS_POINTER @[MAIN_E[14][22][33], MAIN_E[14][22][34], MAIN_E[14][22][35], MAIN_E[14][22][36], MAIN_E[14][22][37], MAIN_E[14][22][38], MAIN_E[14][22][39], MAIN_E[14][22][40], MAIN_E[14][22][41], MAIN_E[14][22][42], MAIN_E[14][22][43], MAIN_E[14][22][44], MAIN_E[14][22][45], MAIN_E[14][22][46], MAIN_E[14][22][47], MAIN_E[14][22][48], MAIN_E[15][22][33], MAIN_E[15][22][34], MAIN_E[15][22][35], MAIN_E[15][22][36], MAIN_E[15][22][37], MAIN_E[15][22][38], MAIN_E[15][22][39], MAIN_E[15][22][40], MAIN_E[15][22][41], MAIN_E[15][22][42], MAIN_E[15][22][43], MAIN_E[15][22][44], MAIN_E[15][22][45], MAIN_E[15][22][46], MAIN_E[15][22][47], MAIN_E[15][22][48]];
				attribute CLASS_CODE @[MAIN_W[1][22][17], MAIN_W[1][22][18], MAIN_W[1][22][19], MAIN_W[1][22][20], MAIN_W[1][22][21], MAIN_W[1][22][22], MAIN_W[1][22][23], MAIN_W[1][22][24], MAIN_W[2][22][9], MAIN_W[2][22][10], MAIN_W[2][22][11], MAIN_W[2][22][12], MAIN_W[2][22][13], MAIN_W[2][22][14], MAIN_W[2][22][15], MAIN_W[2][22][16], MAIN_W[2][22][17], MAIN_W[2][22][18], MAIN_W[2][22][19], MAIN_W[2][22][20], MAIN_W[2][22][21], MAIN_W[2][22][22], MAIN_W[2][22][23], MAIN_W[2][22][24]];
				attribute DEV_CAP_ENDPOINT_L0S_LATENCY @[MAIN_E[12][22][45], MAIN_E[12][22][46], MAIN_E[12][22][47]];
				attribute DEV_CAP_ENDPOINT_L1_LATENCY @[MAIN_E[12][22][42], MAIN_E[12][22][43], MAIN_E[12][22][44]];
				attribute DEV_CAP_EXT_TAG_SUPPORTED @MAIN_E[12][22][48];
				attribute DEV_CAP_MAX_PAYLOAD_SUPPORTED @[MAIN_W[10][22][10], MAIN_W[10][22][11], MAIN_W[10][22][12]];
				attribute DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT @[MAIN_E[13][22][33], MAIN_E[13][22][34]];
				attribute DEV_CAP_ROLE_BASED_ERROR @MAIN_E[12][22][38];
				attribute DISABLE_BAR_FILTERING @MAIN_W[10][22][18];
				attribute DISABLE_ID_CHECK @MAIN_W[10][22][17];
				attribute DISABLE_SCRAMBLING @MAIN_E[11][22][37];
				attribute ENABLE_RX_TD_ECRC_TRIM @MAIN_E[11][22][38];
				attribute EXPANSION_ROM @[MAIN_W[10][22][19], MAIN_W[10][22][20], MAIN_W[10][22][21], MAIN_W[10][22][22], MAIN_W[10][22][23], MAIN_W[10][22][24], MAIN_W[11][22][9], MAIN_W[11][22][10], MAIN_W[11][22][11], MAIN_W[11][22][12], MAIN_W[11][22][13], MAIN_W[11][22][14], MAIN_W[11][22][15], MAIN_W[11][22][16], MAIN_W[11][22][17], MAIN_W[11][22][18], MAIN_W[11][22][19], MAIN_W[11][22][20], MAIN_W[11][22][21], MAIN_W[11][22][22], MAIN_W[11][22][23], MAIN_W[11][22][24]];
				attribute FAST_TRAIN @MAIN_E[11][22][39];
				attribute GTP_SEL @[MAIN_W[15][22][11]];
				attribute LINK_CAP_ASPM_SUPPORT @[MAIN_E[12][22][36], MAIN_E[12][22][37]];
				attribute LINK_CAP_L0S_EXIT_LATENCY @[MAIN_E[12][22][33], MAIN_E[12][22][34], MAIN_E[12][22][35]];
				attribute LINK_CAP_L1_EXIT_LATENCY @[MAIN_E[11][22][46], MAIN_E[11][22][47], MAIN_E[11][22][48]];
				attribute LINK_STATUS_SLOT_CLOCK_CONFIG @MAIN_E[11][22][41];
				attribute LL_ACK_TIMEOUT @[MAIN_W[0][22][10], MAIN_W[0][22][11], MAIN_W[0][22][12], MAIN_W[0][22][13], MAIN_W[0][22][14], MAIN_W[0][22][15], MAIN_W[0][22][16], MAIN_W[0][22][17], MAIN_W[0][22][18], MAIN_W[0][22][19], MAIN_W[0][22][20], MAIN_W[0][22][21], MAIN_W[0][22][22], MAIN_W[0][22][23], MAIN_W[0][22][24]];
				attribute LL_ACK_TIMEOUT_EN @MAIN_W[0][22][9];
				attribute LL_REPLAY_TIMEOUT @[MAIN_E[0][22][34], MAIN_E[0][22][35], MAIN_E[0][22][36], MAIN_E[0][22][37], MAIN_E[0][22][38], MAIN_E[0][22][39], MAIN_E[0][22][40], MAIN_E[0][22][41], MAIN_E[0][22][42], MAIN_E[0][22][43], MAIN_E[0][22][44], MAIN_E[0][22][45], MAIN_E[0][22][46], MAIN_E[0][22][47], MAIN_E[0][22][48]];
				attribute LL_REPLAY_TIMEOUT_EN @MAIN_E[0][22][33];
				attribute MSI_CAP_MULTIMSGCAP @[MAIN_E[11][22][43], MAIN_E[11][22][44], MAIN_E[11][22][45]];
				attribute MSI_CAP_MULTIMSG_EXTENSION @[MAIN_E[11][22][42]];
				attribute PCIE_CAP_CAPABILITY_VERSION @[MAIN_E[13][22][45], MAIN_E[13][22][46], MAIN_E[13][22][47], MAIN_E[13][22][48]];
				attribute PCIE_CAP_DEVICE_PORT_TYPE @[MAIN_E[13][22][41], MAIN_E[13][22][42], MAIN_E[13][22][43], MAIN_E[13][22][44]];
				attribute PCIE_CAP_INT_MSG_NUM @[MAIN_E[13][22][35], MAIN_E[13][22][36], MAIN_E[13][22][37], MAIN_E[13][22][38], MAIN_E[13][22][39]];
				attribute PCIE_CAP_SLOT_IMPLEMENTED @MAIN_E[13][22][40];
				attribute PCIE_GENERIC @[MAIN_W[1][22][9], MAIN_W[1][22][10], MAIN_W[1][22][11], MAIN_W[1][22][12], MAIN_W[1][22][13], MAIN_W[1][22][14], MAIN_W[1][22][15], MAIN_W[1][22][16], MAIN_W[2][22][7], MAIN_W[2][22][8], MAIN_W[3][22][7], MAIN_W[3][22][8]];
				attribute PLM_AUTO_CONFIG @MAIN_E[11][22][40];
				attribute PM_CAP_AUXCURRENT @[MAIN_E[10][22][44], MAIN_E[10][22][45], MAIN_E[10][22][46]];
				attribute PM_CAP_D1SUPPORT @MAIN_E[10][22][43];
				attribute PM_CAP_D2SUPPORT @MAIN_E[10][22][42];
				attribute PM_CAP_DSI @MAIN_E[10][22][47];
				attribute PM_CAP_PMESUPPORT @[MAIN_E[10][22][37], MAIN_E[10][22][38], MAIN_E[10][22][39], MAIN_E[10][22][40], MAIN_E[10][22][41]];
				attribute PM_CAP_PME_CLOCK @MAIN_E[10][22][48];
				attribute PM_CAP_VERSION @[MAIN_E[11][22][34], MAIN_E[11][22][35], MAIN_E[11][22][36]];
				attribute PM_DATA0 @[MAIN_E[9][22][41], MAIN_E[9][22][42], MAIN_E[9][22][43], MAIN_E[9][22][44], MAIN_E[9][22][45], MAIN_E[9][22][46], MAIN_E[9][22][47], MAIN_E[9][22][48]];
				attribute PM_DATA1 @[MAIN_E[9][22][33], MAIN_E[9][22][34], MAIN_E[9][22][35], MAIN_E[9][22][36], MAIN_E[9][22][37], MAIN_E[9][22][38], MAIN_E[9][22][39], MAIN_E[9][22][40]];
				attribute PM_DATA2 @[MAIN_W[9][22][17], MAIN_W[9][22][18], MAIN_W[9][22][19], MAIN_W[9][22][20], MAIN_W[9][22][21], MAIN_W[9][22][22], MAIN_W[9][22][23], MAIN_W[9][22][24]];
				attribute PM_DATA3 @[MAIN_W[9][22][9], MAIN_W[9][22][10], MAIN_W[9][22][11], MAIN_W[9][22][12], MAIN_W[9][22][13], MAIN_W[9][22][14], MAIN_W[9][22][15], MAIN_W[9][22][16]];
				attribute PM_DATA4 @[MAIN_E[2][22][41], MAIN_E[2][22][42], MAIN_E[2][22][43], MAIN_E[2][22][44], MAIN_E[2][22][45], MAIN_E[2][22][46], MAIN_E[2][22][47], MAIN_E[2][22][48]];
				attribute PM_DATA5 @[MAIN_E[2][22][33], MAIN_E[2][22][34], MAIN_E[2][22][35], MAIN_E[2][22][36], MAIN_E[2][22][37], MAIN_E[2][22][38], MAIN_E[2][22][39], MAIN_E[2][22][40]];
				attribute PM_DATA6 @[MAIN_E[1][22][41], MAIN_E[1][22][42], MAIN_E[1][22][43], MAIN_E[1][22][44], MAIN_E[1][22][45], MAIN_E[1][22][46], MAIN_E[1][22][47], MAIN_E[1][22][48]];
				attribute PM_DATA7 @[MAIN_E[1][22][33], MAIN_E[1][22][34], MAIN_E[1][22][35], MAIN_E[1][22][36], MAIN_E[1][22][37], MAIN_E[1][22][38], MAIN_E[1][22][39], MAIN_E[1][22][40]];
				attribute PM_DATA_SCALE0 @[MAIN_E[10][22][35], MAIN_E[10][22][36]];
				attribute PM_DATA_SCALE1 @[MAIN_E[10][22][33], MAIN_E[10][22][34]];
				attribute PM_DATA_SCALE2 @[MAIN_W[10][22][8], MAIN_W[10][22][9]];
				attribute PM_DATA_SCALE3 @[MAIN_W[9][22][7], MAIN_W[9][22][8]];
				attribute PM_DATA_SCALE4 @[MAIN_E[3][22][31], MAIN_E[3][22][32]];
				attribute PM_DATA_SCALE5 @[MAIN_E[2][22][31], MAIN_E[2][22][32]];
				attribute PM_DATA_SCALE6 @[MAIN_E[1][22][31], MAIN_E[1][22][32]];
				attribute PM_DATA_SCALE7 @[MAIN_E[0][22][31], MAIN_E[0][22][32]];
				attribute SLOT_CAP_ATT_BUTTON_PRESENT @MAIN_E[12][22][41];
				attribute SLOT_CAP_ATT_INDICATOR_PRESENT @MAIN_E[12][22][40];
				attribute SLOT_CAP_POWER_INDICATOR_PRESENT @MAIN_E[12][22][39];
				attribute TL_RX_RAM_RADDR_LATENCY @[MAIN_W[15][22][21]];
				attribute TL_RX_RAM_RDATA_LATENCY @[MAIN_W[15][22][19], MAIN_W[15][22][20]];
				attribute TL_RX_RAM_WRITE_LATENCY @[MAIN_W[15][22][18]];
				attribute TL_TFC_DISABLE @MAIN_W[10][22][16];
				attribute TL_TX_CHECKS_DISABLE @MAIN_W[10][22][15];
				attribute TL_TX_RAM_RADDR_LATENCY @[MAIN_W[15][22][24]];
				attribute TL_TX_RAM_RDATA_LATENCY @[MAIN_W[15][22][22], MAIN_W[15][22][23]];
				attribute USR_CFG @MAIN_W[10][22][14];
				attribute USR_EXT_CFG @MAIN_W[10][22][13];
				attribute VC0_CPL_INFINITE @MAIN_W[15][22][12];
				attribute VC0_RX_RAM_LIMIT @[MAIN_W[14][22][13], MAIN_W[14][22][14], MAIN_W[14][22][15], MAIN_W[14][22][16], MAIN_W[14][22][17], MAIN_W[14][22][18], MAIN_W[14][22][19], MAIN_W[14][22][20], MAIN_W[14][22][21], MAIN_W[14][22][22], MAIN_W[14][22][23], MAIN_W[14][22][24]];
				attribute VC0_TOTAL_CREDITS_CD @[MAIN_W[12][22][7], MAIN_W[12][22][8], MAIN_W[12][22][9], MAIN_W[12][22][10], MAIN_W[12][22][11], MAIN_W[12][22][12], MAIN_W[12][22][13], MAIN_W[12][22][14], MAIN_W[12][22][15], MAIN_W[12][22][16], MAIN_W[12][22][17]];
				attribute VC0_TOTAL_CREDITS_CH @[MAIN_W[12][22][18], MAIN_W[12][22][19], MAIN_W[12][22][20], MAIN_W[12][22][21], MAIN_W[12][22][22], MAIN_W[12][22][23], MAIN_W[12][22][24]];
				attribute VC0_TOTAL_CREDITS_NPH @[MAIN_W[13][22][7], MAIN_W[13][22][8], MAIN_W[13][22][9], MAIN_W[13][22][10], MAIN_W[13][22][11], MAIN_W[13][22][12], MAIN_W[13][22][13]];
				attribute VC0_TOTAL_CREDITS_PD @[MAIN_W[13][22][14], MAIN_W[13][22][15], MAIN_W[13][22][16], MAIN_W[13][22][17], MAIN_W[13][22][18], MAIN_W[13][22][19], MAIN_W[13][22][20], MAIN_W[13][22][21], MAIN_W[13][22][22], MAIN_W[13][22][23], MAIN_W[13][22][24]];
				attribute VC0_TOTAL_CREDITS_PH @[MAIN_W[14][22][6], MAIN_W[14][22][7], MAIN_W[14][22][8], MAIN_W[14][22][9], MAIN_W[14][22][10], MAIN_W[14][22][11], MAIN_W[14][22][12]];
				attribute VC0_TX_LASTPACKET @[MAIN_W[15][22][13], MAIN_W[15][22][14], MAIN_W[15][22][15], MAIN_W[15][22][16], MAIN_W[15][22][17]];
			}

			// wire W[0].IMUX_LOGICIN[1]           PCIE.CFGERRURN
			// wire W[0].IMUX_LOGICIN[2]           PCIE.CFGREVID[3]
			// wire W[0].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[7]
			// wire W[0].IMUX_LOGICIN[12]          PCIE.CFGDWADDR[3]
			// wire W[0].IMUX_LOGICIN[19]          PCIE.CFGREVID[7]
			// wire W[0].IMUX_LOGICIN[23]          PCIE.CFGINTERRUPTDI[3]
			// wire W[0].IMUX_LOGICIN[24]          PCIE.CFGDWADDR[7]
			// wire W[0].IMUX_LOGICIN[25]          PCIE.CFGINTERRUPTDI[7]
			// wire W[0].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[15]
			// wire W[0].IMUX_LOGICIN[48]          PCIE.CFGERRCPLTIMEOUTN
			// wire W[0].OUT_BEL[0]                PCIE.CFGBUSNUMBER[3]
			// wire W[0].OUT_BEL[1]                PCIE.MIMRXWDATA[15]
			// wire W[0].OUT_BEL[2]                PCIE.CFGDEVICENUMBER[3]
			// wire W[0].OUT_BEL[3]                PCIE.CFGINTERRUPTDO[3]
			// wire W[0].OUT_BEL[4]                PCIE.TRNTBUFAV[5]
			// wire W[0].OUT_BEL[8]                PCIE.MIMRXWDATA[31]
			// wire W[0].OUT_BEL[14]               PCIE.CFGBUSNUMBER[7]
			// wire W[0].OUT_BEL[17]               PCIE.CFGINTERRUPTDO[7]
			// wire W[0].OUT_BEL[18]               PCIE.TRNTCFGREQN
			// wire W[0].OUT_BEL[19]               PCIE.DBGREGDETECTEDNONFATAL
			// wire W[0].OUT_BEL[20]               PCIE.MIMRXWDATA[23]
			// wire W[0].OUT_BEL[22]               PCIE.MIMRXWDATA[7]
			// wire W[1].IMUX_LOGICIN[1]           PCIE.CFGERRCORN
			// wire W[1].IMUX_LOGICIN[2]           PCIE.CFGREVID[2]
			// wire W[1].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[6]
			// wire W[1].IMUX_LOGICIN[12]          PCIE.CFGDWADDR[2]
			// wire W[1].IMUX_LOGICIN[19]          PCIE.CFGREVID[6]
			// wire W[1].IMUX_LOGICIN[23]          PCIE.CFGINTERRUPTDI[2]
			// wire W[1].IMUX_LOGICIN[24]          PCIE.CFGDWADDR[6]
			// wire W[1].IMUX_LOGICIN[25]          PCIE.CFGINTERRUPTDI[6]
			// wire W[1].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[14]
			// wire W[1].IMUX_LOGICIN[48]          PCIE.CFGERRECRCN
			// wire W[1].OUT_BEL[0]                PCIE.CFGBUSNUMBER[2]
			// wire W[1].OUT_BEL[1]                PCIE.MIMRXWDATA[14]
			// wire W[1].OUT_BEL[2]                PCIE.CFGDEVICENUMBER[2]
			// wire W[1].OUT_BEL[3]                PCIE.CFGINTERRUPTDO[2]
			// wire W[1].OUT_BEL[4]                PCIE.TRNTBUFAV[4]
			// wire W[1].OUT_BEL[8]                PCIE.MIMRXWDATA[30]
			// wire W[1].OUT_BEL[14]               PCIE.CFGBUSNUMBER[6]
			// wire W[1].OUT_BEL[17]               PCIE.CFGINTERRUPTDO[6]
			// wire W[1].OUT_BEL[18]               PCIE.TRNTERRDROPN
			// wire W[1].OUT_BEL[19]               PCIE.DBGREGDETECTEDUNSUPPORTED
			// wire W[1].OUT_BEL[20]               PCIE.MIMRXWDATA[22]
			// wire W[1].OUT_BEL[22]               PCIE.MIMRXWDATA[6]
			// wire W[1].OUT_BEL[23]               PCIE.DBGDLPROTOCOLSTATUS
			// wire W[2].IMUX_LOGICIN[1]           PCIE.CFGERRPOSTEDN
			// wire W[2].IMUX_LOGICIN[2]           PCIE.CFGREVID[1]
			// wire W[2].IMUX_LOGICIN[4]           PCIE.CFGINTERRUPTN
			// wire W[2].IMUX_LOGICIN[5]           PCIE.CFGDWADDR[9]
			// wire W[2].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[5]
			// wire W[2].IMUX_LOGICIN[12]          PCIE.CFGDWADDR[1]
			// wire W[2].IMUX_LOGICIN[19]          PCIE.CFGREVID[5]
			// wire W[2].IMUX_LOGICIN[23]          PCIE.CFGINTERRUPTDI[1]
			// wire W[2].IMUX_LOGICIN[24]          PCIE.CFGDWADDR[5]
			// wire W[2].IMUX_LOGICIN[25]          PCIE.CFGINTERRUPTDI[5]
			// wire W[2].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[13]
			// wire W[2].IMUX_LOGICIN[48]          PCIE.CFGTURNOFFOKN
			// wire W[2].OUT_BEL[0]                PCIE.CFGBUSNUMBER[1]
			// wire W[2].OUT_BEL[1]                PCIE.MIMRXWDATA[13]
			// wire W[2].OUT_BEL[2]                PCIE.CFGDEVICENUMBER[1]
			// wire W[2].OUT_BEL[3]                PCIE.CFGINTERRUPTDO[1]
			// wire W[2].OUT_BEL[4]                PCIE.TRNTBUFAV[3]
			// wire W[2].OUT_BEL[8]                PCIE.MIMRXWDATA[29]
			// wire W[2].OUT_BEL[14]               PCIE.CFGBUSNUMBER[5]
			// wire W[2].OUT_BEL[17]               PCIE.CFGINTERRUPTDO[5]
			// wire W[2].OUT_BEL[18]               PCIE.TRNTDSTRDYN
			// wire W[2].OUT_BEL[19]               PCIE.DBGREGDETECTEDCORRECTABLE
			// wire W[2].OUT_BEL[20]               PCIE.MIMRXWDATA[21]
			// wire W[2].OUT_BEL[22]               PCIE.MIMRXWDATA[5]
			// wire W[2].OUT_BEL[23]               PCIE.DBGPOISTLPSTATUS
			// wire W[3].IMUX_LOGICIN[1]           PCIE.CFGERRCPLABORTN
			// wire W[3].IMUX_LOGICIN[2]           PCIE.CFGREVID[0]
			// wire W[3].IMUX_LOGICIN[4]           PCIE.CFGRDENN
			// wire W[3].IMUX_LOGICIN[5]           PCIE.CFGDWADDR[8]
			// wire W[3].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[4]
			// wire W[3].IMUX_LOGICIN[12]          PCIE.CFGDWADDR[0]
			// wire W[3].IMUX_LOGICIN[19]          PCIE.CFGREVID[4]
			// wire W[3].IMUX_LOGICIN[23]          PCIE.CFGINTERRUPTDI[0]
			// wire W[3].IMUX_LOGICIN[24]          PCIE.CFGDWADDR[4]
			// wire W[3].IMUX_LOGICIN[25]          PCIE.CFGINTERRUPTDI[4]
			// wire W[3].IMUX_LOGICIN[26]          PCIE.CFGERRLOCKEDN
			// wire W[3].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[12]
			// wire W[3].IMUX_LOGICIN[48]          PCIE.CFGINTERRUPTASSERTN
			// wire W[3].OUT_BEL[0]                PCIE.CFGBUSNUMBER[0]
			// wire W[3].OUT_BEL[1]                PCIE.MIMRXWDATA[12]
			// wire W[3].OUT_BEL[2]                PCIE.CFGDEVICENUMBER[0]
			// wire W[3].OUT_BEL[3]                PCIE.CFGINTERRUPTDO[0]
			// wire W[3].OUT_BEL[4]                PCIE.TRNTBUFAV[2]
			// wire W[3].OUT_BEL[8]                PCIE.MIMRXWDATA[28]
			// wire W[3].OUT_BEL[14]               PCIE.CFGBUSNUMBER[4]
			// wire W[3].OUT_BEL[17]               PCIE.CFGINTERRUPTDO[4]
			// wire W[3].OUT_BEL[18]               PCIE.TRNLNKUPN
			// wire W[3].OUT_BEL[19]               PCIE.CFGDEVICENUMBER[4]
			// wire W[3].OUT_BEL[20]               PCIE.MIMRXWDATA[20]
			// wire W[3].OUT_BEL[22]               PCIE.MIMRXWDATA[4]
			// wire W[3].OUT_BEL[23]               PCIE.DBGFCPROTOCOLERRSTATUS
			// wire W[4].IMUX_LOGICIN[1]           PCIE.TRNTD[27]
			// wire W[4].IMUX_LOGICIN[4]           PCIE.TRNTD[11]
			// wire W[4].IMUX_LOGICIN[5]           PCIE.TRNTD[3]
			// wire W[4].IMUX_LOGICIN[7]           PCIE.TRNTD[7]
			// wire W[4].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[3]
			// wire W[4].IMUX_LOGICIN[12]          PCIE.TRNTSRCRDYN
			// wire W[4].IMUX_LOGICIN[23]          PCIE.TRNTD[15]
			// wire W[4].IMUX_LOGICIN[25]          PCIE.TRNTD[19]
			// wire W[4].IMUX_LOGICIN[26]          PCIE.TRNTD[31]
			// wire W[4].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[11]
			// wire W[4].IMUX_LOGICIN[48]          PCIE.TRNTD[23]
			// wire W[4].OUT_BEL[0]                PCIE.MIMRXWADDR[3]
			// wire W[4].OUT_BEL[1]                PCIE.MIMRXWDATA[11]
			// wire W[4].OUT_BEL[2]                PCIE.MIMRXWADDR[11]
			// wire W[4].OUT_BEL[3]                PCIE.MIMRXRADDR[7]
			// wire W[4].OUT_BEL[4]                PCIE.TRNTBUFAV[1]
			// wire W[4].OUT_BEL[8]                PCIE.MIMRXWDATA[27]
			// wire W[4].OUT_BEL[14]               PCIE.MIMRXWADDR[7]
			// wire W[4].OUT_BEL[17]               PCIE.MIMRXRADDR[11]
			// wire W[4].OUT_BEL[19]               PCIE.MIMRXRADDR[3]
			// wire W[4].OUT_BEL[20]               PCIE.MIMRXWDATA[19]
			// wire W[4].OUT_BEL[22]               PCIE.MIMRXWDATA[3]
			// wire W[4].OUT_BEL[23]               PCIE.DBGRCVROVERFLOWSTATUS
			// wire W[5].IMUX_LOGICIN[1]           PCIE.TRNTD[26]
			// wire W[5].IMUX_LOGICIN[4]           PCIE.TRNTD[10]
			// wire W[5].IMUX_LOGICIN[5]           PCIE.TRNTD[2]
			// wire W[5].IMUX_LOGICIN[7]           PCIE.TRNTD[6]
			// wire W[5].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[2]
			// wire W[5].IMUX_LOGICIN[12]          PCIE.TRNTERRFWDN
			// wire W[5].IMUX_LOGICIN[23]          PCIE.TRNTD[14]
			// wire W[5].IMUX_LOGICIN[24]          PCIE.TRNTCFGGNTN
			// wire W[5].IMUX_LOGICIN[25]          PCIE.TRNTD[18]
			// wire W[5].IMUX_LOGICIN[26]          PCIE.TRNTD[30]
			// wire W[5].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[10]
			// wire W[5].IMUX_LOGICIN[48]          PCIE.TRNTD[22]
			// wire W[5].IMUX_LOGICIN[58]          PCIE.TRNFCSEL[2]
			// wire W[5].OUT_BEL[0]                PCIE.MIMRXWADDR[2]
			// wire W[5].OUT_BEL[1]                PCIE.MIMRXWDATA[10]
			// wire W[5].OUT_BEL[2]                PCIE.MIMRXWADDR[10]
			// wire W[5].OUT_BEL[3]                PCIE.MIMRXRADDR[6]
			// wire W[5].OUT_BEL[4]                PCIE.TRNTBUFAV[0]
			// wire W[5].OUT_BEL[8]                PCIE.MIMRXWDATA[26]
			// wire W[5].OUT_BEL[14]               PCIE.MIMRXWADDR[6]
			// wire W[5].OUT_BEL[17]               PCIE.MIMRXRADDR[10]
			// wire W[5].OUT_BEL[18]               PCIE.MIMRXWDATA[34]
			// wire W[5].OUT_BEL[19]               PCIE.MIMRXRADDR[2]
			// wire W[5].OUT_BEL[20]               PCIE.MIMRXWDATA[18]
			// wire W[5].OUT_BEL[22]               PCIE.MIMRXWDATA[2]
			// wire W[6].IMUX_LOGICIN[1]           PCIE.TRNTD[25]
			// wire W[6].IMUX_LOGICIN[3]           PCIE.TRNRNPOKN
			// wire W[6].IMUX_LOGICIN[4]           PCIE.TRNTD[9]
			// wire W[6].IMUX_LOGICIN[5]           PCIE.TRNTD[1]
			// wire W[6].IMUX_LOGICIN[7]           PCIE.TRNTD[5]
			// wire W[6].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[1]
			// wire W[6].IMUX_LOGICIN[12]          PCIE.TRNTEOFN
			// wire W[6].IMUX_LOGICIN[23]          PCIE.TRNTD[13]
			// wire W[6].IMUX_LOGICIN[24]          PCIE.TRNTSTRN
			// wire W[6].IMUX_LOGICIN[25]          PCIE.TRNTD[17]
			// wire W[6].IMUX_LOGICIN[26]          PCIE.TRNTD[29]
			// wire W[6].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[9]
			// wire W[6].IMUX_LOGICIN[48]          PCIE.TRNTD[21]
			// wire W[6].IMUX_LOGICIN[58]          PCIE.TRNFCSEL[1]
			// wire W[6].OUT_BEL[0]                PCIE.MIMRXWADDR[1]
			// wire W[6].OUT_BEL[1]                PCIE.MIMRXWDATA[9]
			// wire W[6].OUT_BEL[2]                PCIE.MIMRXWADDR[9]
			// wire W[6].OUT_BEL[3]                PCIE.MIMRXRADDR[5]
			// wire W[6].OUT_BEL[5]                PCIE.MIMRXREN
			// wire W[6].OUT_BEL[8]                PCIE.MIMRXWDATA[25]
			// wire W[6].OUT_BEL[14]               PCIE.MIMRXWADDR[5]
			// wire W[6].OUT_BEL[17]               PCIE.MIMRXRADDR[9]
			// wire W[6].OUT_BEL[18]               PCIE.MIMRXWDATA[33]
			// wire W[6].OUT_BEL[19]               PCIE.MIMRXRADDR[1]
			// wire W[6].OUT_BEL[20]               PCIE.MIMRXWDATA[17]
			// wire W[6].OUT_BEL[22]               PCIE.MIMRXWDATA[1]
			// wire W[7].IMUX_LOGICIN[1]           PCIE.TRNTD[24]
			// wire W[7].IMUX_LOGICIN[3]           PCIE.TRNRDSTRDYN
			// wire W[7].IMUX_LOGICIN[4]           PCIE.TRNTD[8]
			// wire W[7].IMUX_LOGICIN[5]           PCIE.TRNTD[0]
			// wire W[7].IMUX_LOGICIN[7]           PCIE.TRNTD[4]
			// wire W[7].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSVENID[0]
			// wire W[7].IMUX_LOGICIN[12]          PCIE.TRNTSOFN
			// wire W[7].IMUX_LOGICIN[23]          PCIE.TRNTD[12]
			// wire W[7].IMUX_LOGICIN[24]          PCIE.TRNTSRCDSCN
			// wire W[7].IMUX_LOGICIN[25]          PCIE.TRNTD[16]
			// wire W[7].IMUX_LOGICIN[26]          PCIE.TRNTD[28]
			// wire W[7].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSVENID[8]
			// wire W[7].IMUX_LOGICIN[48]          PCIE.TRNTD[20]
			// wire W[7].IMUX_LOGICIN[58]          PCIE.TRNFCSEL[0]
			// wire W[7].OUT_BEL[0]                PCIE.MIMRXWADDR[0]
			// wire W[7].OUT_BEL[1]                PCIE.MIMRXWDATA[8]
			// wire W[7].OUT_BEL[2]                PCIE.MIMRXWADDR[8]
			// wire W[7].OUT_BEL[3]                PCIE.MIMRXRADDR[4]
			// wire W[7].OUT_BEL[4]                PCIE.SCANOUT[4]
			// wire W[7].OUT_BEL[5]                PCIE.MIMRXWEN
			// wire W[7].OUT_BEL[8]                PCIE.MIMRXWDATA[24]
			// wire W[7].OUT_BEL[14]               PCIE.MIMRXWADDR[4]
			// wire W[7].OUT_BEL[17]               PCIE.MIMRXRADDR[8]
			// wire W[7].OUT_BEL[18]               PCIE.MIMRXWDATA[32]
			// wire W[7].OUT_BEL[19]               PCIE.MIMRXRADDR[0]
			// wire W[7].OUT_BEL[20]               PCIE.MIMRXWDATA[16]
			// wire W[7].OUT_BEL[22]               PCIE.MIMRXWDATA[0]
			// wire W[8].IMUX_LOGICIN[8]           PCIE.MIMRXRDATA[15]
			// wire W[8].IMUX_LOGICIN[9]           PCIE.MIMRXRDATA[23]
			// wire W[8].IMUX_LOGICIN[10]          PCIE.MIMTXRDATA[23]
			// wire W[8].IMUX_LOGICIN[20]          PCIE.MIMTXRDATA[15]
			// wire W[8].IMUX_LOGICIN[23]          PCIE.SCANIN[0]
			// wire W[8].IMUX_LOGICIN[25]          PCIE.MIMTXRDATA[7]
			// wire W[8].IMUX_LOGICIN[27]          PCIE.MIMRXRDATA[31]
			// wire W[8].IMUX_LOGICIN[28]          PCIE.SCANRESETMASK
			// wire W[8].IMUX_LOGICIN[29]          PCIE.MIMTXRDATA[35]
			// wire W[8].IMUX_LOGICIN[32]          PCIE.MIMTXRDATA[31]
			// wire W[8].IMUX_LOGICIN[42]          PCIE.CLOCKLOCKED
			// wire W[8].IMUX_LOGICIN[44]          PCIE.SYSRESETN
			// wire W[8].IMUX_LOGICIN[58]          PCIE.MIMRXRDATA[7]
			// wire W[8].OUT_BEL[0]                PCIE.MIMTXWADDR[3]
			// wire W[8].OUT_BEL[1]                PCIE.MIMTXWDATA[15]
			// wire W[8].OUT_BEL[2]                PCIE.MIMTXWADDR[11]
			// wire W[8].OUT_BEL[3]                PCIE.MIMTXRADDR[7]
			// wire W[8].OUT_BEL[4]                PCIE.SCANOUT[3]
			// wire W[8].OUT_BEL[8]                PCIE.MIMTXWDATA[31]
			// wire W[8].OUT_BEL[14]               PCIE.MIMTXWADDR[7]
			// wire W[8].OUT_BEL[17]               PCIE.MIMTXRADDR[11]
			// wire W[8].OUT_BEL[19]               PCIE.MIMTXRADDR[3]
			// wire W[8].OUT_BEL[20]               PCIE.MIMTXWDATA[23]
			// wire W[8].OUT_BEL[22]               PCIE.MIMTXWDATA[7]
			// wire W[9].IMUX_LOGICIN[4]           PCIE.SCANEN
			// wire W[9].IMUX_LOGICIN[8]           PCIE.MIMRXRDATA[14]
			// wire W[9].IMUX_LOGICIN[9]           PCIE.MIMRXRDATA[22]
			// wire W[9].IMUX_LOGICIN[10]          PCIE.MIMTXRDATA[22]
			// wire W[9].IMUX_LOGICIN[20]          PCIE.MIMTXRDATA[14]
			// wire W[9].IMUX_LOGICIN[23]          PCIE.SCANIN[1]
			// wire W[9].IMUX_LOGICIN[25]          PCIE.MIMTXRDATA[6]
			// wire W[9].IMUX_LOGICIN[27]          PCIE.MIMRXRDATA[30]
			// wire W[9].IMUX_LOGICIN[28]          PCIE.MIMRXRDATA[34]
			// wire W[9].IMUX_LOGICIN[29]          PCIE.MIMTXRDATA[34]
			// wire W[9].IMUX_LOGICIN[32]          PCIE.MIMTXRDATA[30]
			// wire W[9].IMUX_LOGICIN[58]          PCIE.MIMRXRDATA[6]
			// wire W[9].OUT_BEL[0]                PCIE.MIMTXWADDR[2]
			// wire W[9].OUT_BEL[1]                PCIE.MIMTXWDATA[14]
			// wire W[9].OUT_BEL[2]                PCIE.MIMTXWADDR[10]
			// wire W[9].OUT_BEL[3]                PCIE.MIMTXRADDR[6]
			// wire W[9].OUT_BEL[4]                PCIE.SCANOUT[2]
			// wire W[9].OUT_BEL[8]                PCIE.MIMTXWDATA[30]
			// wire W[9].OUT_BEL[14]               PCIE.MIMTXWADDR[6]
			// wire W[9].OUT_BEL[17]               PCIE.MIMTXRADDR[10]
			// wire W[9].OUT_BEL[18]               PCIE.RECEIVEDHOTRESET
			// wire W[9].OUT_BEL[19]               PCIE.MIMTXRADDR[2]
			// wire W[9].OUT_BEL[20]               PCIE.MIMTXWDATA[22]
			// wire W[9].OUT_BEL[22]               PCIE.MIMTXWDATA[6]
			// wire W[10].IMUX_CLK[0]              PCIE.USERCLK
			// wire W[10].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[13]
			// wire W[10].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[21]
			// wire W[10].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[21]
			// wire W[10].IMUX_LOGICIN[20]         PCIE.MIMTXRDATA[13]
			// wire W[10].IMUX_LOGICIN[23]         PCIE.SCANIN[2]
			// wire W[10].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[5]
			// wire W[10].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[29]
			// wire W[10].IMUX_LOGICIN[28]         PCIE.MIMRXRDATA[33]
			// wire W[10].IMUX_LOGICIN[29]         PCIE.MIMTXRDATA[33]
			// wire W[10].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[29]
			// wire W[10].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[5]
			// wire W[10].OUT_BEL[0]               PCIE.MIMTXWADDR[1]
			// wire W[10].OUT_BEL[1]               PCIE.MIMTXWDATA[13]
			// wire W[10].OUT_BEL[2]               PCIE.MIMTXWADDR[9]
			// wire W[10].OUT_BEL[3]               PCIE.MIMTXRADDR[5]
			// wire W[10].OUT_BEL[4]               PCIE.SCANOUT[1]
			// wire W[10].OUT_BEL[5]               PCIE.MIMTXREN
			// wire W[10].OUT_BEL[8]               PCIE.MIMTXWDATA[29]
			// wire W[10].OUT_BEL[14]              PCIE.MIMTXWADDR[5]
			// wire W[10].OUT_BEL[17]              PCIE.MIMTXRADDR[9]
			// wire W[10].OUT_BEL[18]              PCIE.USERRSTN
			// wire W[10].OUT_BEL[19]              PCIE.MIMTXRADDR[1]
			// wire W[10].OUT_BEL[20]              PCIE.MIMTXWDATA[21]
			// wire W[10].OUT_BEL[22]              PCIE.MIMTXWDATA[5]
			// wire W[11].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[12]
			// wire W[11].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[20]
			// wire W[11].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[20]
			// wire W[11].IMUX_LOGICIN[20]         PCIE.MIMTXRDATA[12]
			// wire W[11].IMUX_LOGICIN[23]         PCIE.SCANIN[3]
			// wire W[11].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[4]
			// wire W[11].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[28]
			// wire W[11].IMUX_LOGICIN[28]         PCIE.MIMRXRDATA[32]
			// wire W[11].IMUX_LOGICIN[29]         PCIE.MIMTXRDATA[32]
			// wire W[11].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[28]
			// wire W[11].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[4]
			// wire W[11].OUT_BEL[0]               PCIE.MIMTXWADDR[0]
			// wire W[11].OUT_BEL[1]               PCIE.MIMTXWDATA[12]
			// wire W[11].OUT_BEL[2]               PCIE.MIMTXWADDR[8]
			// wire W[11].OUT_BEL[3]               PCIE.MIMTXRADDR[4]
			// wire W[11].OUT_BEL[4]               PCIE.SCANOUT[0]
			// wire W[11].OUT_BEL[5]               PCIE.MIMTXWEN
			// wire W[11].OUT_BEL[8]               PCIE.MIMTXWDATA[28]
			// wire W[11].OUT_BEL[14]              PCIE.MIMTXWADDR[4]
			// wire W[11].OUT_BEL[17]              PCIE.MIMTXRADDR[8]
			// wire W[11].OUT_BEL[19]              PCIE.MIMTXRADDR[0]
			// wire W[11].OUT_BEL[20]              PCIE.MIMTXWDATA[20]
			// wire W[11].OUT_BEL[22]              PCIE.MIMTXWDATA[4]
			// wire W[12].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[11]
			// wire W[12].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[19]
			// wire W[12].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[19]
			// wire W[12].IMUX_LOGICIN[16]         PCIE.PIPERXDATAA[4]
			// wire W[12].IMUX_LOGICIN[20]         PCIE.PIPERXDATAA[12]
			// wire W[12].IMUX_LOGICIN[23]         PCIE.SCANIN[4]
			// wire W[12].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[3]
			// wire W[12].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[27]
			// wire W[12].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSA[0]
			// wire W[12].IMUX_LOGICIN[30]         PCIE.PIPERXDATAA[8]
			// wire W[12].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[27]
			// wire W[12].IMUX_LOGICIN[34]         PCIE.PIPERXDATAA[0]
			// wire W[12].IMUX_LOGICIN[54]         PCIE.MIMTXRDATA[11]
			// wire W[12].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[3]
			// wire W[12].OUT_BEL[0]               PCIE.PIPETXDATAA[0]
			// wire W[12].OUT_BEL[1]               PCIE.MIMTXWDATA[11]
			// wire W[12].OUT_BEL[2]               PCIE.PIPETXDATAA[4]
			// wire W[12].OUT_BEL[3]               PCIE.PIPETXDATAA[8]
			// wire W[12].OUT_BEL[5]               PCIE.PIPETXDATAA[12]
			// wire W[12].OUT_BEL[8]               PCIE.MIMTXWDATA[27]
			// wire W[12].OUT_BEL[10]              PCIE.PIPERXPOLARITYA
			// wire W[12].OUT_BEL[12]              PCIE.PIPETXRCVRDETA
			// wire W[12].OUT_BEL[17]              PCIE.PIPEGTPOWERDOWNA[0]
			// wire W[12].OUT_BEL[18]              PCIE.MIMTXWDATA[35]
			// wire W[12].OUT_BEL[20]              PCIE.MIMTXWDATA[19]
			// wire W[12].OUT_BEL[21]              PCIE.PIPERXRESETA
			// wire W[12].OUT_BEL[22]              PCIE.MIMTXWDATA[3]
			// wire W[13].IMUX_CLK[0]              PCIE.MGTCLK
			// wire W[13].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[10]
			// wire W[13].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[18]
			// wire W[13].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[18]
			// wire W[13].IMUX_LOGICIN[16]         PCIE.PIPERXDATAA[5]
			// wire W[13].IMUX_LOGICIN[20]         PCIE.PIPERXDATAA[13]
			// wire W[13].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[2]
			// wire W[13].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[26]
			// wire W[13].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSA[1]
			// wire W[13].IMUX_LOGICIN[30]         PCIE.PIPERXDATAA[9]
			// wire W[13].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[26]
			// wire W[13].IMUX_LOGICIN[34]         PCIE.PIPERXDATAA[1]
			// wire W[13].IMUX_LOGICIN[54]         PCIE.MIMTXRDATA[10]
			// wire W[13].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[2]
			// wire W[13].OUT_BEL[0]               PCIE.PIPETXDATAA[1]
			// wire W[13].OUT_BEL[1]               PCIE.MIMTXWDATA[10]
			// wire W[13].OUT_BEL[2]               PCIE.PIPETXDATAA[5]
			// wire W[13].OUT_BEL[3]               PCIE.PIPETXDATAA[9]
			// wire W[13].OUT_BEL[5]               PCIE.PIPETXDATAA[13]
			// wire W[13].OUT_BEL[8]               PCIE.MIMTXWDATA[26]
			// wire W[13].OUT_BEL[17]              PCIE.PIPEGTPOWERDOWNA[1]
			// wire W[13].OUT_BEL[18]              PCIE.MIMTXWDATA[34]
			// wire W[13].OUT_BEL[20]              PCIE.MIMTXWDATA[18]
			// wire W[13].OUT_BEL[22]              PCIE.MIMTXWDATA[2]
			// wire W[14].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[9]
			// wire W[14].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[17]
			// wire W[14].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[17]
			// wire W[14].IMUX_LOGICIN[16]         PCIE.PIPERXDATAA[6]
			// wire W[14].IMUX_LOGICIN[20]         PCIE.PIPERXDATAA[14]
			// wire W[14].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[1]
			// wire W[14].IMUX_LOGICIN[26]         PCIE.PIPERXCHARISKA[0]
			// wire W[14].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[25]
			// wire W[14].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSA[2]
			// wire W[14].IMUX_LOGICIN[30]         PCIE.PIPERXDATAA[10]
			// wire W[14].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[25]
			// wire W[14].IMUX_LOGICIN[34]         PCIE.PIPERXDATAA[2]
			// wire W[14].IMUX_LOGICIN[54]         PCIE.MIMTXRDATA[9]
			// wire W[14].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[1]
			// wire W[14].OUT_BEL[0]               PCIE.PIPETXDATAA[2]
			// wire W[14].OUT_BEL[1]               PCIE.MIMTXWDATA[9]
			// wire W[14].OUT_BEL[2]               PCIE.PIPETXDATAA[6]
			// wire W[14].OUT_BEL[3]               PCIE.PIPETXDATAA[10]
			// wire W[14].OUT_BEL[5]               PCIE.PIPETXDATAA[14]
			// wire W[14].OUT_BEL[6]               PCIE.PIPETXCHARISKA[0]
			// wire W[14].OUT_BEL[8]               PCIE.MIMTXWDATA[25]
			// wire W[14].OUT_BEL[15]              PCIE.PIPETXCHARDISPVALA[0]
			// wire W[14].OUT_BEL[17]              PCIE.PIPETXCHARDISPMODEA[0]
			// wire W[14].OUT_BEL[18]              PCIE.MIMTXWDATA[33]
			// wire W[14].OUT_BEL[20]              PCIE.MIMTXWDATA[17]
			// wire W[14].OUT_BEL[22]              PCIE.MIMTXWDATA[1]
			// wire W[15].IMUX_LOGICIN[3]          PCIE.PIPERXENTERELECIDLEA
			// wire W[15].IMUX_LOGICIN[8]          PCIE.MIMRXRDATA[8]
			// wire W[15].IMUX_LOGICIN[9]          PCIE.MIMRXRDATA[16]
			// wire W[15].IMUX_LOGICIN[10]         PCIE.MIMTXRDATA[16]
			// wire W[15].IMUX_LOGICIN[14]         PCIE.PIPEGTRESETDONEA
			// wire W[15].IMUX_LOGICIN[16]         PCIE.PIPERXDATAA[7]
			// wire W[15].IMUX_LOGICIN[19]         PCIE.PIPEPHYSTATUSA
			// wire W[15].IMUX_LOGICIN[20]         PCIE.PIPERXDATAA[15]
			// wire W[15].IMUX_LOGICIN[25]         PCIE.MIMTXRDATA[0]
			// wire W[15].IMUX_LOGICIN[26]         PCIE.PIPERXCHARISKA[1]
			// wire W[15].IMUX_LOGICIN[27]         PCIE.MIMRXRDATA[24]
			// wire W[15].IMUX_LOGICIN[30]         PCIE.PIPERXDATAA[11]
			// wire W[15].IMUX_LOGICIN[32]         PCIE.MIMTXRDATA[24]
			// wire W[15].IMUX_LOGICIN[34]         PCIE.PIPERXDATAA[3]
			// wire W[15].IMUX_LOGICIN[54]         PCIE.MIMTXRDATA[8]
			// wire W[15].IMUX_LOGICIN[58]         PCIE.MIMRXRDATA[0]
			// wire W[15].OUT_BEL[0]               PCIE.PIPETXDATAA[3]
			// wire W[15].OUT_BEL[1]               PCIE.MIMTXWDATA[8]
			// wire W[15].OUT_BEL[2]               PCIE.PIPETXDATAA[7]
			// wire W[15].OUT_BEL[3]               PCIE.PIPETXDATAA[11]
			// wire W[15].OUT_BEL[5]               PCIE.PIPETXDATAA[15]
			// wire W[15].OUT_BEL[6]               PCIE.PIPETXCHARISKA[1]
			// wire W[15].OUT_BEL[8]               PCIE.MIMTXWDATA[24]
			// wire W[15].OUT_BEL[12]              PCIE.PIPEGTTXELECIDLEA
			// wire W[15].OUT_BEL[15]              PCIE.PIPETXCHARDISPVALA[1]
			// wire W[15].OUT_BEL[17]              PCIE.PIPETXCHARDISPMODEA[1]
			// wire W[15].OUT_BEL[18]              PCIE.MIMTXWDATA[32]
			// wire W[15].OUT_BEL[20]              PCIE.MIMTXWDATA[16]
			// wire W[15].OUT_BEL[22]              PCIE.MIMTXWDATA[0]
			// wire E[0].IMUX_LOGICIN[2]           PCIE.CFGDEVID[7]
			// wire E[0].IMUX_LOGICIN[3]           PCIE.CFGVENID[7]
			// wire E[0].IMUX_LOGICIN[4]           PCIE.CFGDSN[39]
			// wire E[0].IMUX_LOGICIN[5]           PCIE.CFGDSN[23]
			// wire E[0].IMUX_LOGICIN[7]           PCIE.CFGDSN[31]
			// wire E[0].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[7]
			// wire E[0].IMUX_LOGICIN[10]          PCIE.CFGDSN[63]
			// wire E[0].IMUX_LOGICIN[12]          PCIE.CFGDSN[7]
			// wire E[0].IMUX_LOGICIN[19]          PCIE.CFGDEVID[15]
			// wire E[0].IMUX_LOGICIN[20]          PCIE.CFGDSN[55]
			// wire E[0].IMUX_LOGICIN[23]          PCIE.CFGDSN[47]
			// wire E[0].IMUX_LOGICIN[24]          PCIE.CFGDSN[15]
			// wire E[0].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[15]
			// wire E[0].IMUX_LOGICIN[58]          PCIE.CFGVENID[15]
			// wire E[0].OUT_BEL[1]                PCIE.CFGDEVCONTROLNONFATALREPORTINGEN
			// wire E[0].OUT_BEL[2]                PCIE.CFGCOMMANDIOENABLE
			// wire E[0].OUT_BEL[4]                PCIE.CFGLINKCONTROLCOMMONCLOCK
			// wire E[0].OUT_BEL[5]                PCIE.CFGDEVSTATUSCORRERRDETECTED
			// wire E[0].OUT_BEL[7]                PCIE.CFGINTERRUPTMMENABLE[2]
			// wire E[0].OUT_BEL[8]                PCIE.CFGDEVCONTROLFATALERRREPORTINGEN
			// wire E[0].OUT_BEL[11]               PCIE.CFGPCIELINKSTATEN[2]
			// wire E[0].OUT_BEL[17]               PCIE.CFGCOMMANDMEMENABLE
			// wire E[0].OUT_BEL[18]               PCIE.CFGDEVCONTROLAUXPOWEREN
			// wire E[0].OUT_BEL[19]               PCIE.CFGLTSSMSTATE[3]
			// wire E[0].OUT_BEL[20]               PCIE.CFGDEVCONTROLMAXREADREQ[2]
			// wire E[0].OUT_BEL[22]               PCIE.CFGDEVSTATUSNONFATALERRDETECTED
			// wire E[0].OUT_BEL[23]               PCIE.CFGDEVCONTROLMAXPAYLOAD[2]
			// wire E[1].IMUX_LOGICIN[2]           PCIE.CFGDEVID[6]
			// wire E[1].IMUX_LOGICIN[3]           PCIE.CFGVENID[6]
			// wire E[1].IMUX_LOGICIN[4]           PCIE.CFGDSN[38]
			// wire E[1].IMUX_LOGICIN[5]           PCIE.CFGDSN[22]
			// wire E[1].IMUX_LOGICIN[7]           PCIE.CFGDSN[30]
			// wire E[1].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[6]
			// wire E[1].IMUX_LOGICIN[10]          PCIE.CFGDSN[62]
			// wire E[1].IMUX_LOGICIN[12]          PCIE.CFGDSN[6]
			// wire E[1].IMUX_LOGICIN[19]          PCIE.CFGDEVID[14]
			// wire E[1].IMUX_LOGICIN[20]          PCIE.CFGDSN[54]
			// wire E[1].IMUX_LOGICIN[23]          PCIE.CFGDSN[46]
			// wire E[1].IMUX_LOGICIN[24]          PCIE.CFGDSN[14]
			// wire E[1].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[14]
			// wire E[1].IMUX_LOGICIN[58]          PCIE.CFGVENID[14]
			// wire E[1].OUT_BEL[1]                PCIE.CFGDEVCONTROLENABLERO
			// wire E[1].OUT_BEL[2]                PCIE.CFGERRCPLRDYN
			// wire E[1].OUT_BEL[3]                PCIE.CFGLINKCONTROLASPMCONTROL[1]
			// wire E[1].OUT_BEL[5]                PCIE.CFGCOMMANDINTERRUPTDISABLE
			// wire E[1].OUT_BEL[7]                PCIE.CFGINTERRUPTMMENABLE[1]
			// wire E[1].OUT_BEL[8]                PCIE.CFGDEVCONTROLEXTTAGEN
			// wire E[1].OUT_BEL[11]               PCIE.CFGPCIELINKSTATEN[1]
			// wire E[1].OUT_BEL[17]               PCIE.CFGFUNCTIONNUMBER[2]
			// wire E[1].OUT_BEL[18]               PCIE.CFGDEVCONTROLNOSNOOPEN
			// wire E[1].OUT_BEL[19]               PCIE.CFGLTSSMSTATE[2]
			// wire E[1].OUT_BEL[20]               PCIE.CFGDEVCONTROLMAXREADREQ[1]
			// wire E[1].OUT_BEL[22]               PCIE.CFGDEVSTATUSFATALERRDETECTED
			// wire E[1].OUT_BEL[23]               PCIE.CFGDEVCONTROLMAXPAYLOAD[1]
			// wire E[2].IMUX_LOGICIN[2]           PCIE.CFGDEVID[5]
			// wire E[2].IMUX_LOGICIN[3]           PCIE.CFGVENID[5]
			// wire E[2].IMUX_LOGICIN[4]           PCIE.CFGDSN[37]
			// wire E[2].IMUX_LOGICIN[5]           PCIE.CFGDSN[21]
			// wire E[2].IMUX_LOGICIN[7]           PCIE.CFGDSN[29]
			// wire E[2].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[5]
			// wire E[2].IMUX_LOGICIN[10]          PCIE.CFGDSN[61]
			// wire E[2].IMUX_LOGICIN[12]          PCIE.CFGDSN[5]
			// wire E[2].IMUX_LOGICIN[19]          PCIE.CFGDEVID[13]
			// wire E[2].IMUX_LOGICIN[20]          PCIE.CFGDSN[53]
			// wire E[2].IMUX_LOGICIN[23]          PCIE.CFGDSN[45]
			// wire E[2].IMUX_LOGICIN[24]          PCIE.CFGDSN[13]
			// wire E[2].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[13]
			// wire E[2].IMUX_LOGICIN[58]          PCIE.CFGVENID[13]
			// wire E[2].OUT_BEL[1]                PCIE.CFGDEVCONTROLCORRERRREPORTINGEN
			// wire E[2].OUT_BEL[2]                PCIE.CFGTOTURNOFFN
			// wire E[2].OUT_BEL[3]                PCIE.CFGLINKCONTROLASPMCONTROL[0]
			// wire E[2].OUT_BEL[4]                PCIE.CFGLINKCONTROLEXTENDEDSYNC
			// wire E[2].OUT_BEL[5]                PCIE.CFGCOMMANDBUSMASTERENABLE
			// wire E[2].OUT_BEL[7]                PCIE.CFGINTERRUPTMMENABLE[0]
			// wire E[2].OUT_BEL[8]                PCIE.CFGDEVCONTROLURERRREPORTINGEN
			// wire E[2].OUT_BEL[11]               PCIE.CFGPCIELINKSTATEN[0]
			// wire E[2].OUT_BEL[17]               PCIE.CFGFUNCTIONNUMBER[1]
			// wire E[2].OUT_BEL[18]               PCIE.CFGDEVCONTROLPHANTOMEN
			// wire E[2].OUT_BEL[19]               PCIE.CFGLTSSMSTATE[1]
			// wire E[2].OUT_BEL[20]               PCIE.CFGDEVCONTROLMAXREADREQ[0]
			// wire E[2].OUT_BEL[22]               PCIE.CFGDEVSTATUSURDETECTED
			// wire E[2].OUT_BEL[23]               PCIE.CFGDEVCONTROLMAXPAYLOAD[0]
			// wire E[3].IMUX_LOGICIN[2]           PCIE.CFGDEVID[4]
			// wire E[3].IMUX_LOGICIN[3]           PCIE.CFGVENID[4]
			// wire E[3].IMUX_LOGICIN[4]           PCIE.CFGDSN[36]
			// wire E[3].IMUX_LOGICIN[5]           PCIE.CFGDSN[20]
			// wire E[3].IMUX_LOGICIN[7]           PCIE.CFGDSN[28]
			// wire E[3].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[4]
			// wire E[3].IMUX_LOGICIN[10]          PCIE.CFGDSN[60]
			// wire E[3].IMUX_LOGICIN[12]          PCIE.CFGDSN[4]
			// wire E[3].IMUX_LOGICIN[19]          PCIE.CFGDEVID[12]
			// wire E[3].IMUX_LOGICIN[20]          PCIE.CFGDSN[52]
			// wire E[3].IMUX_LOGICIN[23]          PCIE.CFGDSN[44]
			// wire E[3].IMUX_LOGICIN[24]          PCIE.CFGDSN[12]
			// wire E[3].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[12]
			// wire E[3].IMUX_LOGICIN[58]          PCIE.CFGVENID[12]
			// wire E[3].OUT_BEL[2]                PCIE.CFGINTERRUPTMSIENABLE
			// wire E[3].OUT_BEL[3]                PCIE.CFGLTSSMSTATE[4]
			// wire E[3].OUT_BEL[4]                PCIE.CFGDO[30]
			// wire E[3].OUT_BEL[5]                PCIE.CFGCOMMANDSERREN
			// wire E[3].OUT_BEL[7]                PCIE.CFGINTERRUPTRDYN
			// wire E[3].OUT_BEL[8]                PCIE.CFGDO[28]
			// wire E[3].OUT_BEL[11]               PCIE.CFGRDWRDONEN
			// wire E[3].OUT_BEL[17]               PCIE.CFGFUNCTIONNUMBER[0]
			// wire E[3].OUT_BEL[18]               PCIE.CFGDO[29]
			// wire E[3].OUT_BEL[19]               PCIE.CFGLTSSMSTATE[0]
			// wire E[3].OUT_BEL[22]               PCIE.CFGLINKCONTOLRCB
			// wire E[3].OUT_BEL[23]               PCIE.CFGDO[31]
			// wire E[4].IMUX_LOGICIN[2]           PCIE.CFGDEVID[3]
			// wire E[4].IMUX_LOGICIN[3]           PCIE.CFGVENID[3]
			// wire E[4].IMUX_LOGICIN[4]           PCIE.CFGDSN[35]
			// wire E[4].IMUX_LOGICIN[5]           PCIE.CFGDSN[19]
			// wire E[4].IMUX_LOGICIN[7]           PCIE.CFGDSN[27]
			// wire E[4].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[3]
			// wire E[4].IMUX_LOGICIN[10]          PCIE.CFGDSN[59]
			// wire E[4].IMUX_LOGICIN[12]          PCIE.CFGDSN[3]
			// wire E[4].IMUX_LOGICIN[19]          PCIE.CFGDEVID[11]
			// wire E[4].IMUX_LOGICIN[20]          PCIE.CFGDSN[51]
			// wire E[4].IMUX_LOGICIN[23]          PCIE.CFGDSN[43]
			// wire E[4].IMUX_LOGICIN[24]          PCIE.CFGDSN[11]
			// wire E[4].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[11]
			// wire E[4].IMUX_LOGICIN[58]          PCIE.CFGVENID[11]
			// wire E[4].OUT_BEL[0]                PCIE.TRNFCPD[3]
			// wire E[4].OUT_BEL[1]                PCIE.TRNFCCPLD[11]
			// wire E[4].OUT_BEL[2]                PCIE.TRNFCPD[11]
			// wire E[4].OUT_BEL[3]                PCIE.TRNFCNPD[7]
			// wire E[4].OUT_BEL[4]                PCIE.CFGDO[15]
			// wire E[4].OUT_BEL[5]                PCIE.TRNFCCPLD[3]
			// wire E[4].OUT_BEL[8]                PCIE.CFGDO[7]
			// wire E[4].OUT_BEL[11]               PCIE.CFGDO[23]
			// wire E[4].OUT_BEL[14]               PCIE.TRNFCPD[7]
			// wire E[4].OUT_BEL[17]               PCIE.TRNFCNPD[11]
			// wire E[4].OUT_BEL[18]               PCIE.CFGDO[11]
			// wire E[4].OUT_BEL[19]               PCIE.TRNFCNPD[3]
			// wire E[4].OUT_BEL[20]               PCIE.CFGDO[3]
			// wire E[4].OUT_BEL[21]               PCIE.CFGDO[27]
			// wire E[4].OUT_BEL[22]               PCIE.TRNFCCPLD[7]
			// wire E[4].OUT_BEL[23]               PCIE.CFGDO[19]
			// wire E[5].IMUX_LOGICIN[2]           PCIE.CFGDEVID[2]
			// wire E[5].IMUX_LOGICIN[3]           PCIE.CFGVENID[2]
			// wire E[5].IMUX_LOGICIN[4]           PCIE.CFGDSN[34]
			// wire E[5].IMUX_LOGICIN[5]           PCIE.CFGDSN[18]
			// wire E[5].IMUX_LOGICIN[7]           PCIE.CFGDSN[26]
			// wire E[5].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[2]
			// wire E[5].IMUX_LOGICIN[10]          PCIE.CFGDSN[58]
			// wire E[5].IMUX_LOGICIN[12]          PCIE.CFGDSN[2]
			// wire E[5].IMUX_LOGICIN[19]          PCIE.CFGDEVID[10]
			// wire E[5].IMUX_LOGICIN[20]          PCIE.CFGDSN[50]
			// wire E[5].IMUX_LOGICIN[23]          PCIE.CFGDSN[42]
			// wire E[5].IMUX_LOGICIN[24]          PCIE.CFGDSN[10]
			// wire E[5].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[10]
			// wire E[5].IMUX_LOGICIN[58]          PCIE.CFGVENID[10]
			// wire E[5].OUT_BEL[0]                PCIE.TRNFCPD[2]
			// wire E[5].OUT_BEL[1]                PCIE.TRNFCCPLD[10]
			// wire E[5].OUT_BEL[2]                PCIE.TRNFCPD[10]
			// wire E[5].OUT_BEL[3]                PCIE.TRNFCNPD[6]
			// wire E[5].OUT_BEL[4]                PCIE.CFGDO[14]
			// wire E[5].OUT_BEL[5]                PCIE.TRNFCCPLD[2]
			// wire E[5].OUT_BEL[8]                PCIE.CFGDO[6]
			// wire E[5].OUT_BEL[11]               PCIE.CFGDO[22]
			// wire E[5].OUT_BEL[14]               PCIE.TRNFCPD[6]
			// wire E[5].OUT_BEL[17]               PCIE.TRNFCNPD[10]
			// wire E[5].OUT_BEL[18]               PCIE.CFGDO[10]
			// wire E[5].OUT_BEL[19]               PCIE.TRNFCNPD[2]
			// wire E[5].OUT_BEL[20]               PCIE.CFGDO[2]
			// wire E[5].OUT_BEL[21]               PCIE.CFGDO[26]
			// wire E[5].OUT_BEL[22]               PCIE.TRNFCCPLD[6]
			// wire E[5].OUT_BEL[23]               PCIE.CFGDO[18]
			// wire E[6].IMUX_LOGICIN[2]           PCIE.CFGDEVID[1]
			// wire E[6].IMUX_LOGICIN[3]           PCIE.CFGVENID[1]
			// wire E[6].IMUX_LOGICIN[4]           PCIE.CFGDSN[33]
			// wire E[6].IMUX_LOGICIN[5]           PCIE.CFGDSN[17]
			// wire E[6].IMUX_LOGICIN[7]           PCIE.CFGDSN[25]
			// wire E[6].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[1]
			// wire E[6].IMUX_LOGICIN[10]          PCIE.CFGDSN[57]
			// wire E[6].IMUX_LOGICIN[12]          PCIE.CFGDSN[1]
			// wire E[6].IMUX_LOGICIN[19]          PCIE.CFGDEVID[9]
			// wire E[6].IMUX_LOGICIN[20]          PCIE.CFGDSN[49]
			// wire E[6].IMUX_LOGICIN[23]          PCIE.CFGDSN[41]
			// wire E[6].IMUX_LOGICIN[24]          PCIE.CFGDSN[9]
			// wire E[6].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[9]
			// wire E[6].IMUX_LOGICIN[58]          PCIE.CFGVENID[9]
			// wire E[6].OUT_BEL[0]                PCIE.TRNFCPD[1]
			// wire E[6].OUT_BEL[1]                PCIE.TRNFCCPLD[9]
			// wire E[6].OUT_BEL[2]                PCIE.TRNFCPD[9]
			// wire E[6].OUT_BEL[3]                PCIE.TRNFCNPD[5]
			// wire E[6].OUT_BEL[4]                PCIE.CFGDO[13]
			// wire E[6].OUT_BEL[5]                PCIE.TRNFCCPLD[1]
			// wire E[6].OUT_BEL[8]                PCIE.CFGDO[5]
			// wire E[6].OUT_BEL[11]               PCIE.CFGDO[21]
			// wire E[6].OUT_BEL[14]               PCIE.TRNFCPD[5]
			// wire E[6].OUT_BEL[17]               PCIE.TRNFCNPD[9]
			// wire E[6].OUT_BEL[18]               PCIE.CFGDO[9]
			// wire E[6].OUT_BEL[19]               PCIE.TRNFCNPD[1]
			// wire E[6].OUT_BEL[20]               PCIE.CFGDO[1]
			// wire E[6].OUT_BEL[21]               PCIE.CFGDO[25]
			// wire E[6].OUT_BEL[22]               PCIE.TRNFCCPLD[5]
			// wire E[6].OUT_BEL[23]               PCIE.CFGDO[17]
			// wire E[7].IMUX_LOGICIN[2]           PCIE.CFGDEVID[0]
			// wire E[7].IMUX_LOGICIN[3]           PCIE.CFGVENID[0]
			// wire E[7].IMUX_LOGICIN[4]           PCIE.CFGDSN[32]
			// wire E[7].IMUX_LOGICIN[5]           PCIE.CFGDSN[16]
			// wire E[7].IMUX_LOGICIN[7]           PCIE.CFGDSN[24]
			// wire E[7].IMUX_LOGICIN[9]           PCIE.CFGSUBSYSID[0]
			// wire E[7].IMUX_LOGICIN[10]          PCIE.CFGDSN[56]
			// wire E[7].IMUX_LOGICIN[12]          PCIE.CFGDSN[0]
			// wire E[7].IMUX_LOGICIN[19]          PCIE.CFGDEVID[8]
			// wire E[7].IMUX_LOGICIN[20]          PCIE.CFGDSN[48]
			// wire E[7].IMUX_LOGICIN[23]          PCIE.CFGDSN[40]
			// wire E[7].IMUX_LOGICIN[24]          PCIE.CFGDSN[8]
			// wire E[7].IMUX_LOGICIN[27]          PCIE.CFGSUBSYSID[8]
			// wire E[7].IMUX_LOGICIN[58]          PCIE.CFGVENID[8]
			// wire E[7].OUT_BEL[0]                PCIE.TRNFCPD[0]
			// wire E[7].OUT_BEL[1]                PCIE.TRNFCCPLD[8]
			// wire E[7].OUT_BEL[2]                PCIE.TRNFCPD[8]
			// wire E[7].OUT_BEL[3]                PCIE.TRNFCNPD[4]
			// wire E[7].OUT_BEL[4]                PCIE.CFGDO[12]
			// wire E[7].OUT_BEL[5]                PCIE.TRNFCCPLD[0]
			// wire E[7].OUT_BEL[8]                PCIE.CFGDO[4]
			// wire E[7].OUT_BEL[11]               PCIE.CFGDO[20]
			// wire E[7].OUT_BEL[14]               PCIE.TRNFCPD[4]
			// wire E[7].OUT_BEL[17]               PCIE.TRNFCNPD[8]
			// wire E[7].OUT_BEL[18]               PCIE.CFGDO[8]
			// wire E[7].OUT_BEL[19]               PCIE.TRNFCNPD[0]
			// wire E[7].OUT_BEL[20]               PCIE.CFGDO[0]
			// wire E[7].OUT_BEL[21]               PCIE.CFGDO[24]
			// wire E[7].OUT_BEL[22]               PCIE.TRNFCCPLD[4]
			// wire E[7].OUT_BEL[23]               PCIE.CFGDO[16]
			// wire E[8].IMUX_LOGICIN[8]           PCIE.CFGERRTLPCPLHEADER[47]
			// wire E[8].IMUX_LOGICIN[10]          PCIE.CFGERRTLPCPLHEADER[23]
			// wire E[8].IMUX_LOGICIN[25]          PCIE.CFGERRTLPCPLHEADER[7]
			// wire E[8].IMUX_LOGICIN[32]          PCIE.CFGERRTLPCPLHEADER[31]
			// wire E[8].IMUX_LOGICIN[48]          PCIE.CFGERRTLPCPLHEADER[15]
			// wire E[8].IMUX_LOGICIN[58]          PCIE.CFGERRTLPCPLHEADER[39]
			// wire E[8].OUT_BEL[1]                PCIE.TRNFCNPH[3]
			// wire E[8].OUT_BEL[2]                PCIE.DBGBADTLPSTATUS
			// wire E[8].OUT_BEL[3]                PCIE.TRNRBARHITN[3]
			// wire E[8].OUT_BEL[4]                PCIE.DBGMLFRMDTCVC
			// wire E[8].OUT_BEL[5]                PCIE.TRNFCPH[3]
			// wire E[8].OUT_BEL[8]                PCIE.TRNFCCPLH[3]
			// wire E[8].OUT_BEL[14]               PCIE.DBGRPLYROLLOVERSTATUS
			// wire E[8].OUT_BEL[17]               PCIE.DBGREGDETECTEDFATAL
			// wire E[8].OUT_BEL[18]               PCIE.TRNFCCPLH[7]
			// wire E[8].OUT_BEL[19]               PCIE.DBGBADTLPLCRC
			// wire E[8].OUT_BEL[20]               PCIE.TRNFCNPH[7]
			// wire E[8].OUT_BEL[22]               PCIE.TRNFCPH[7]
			// wire E[8].OUT_BEL[23]               PCIE.DBGURNOBARHIT
			// wire E[9].IMUX_LOGICIN[8]           PCIE.CFGERRTLPCPLHEADER[46]
			// wire E[9].IMUX_LOGICIN[10]          PCIE.CFGERRTLPCPLHEADER[22]
			// wire E[9].IMUX_LOGICIN[25]          PCIE.CFGERRTLPCPLHEADER[6]
			// wire E[9].IMUX_LOGICIN[32]          PCIE.CFGERRTLPCPLHEADER[30]
			// wire E[9].IMUX_LOGICIN[48]          PCIE.CFGERRTLPCPLHEADER[14]
			// wire E[9].IMUX_LOGICIN[58]          PCIE.CFGERRTLPCPLHEADER[38]
			// wire E[9].OUT_BEL[1]                PCIE.TRNFCNPH[2]
			// wire E[9].OUT_BEL[2]                PCIE.DBGMLFRMDTLPSTATUS
			// wire E[9].OUT_BEL[3]                PCIE.TRNRBARHITN[2]
			// wire E[9].OUT_BEL[4]                PCIE.DBGMLFRMDUNRECTYPE
			// wire E[9].OUT_BEL[5]                PCIE.TRNFCPH[2]
			// wire E[9].OUT_BEL[7]                PCIE.DBGRPLYTIMEOUTSTATUS
			// wire E[9].OUT_BEL[8]                PCIE.TRNFCCPLH[2]
			// wire E[9].OUT_BEL[17]               PCIE.TRNRBARHITN[6]
			// wire E[9].OUT_BEL[18]               PCIE.TRNFCCPLH[6]
			// wire E[9].OUT_BEL[19]               PCIE.DBGMLFRMDLENGTH
			// wire E[9].OUT_BEL[20]               PCIE.TRNFCNPH[6]
			// wire E[9].OUT_BEL[22]               PCIE.TRNFCPH[6]
			// wire E[9].OUT_BEL[23]               PCIE.DBGURUNSUPMSG
			// wire E[10].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[45]
			// wire E[10].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[21]
			// wire E[10].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[5]
			// wire E[10].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[29]
			// wire E[10].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[13]
			// wire E[10].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[37]
			// wire E[10].OUT_BEL[0]               PCIE.TRNREOFN
			// wire E[10].OUT_BEL[1]               PCIE.TRNFCNPH[1]
			// wire E[10].OUT_BEL[2]               PCIE.DBGBADDLLPSTATUS
			// wire E[10].OUT_BEL[3]               PCIE.TRNRBARHITN[1]
			// wire E[10].OUT_BEL[5]               PCIE.TRNFCPH[1]
			// wire E[10].OUT_BEL[8]               PCIE.TRNFCCPLH[1]
			// wire E[10].OUT_BEL[14]              PCIE.TRNRSRCRDYN
			// wire E[10].OUT_BEL[17]              PCIE.TRNRBARHITN[5]
			// wire E[10].OUT_BEL[18]              PCIE.TRNFCCPLH[5]
			// wire E[10].OUT_BEL[19]              PCIE.DBGBADTLPSEQNUM
			// wire E[10].OUT_BEL[20]              PCIE.TRNFCNPH[5]
			// wire E[10].OUT_BEL[22]              PCIE.TRNFCPH[5]
			// wire E[10].OUT_BEL[23]              PCIE.DBGURPOISCFGWR
			// wire E[11].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[44]
			// wire E[11].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[20]
			// wire E[11].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[4]
			// wire E[11].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[28]
			// wire E[11].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[12]
			// wire E[11].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[36]
			// wire E[11].OUT_BEL[0]               PCIE.TRNRSOFN
			// wire E[11].OUT_BEL[1]               PCIE.TRNFCNPH[0]
			// wire E[11].OUT_BEL[3]               PCIE.TRNRBARHITN[0]
			// wire E[11].OUT_BEL[4]               PCIE.DBGMLFRMDMPS
			// wire E[11].OUT_BEL[5]               PCIE.TRNFCPH[0]
			// wire E[11].OUT_BEL[8]               PCIE.TRNFCCPLH[0]
			// wire E[11].OUT_BEL[14]              PCIE.TRNRERRFWDN
			// wire E[11].OUT_BEL[17]              PCIE.TRNRBARHITN[4]
			// wire E[11].OUT_BEL[18]              PCIE.TRNFCCPLH[4]
			// wire E[11].OUT_BEL[19]              PCIE.TRNRSRCDSCN
			// wire E[11].OUT_BEL[20]              PCIE.TRNFCNPH[4]
			// wire E[11].OUT_BEL[22]              PCIE.TRNFCPH[4]
			// wire E[11].OUT_BEL[23]              PCIE.DBGURSTATUS
			// wire E[12].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[43]
			// wire E[12].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[19]
			// wire E[12].IMUX_LOGICIN[16]         PCIE.PIPERXDATAB[4]
			// wire E[12].IMUX_LOGICIN[20]         PCIE.PIPERXDATAB[12]
			// wire E[12].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[3]
			// wire E[12].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSB[0]
			// wire E[12].IMUX_LOGICIN[30]         PCIE.PIPERXDATAB[8]
			// wire E[12].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[27]
			// wire E[12].IMUX_LOGICIN[34]         PCIE.PIPERXDATAB[0]
			// wire E[12].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[11]
			// wire E[12].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[35]
			// wire E[12].OUT_BEL[0]               PCIE.PIPETXDATAB[0]
			// wire E[12].OUT_BEL[1]               PCIE.TRNRD[7]
			// wire E[12].OUT_BEL[2]               PCIE.PIPETXDATAB[4]
			// wire E[12].OUT_BEL[3]               PCIE.PIPETXDATAB[8]
			// wire E[12].OUT_BEL[4]               PCIE.TRNRD[23]
			// wire E[12].OUT_BEL[5]               PCIE.PIPETXDATAB[12]
			// wire E[12].OUT_BEL[8]               PCIE.TRNRD[15]
			// wire E[12].OUT_BEL[10]              PCIE.PIPERXPOLARITYB
			// wire E[12].OUT_BEL[11]              PCIE.TRNRD[31]
			// wire E[12].OUT_BEL[12]              PCIE.PIPETXRCVRDETB
			// wire E[12].OUT_BEL[17]              PCIE.PIPEGTPOWERDOWNB[0]
			// wire E[12].OUT_BEL[18]              PCIE.TRNRD[19]
			// wire E[12].OUT_BEL[20]              PCIE.TRNRD[11]
			// wire E[12].OUT_BEL[21]              PCIE.PIPERXRESETB
			// wire E[12].OUT_BEL[22]              PCIE.TRNRD[3]
			// wire E[12].OUT_BEL[23]              PCIE.TRNRD[27]
			// wire E[13].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[42]
			// wire E[13].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[18]
			// wire E[13].IMUX_LOGICIN[16]         PCIE.PIPERXDATAB[5]
			// wire E[13].IMUX_LOGICIN[20]         PCIE.PIPERXDATAB[13]
			// wire E[13].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[2]
			// wire E[13].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSB[1]
			// wire E[13].IMUX_LOGICIN[30]         PCIE.PIPERXDATAB[9]
			// wire E[13].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[26]
			// wire E[13].IMUX_LOGICIN[34]         PCIE.PIPERXDATAB[1]
			// wire E[13].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[10]
			// wire E[13].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[34]
			// wire E[13].OUT_BEL[0]               PCIE.PIPETXDATAB[1]
			// wire E[13].OUT_BEL[1]               PCIE.TRNRD[6]
			// wire E[13].OUT_BEL[2]               PCIE.PIPETXDATAB[5]
			// wire E[13].OUT_BEL[3]               PCIE.PIPETXDATAB[9]
			// wire E[13].OUT_BEL[4]               PCIE.TRNRD[22]
			// wire E[13].OUT_BEL[5]               PCIE.PIPETXDATAB[13]
			// wire E[13].OUT_BEL[8]               PCIE.TRNRD[14]
			// wire E[13].OUT_BEL[11]              PCIE.TRNRD[30]
			// wire E[13].OUT_BEL[17]              PCIE.PIPEGTPOWERDOWNB[1]
			// wire E[13].OUT_BEL[18]              PCIE.TRNRD[18]
			// wire E[13].OUT_BEL[20]              PCIE.TRNRD[10]
			// wire E[13].OUT_BEL[22]              PCIE.TRNRD[2]
			// wire E[13].OUT_BEL[23]              PCIE.TRNRD[26]
			// wire E[14].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[41]
			// wire E[14].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[17]
			// wire E[14].IMUX_LOGICIN[16]         PCIE.PIPERXDATAB[6]
			// wire E[14].IMUX_LOGICIN[20]         PCIE.PIPERXDATAB[14]
			// wire E[14].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[1]
			// wire E[14].IMUX_LOGICIN[26]         PCIE.PIPERXCHARISKB[0]
			// wire E[14].IMUX_LOGICIN[29]         PCIE.PIPERXSTATUSB[2]
			// wire E[14].IMUX_LOGICIN[30]         PCIE.PIPERXDATAB[10]
			// wire E[14].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[25]
			// wire E[14].IMUX_LOGICIN[34]         PCIE.PIPERXDATAB[2]
			// wire E[14].IMUX_LOGICIN[39]         PCIE.CFGTRNPENDINGN
			// wire E[14].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[9]
			// wire E[14].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[33]
			// wire E[14].OUT_BEL[0]               PCIE.PIPETXDATAB[2]
			// wire E[14].OUT_BEL[1]               PCIE.TRNRD[5]
			// wire E[14].OUT_BEL[2]               PCIE.PIPETXDATAB[6]
			// wire E[14].OUT_BEL[3]               PCIE.PIPETXDATAB[10]
			// wire E[14].OUT_BEL[4]               PCIE.TRNRD[21]
			// wire E[14].OUT_BEL[5]               PCIE.PIPETXDATAB[14]
			// wire E[14].OUT_BEL[6]               PCIE.PIPETXCHARISKB[0]
			// wire E[14].OUT_BEL[8]               PCIE.TRNRD[13]
			// wire E[14].OUT_BEL[11]              PCIE.TRNRD[29]
			// wire E[14].OUT_BEL[15]              PCIE.PIPETXCHARDISPVALB[0]
			// wire E[14].OUT_BEL[17]              PCIE.PIPETXCHARDISPMODEB[0]
			// wire E[14].OUT_BEL[18]              PCIE.TRNRD[17]
			// wire E[14].OUT_BEL[20]              PCIE.TRNRD[9]
			// wire E[14].OUT_BEL[22]              PCIE.TRNRD[1]
			// wire E[14].OUT_BEL[23]              PCIE.TRNRD[25]
			// wire E[15].IMUX_LOGICIN[3]          PCIE.PIPERXENTERELECIDLEB
			// wire E[15].IMUX_LOGICIN[8]          PCIE.CFGERRTLPCPLHEADER[40]
			// wire E[15].IMUX_LOGICIN[10]         PCIE.CFGERRTLPCPLHEADER[16]
			// wire E[15].IMUX_LOGICIN[14]         PCIE.PIPEGTRESETDONEB
			// wire E[15].IMUX_LOGICIN[16]         PCIE.PIPERXDATAB[7]
			// wire E[15].IMUX_LOGICIN[19]         PCIE.PIPEPHYSTATUSB
			// wire E[15].IMUX_LOGICIN[20]         PCIE.PIPERXDATAB[15]
			// wire E[15].IMUX_LOGICIN[25]         PCIE.CFGERRTLPCPLHEADER[0]
			// wire E[15].IMUX_LOGICIN[26]         PCIE.PIPERXCHARISKB[1]
			// wire E[15].IMUX_LOGICIN[30]         PCIE.PIPERXDATAB[11]
			// wire E[15].IMUX_LOGICIN[32]         PCIE.CFGERRTLPCPLHEADER[24]
			// wire E[15].IMUX_LOGICIN[34]         PCIE.PIPERXDATAB[3]
			// wire E[15].IMUX_LOGICIN[39]         PCIE.CFGPMWAKEN
			// wire E[15].IMUX_LOGICIN[48]         PCIE.CFGERRTLPCPLHEADER[8]
			// wire E[15].IMUX_LOGICIN[58]         PCIE.CFGERRTLPCPLHEADER[32]
			// wire E[15].OUT_BEL[0]               PCIE.PIPETXDATAB[3]
			// wire E[15].OUT_BEL[1]               PCIE.TRNRD[4]
			// wire E[15].OUT_BEL[2]               PCIE.PIPETXDATAB[7]
			// wire E[15].OUT_BEL[3]               PCIE.PIPETXDATAB[11]
			// wire E[15].OUT_BEL[4]               PCIE.TRNRD[20]
			// wire E[15].OUT_BEL[5]               PCIE.PIPETXDATAB[15]
			// wire E[15].OUT_BEL[6]               PCIE.PIPETXCHARISKB[1]
			// wire E[15].OUT_BEL[8]               PCIE.TRNRD[12]
			// wire E[15].OUT_BEL[11]              PCIE.TRNRD[28]
			// wire E[15].OUT_BEL[12]              PCIE.PIPEGTTXELECIDLEB
			// wire E[15].OUT_BEL[15]              PCIE.PIPETXCHARDISPVALB[1]
			// wire E[15].OUT_BEL[17]              PCIE.PIPETXCHARDISPMODEB[1]
			// wire E[15].OUT_BEL[18]              PCIE.TRNRD[16]
			// wire E[15].OUT_BEL[20]              PCIE.TRNRD[8]
			// wire E[15].OUT_BEL[22]              PCIE.TRNRD[0]
			// wire E[15].OUT_BEL[23]              PCIE.TRNRD[24]
		}

		tile_class GTP {
			cell W[0];
			cell W[1];
			cell W[2];
			cell W[3];
			cell W[4];
			cell W[5];
			cell W[6];
			cell W[7];
			cell E[0];
			cell E[1];
			cell E[2];
			cell E[3];
			cell E[4];
			cell E[5];
			cell E[6];
			cell E[7];
			bitrect MAIN_W[0]: Vertical (30, rev 64);
			bitrect MAIN_W[1]: Vertical (30, rev 64);
			bitrect MAIN_W[2]: Vertical (30, rev 64);
			bitrect MAIN_W[3]: Vertical (30, rev 64);
			bitrect MAIN_W[4]: Vertical (30, rev 64);
			bitrect MAIN_W[5]: Vertical (30, rev 64);
			bitrect MAIN_W[6]: Vertical (30, rev 64);
			bitrect MAIN_W[7]: Vertical (30, rev 64);
			bitrect MAIN_E[0]: Vertical (31, rev 64);
			bitrect MAIN_E[1]: Vertical (31, rev 64);
			bitrect MAIN_E[2]: Vertical (31, rev 64);
			bitrect MAIN_E[3]: Vertical (31, rev 64);
			bitrect MAIN_E[4]: Vertical (31, rev 64);
			bitrect MAIN_E[5]: Vertical (31, rev 64);
			bitrect MAIN_E[6]: Vertical (31, rev 64);
			bitrect MAIN_E[7]: Vertical (31, rev 64);

			bel GTP {
				input DADDR[0] = W[0].IMUX_LOGICIN[32];
				input DADDR[1] = W[0].IMUX_LOGICIN[2];
				input DADDR[2] = W[0].IMUX_LOGICIN[39];
				input DADDR[3] = W[0].IMUX_LOGICIN[27];
				input DADDR[4] = W[1].IMUX_LOGICIN[32];
				input DADDR[5] = W[1].IMUX_LOGICIN[2];
				input DADDR[6] = W[1].IMUX_LOGICIN[39];
				input DADDR[7] = W[1].IMUX_LOGICIN[27];
				input DCLK = ^W[4].IMUX_CLK[0] @!MAIN_E[4][24][2];
				input DEN = W[1].IMUX_LOGICIN[37];
				input DWE = W[2].IMUX_LOGICIN[37];
				input DI[0] = W[0].IMUX_LOGICIN[24];
				input DI[1] = W[0].IMUX_LOGICIN[7];
				input DI[2] = W[0].IMUX_LOGICIN[30];
				input DI[3] = W[0].IMUX_LOGICIN[10];
				input DI[4] = W[1].IMUX_LOGICIN[24];
				input DI[5] = W[1].IMUX_LOGICIN[7];
				input DI[6] = W[1].IMUX_LOGICIN[30];
				input DI[7] = W[1].IMUX_LOGICIN[10];
				input DI[8] = W[2].IMUX_LOGICIN[24];
				input DI[9] = W[2].IMUX_LOGICIN[7];
				input DI[10] = W[2].IMUX_LOGICIN[30];
				input DI[11] = W[2].IMUX_LOGICIN[10];
				input DI[12] = W[3].IMUX_LOGICIN[24];
				input DI[13] = W[3].IMUX_LOGICIN[7];
				input DI[14] = W[3].IMUX_LOGICIN[30];
				input DI[15] = W[3].IMUX_LOGICIN[10];
				input SCANCLK = W[0].IMUX_CLK[0];
				input SCANENB = W[0].IMUX_LOGICIN[29];
				input SCANMODEB = W[2].IMUX_LOGICIN[3];
				input SCANIN[0] = W[0].IMUX_LOGICIN[36];
				input SCANIN[1] = W[1].IMUX_LOGICIN[36];
				input SCANIN[2] = W[2].IMUX_LOGICIN[36];
				input SCANIN[3] = W[3].IMUX_LOGICIN[36];
				input SCANIN[4] = W[0].IMUX_LOGICIN[38];
				input SCANINPMA = W[2].IMUX_LOGICIN[29];
				input GTPCLKFBSEL0EAST[0] = E[6].IMUX_LOGICIN[15];
				input GTPCLKFBSEL0EAST[1] = E[7].IMUX_LOGICIN[15];
				input GTPCLKFBSEL0WEST[0] = W[6].IMUX_LOGICIN[15];
				input GTPCLKFBSEL0WEST[1] = W[7].IMUX_LOGICIN[15];
				input GTPCLKFBSEL1EAST[0] = E[4].IMUX_LOGICIN[15];
				input GTPCLKFBSEL1EAST[1] = E[5].IMUX_LOGICIN[15];
				input GTPCLKFBSEL1WEST[0] = W[4].IMUX_LOGICIN[15];
				input GTPCLKFBSEL1WEST[1] = W[5].IMUX_LOGICIN[15];
				input GCLK00 = W[5].IMUX_CLK[1];
				input GCLK10 = E[5].IMUX_CLK[1];
				input PLLCLK00 = W[0].PLLCLK[0];
				input PLLCLK10 = W[0].PLLCLK[1];
				input CLKTESTSIG00 = W[6].IMUX_LOGICIN[47];
				input CLKTESTSIG10 = E[6].IMUX_LOGICIN[47];
				input REFCLKPWRDNB0 = W[3].IMUX_LOGICIN[17];
				input REFSELDYPLL0[0] = W[5].IMUX_LOGICIN[26];
				input REFSELDYPLL0[1] = W[6].IMUX_LOGICIN[26];
				input REFSELDYPLL0[2] = W[7].IMUX_LOGICIN[26];
				input GTPRESET0 = W[3].IMUX_SR[0];
				input GTPTEST0[0] = W[0].IMUX_LOGICIN[25];
				input GTPTEST0[1] = W[1].IMUX_LOGICIN[25];
				input GTPTEST0[2] = W[2].IMUX_LOGICIN[25];
				input GTPTEST0[3] = W[3].IMUX_LOGICIN[25];
				input GTPTEST0[4] = W[0].IMUX_LOGICIN[54];
				input GTPTEST0[5] = W[1].IMUX_LOGICIN[54];
				input GTPTEST0[6] = W[2].IMUX_LOGICIN[54];
				input GTPTEST0[7] = W[3].IMUX_LOGICIN[54];
				input INTDATAWIDTH0 = W[6].IMUX_LOGICIN[23];
				input PLLLKDETEN0 = W[3].IMUX_LOGICIN[1];
				input PLLPOWERDOWN0 = W[3].IMUX_LOGICIN[57];
				input RXUSRCLK0 = ^W[3].IMUX_CLK[0] @!MAIN_E[4][24][3];
				input RXUSRCLK20 = ^W[3].IMUX_CLK[1] @!MAIN_E[4][24][4];
				input RXRESET0 = W[1].IMUX_SR[0];
				input RXPOWERDOWN0[0] = W[3].IMUX_LOGICIN[44];
				input RXPOWERDOWN0[1] = W[4].IMUX_LOGICIN[44];
				input RXDATAWIDTH0[0] = W[3].IMUX_LOGICIN[31];
				input RXDATAWIDTH0[1] = W[4].IMUX_LOGICIN[31];
				input RXDEC8B10BUSE0 = W[1].IMUX_LOGICIN[44];
				input RXCOMMADETUSE0 = W[0].IMUX_LOGICIN[9];
				input RXENMCOMMAALIGN0 = W[0].IMUX_LOGICIN[31];
				input RXENPCOMMAALIGN0 = W[0].IMUX_LOGICIN[14];
				input RXSLIDE0 = W[0].IMUX_LOGICIN[44];
				input RXBUFRESET0 = W[2].IMUX_SR[1];
				input RXCHBONDMASTER0 = W[1].IMUX_LOGICIN[4];
				input RXCHBONDSLAVE0 = W[0].IMUX_LOGICIN[4];
				input RXENCHANSYNC0 = W[1].IMUX_LOGICIN[3];
				input PRBSCNTRESET0 = W[4].IMUX_SR[1];
				input RXENPRBSTST0[0] = W[0].IMUX_LOGICIN[28];
				input RXENPRBSTST0[1] = W[1].IMUX_LOGICIN[28];
				input RXENPRBSTST0[2] = W[2].IMUX_LOGICIN[28];
				input RXENPMAPHASEALIGN0 = W[2].IMUX_LOGICIN[59];
				input RXPMASETPHASE0 = W[2].IMUX_LOGICIN[8];
				input RXCDRRESET0 = W[3].IMUX_SR[1];
				input RXPOLARITY0 = W[2].IMUX_LOGICIN[44];
				input RXEQMIX0[0] = W[2].IMUX_LOGICIN[27];
				input RXEQMIX0[1] = W[3].IMUX_LOGICIN[27];
				input TXUSRCLK0 = ^W[7].IMUX_CLK[0] @!MAIN_E[4][24][0];
				input TXUSRCLK20 = ^W[7].IMUX_CLK[1] @!MAIN_E[4][24][1];
				input TXRESET0 = W[6].IMUX_SR[0];
				input TXPOWERDOWN0[0] = W[3].IMUX_LOGICIN[23];
				input TXPOWERDOWN0[1] = W[4].IMUX_LOGICIN[23];
				input TXPDOWNASYNCH0 = W[7].IMUX_LOGICIN[45];
				input TXCHARDISPMODE0[0] = W[4].IMUX_LOGICIN[41];
				input TXCHARDISPMODE0[1] = W[5].IMUX_LOGICIN[41];
				input TXCHARDISPMODE0[2] = W[6].IMUX_LOGICIN[41];
				input TXCHARDISPMODE0[3] = W[7].IMUX_LOGICIN[41];
				input TXCHARDISPVAL0[0] = W[4].IMUX_LOGICIN[25];
				input TXCHARDISPVAL0[1] = W[5].IMUX_LOGICIN[25];
				input TXCHARDISPVAL0[2] = W[6].IMUX_LOGICIN[25];
				input TXCHARDISPVAL0[3] = W[7].IMUX_LOGICIN[25];
				input TXCHARISK0[0] = W[4].IMUX_LOGICIN[52];
				input TXCHARISK0[1] = W[5].IMUX_LOGICIN[52];
				input TXCHARISK0[2] = W[6].IMUX_LOGICIN[52];
				input TXCHARISK0[3] = W[7].IMUX_LOGICIN[52];
				input TXBYPASS8B10B0[0] = W[4].IMUX_LOGICIN[29];
				input TXBYPASS8B10B0[1] = W[5].IMUX_LOGICIN[29];
				input TXBYPASS8B10B0[2] = W[6].IMUX_LOGICIN[29];
				input TXBYPASS8B10B0[3] = W[7].IMUX_LOGICIN[29];
				input TXDATA0[0] = W[4].IMUX_LOGICIN[12];
				input TXDATA0[1] = W[5].IMUX_LOGICIN[12];
				input TXDATA0[2] = W[6].IMUX_LOGICIN[12];
				input TXDATA0[3] = W[7].IMUX_LOGICIN[12];
				input TXDATA0[4] = W[4].IMUX_LOGICIN[5];
				input TXDATA0[5] = W[5].IMUX_LOGICIN[5];
				input TXDATA0[6] = W[6].IMUX_LOGICIN[5];
				input TXDATA0[7] = W[7].IMUX_LOGICIN[5];
				input TXDATA0[8] = W[4].IMUX_LOGICIN[4];
				input TXDATA0[9] = W[5].IMUX_LOGICIN[4];
				input TXDATA0[10] = W[6].IMUX_LOGICIN[4];
				input TXDATA0[11] = W[7].IMUX_LOGICIN[4];
				input TXDATA0[12] = W[4].IMUX_LOGICIN[20];
				input TXDATA0[13] = W[5].IMUX_LOGICIN[20];
				input TXDATA0[14] = W[6].IMUX_LOGICIN[20];
				input TXDATA0[15] = W[7].IMUX_LOGICIN[20];
				input TXDATA0[16] = W[4].IMUX_LOGICIN[1];
				input TXDATA0[17] = W[5].IMUX_LOGICIN[1];
				input TXDATA0[18] = W[6].IMUX_LOGICIN[1];
				input TXDATA0[19] = W[7].IMUX_LOGICIN[1];
				input TXDATA0[20] = W[4].IMUX_LOGICIN[3];
				input TXDATA0[21] = W[5].IMUX_LOGICIN[3];
				input TXDATA0[22] = W[6].IMUX_LOGICIN[3];
				input TXDATA0[23] = W[7].IMUX_LOGICIN[3];
				input TXDATA0[24] = W[4].IMUX_LOGICIN[2];
				input TXDATA0[25] = W[5].IMUX_LOGICIN[2];
				input TXDATA0[26] = W[6].IMUX_LOGICIN[2];
				input TXDATA0[27] = W[7].IMUX_LOGICIN[2];
				input TXDATA0[28] = W[4].IMUX_LOGICIN[9];
				input TXDATA0[29] = W[5].IMUX_LOGICIN[9];
				input TXDATA0[30] = W[6].IMUX_LOGICIN[9];
				input TXDATA0[31] = W[7].IMUX_LOGICIN[9];
				input TXDATAWIDTH0[0] = W[3].IMUX_LOGICIN[39];
				input TXDATAWIDTH0[1] = W[4].IMUX_LOGICIN[39];
				input TXENC8B10BUSE0 = W[6].IMUX_LOGICIN[44];
				input TXENPMAPHASEALIGN0 = W[6].IMUX_LOGICIN[59];
				input TXPMASETPHASE0 = W[6].IMUX_LOGICIN[8];
				input TXENPRBSTST0[0] = W[4].IMUX_LOGICIN[28];
				input TXENPRBSTST0[1] = W[5].IMUX_LOGICIN[28];
				input TXENPRBSTST0[2] = W[6].IMUX_LOGICIN[28];
				input TXPRBSFORCEERR0 = W[7].IMUX_LOGICIN[28];
				input TXPOLARITY0 = W[5].IMUX_LOGICIN[23];
				input TXBUFDIFFCTRL0[0] = W[4].IMUX_LOGICIN[32];
				input TXBUFDIFFCTRL0[1] = W[5].IMUX_LOGICIN[32];
				input TXBUFDIFFCTRL0[2] = W[6].IMUX_LOGICIN[32];
				input TXDIFFCTRL0[0] = W[4].IMUX_LOGICIN[19];
				input TXDIFFCTRL0[1] = W[5].IMUX_LOGICIN[19];
				input TXDIFFCTRL0[2] = W[6].IMUX_LOGICIN[19];
				input TXDIFFCTRL0[3] = W[7].IMUX_LOGICIN[19];
				input TXELECIDLE0 = W[5].IMUX_LOGICIN[45];
				input TXINHIBIT0 = W[5].IMUX_LOGICIN[44];
				input TXPREEMPHASIS0[0] = W[4].IMUX_LOGICIN[42];
				input TXPREEMPHASIS0[1] = W[5].IMUX_LOGICIN[42];
				input TXPREEMPHASIS0[2] = W[6].IMUX_LOGICIN[42];
				input TXCOMSTART0 = W[4].IMUX_LOGICIN[16];
				input TXCOMTYPE0 = W[5].IMUX_LOGICIN[16];
				input TXDETECTRX0 = W[6].IMUX_LOGICIN[16];
				input LOOPBACK0[0] = W[1].IMUX_LOGICIN[58];
				input LOOPBACK0[1] = W[2].IMUX_LOGICIN[58];
				input LOOPBACK0[2] = W[3].IMUX_LOGICIN[58];
				input GATERXELECIDLE0 = W[1].IMUX_LOGICIN[48];
				input IGNORESIGDET0 = W[2].IMUX_LOGICIN[48];
				input USRCODEERR0 = W[7].IMUX_LOGICIN[30];
				input TSTCLK0 = ^W[1].IMUX_CLK[0] @!MAIN_E[4][24][5];
				input TSTIN0[0] = W[0].IMUX_LOGICIN[62];
				input TSTIN0[1] = W[0].IMUX_LOGICIN[34];
				input TSTIN0[2] = W[1].IMUX_LOGICIN[62];
				input TSTIN0[3] = W[1].IMUX_LOGICIN[34];
				input TSTIN0[4] = W[2].IMUX_LOGICIN[62];
				input TSTIN0[5] = W[2].IMUX_LOGICIN[34];
				input TSTIN0[6] = W[4].IMUX_LOGICIN[62];
				input TSTIN0[7] = W[4].IMUX_LOGICIN[34];
				input TSTIN0[8] = W[5].IMUX_LOGICIN[62];
				input TSTIN0[9] = W[5].IMUX_LOGICIN[34];
				input TSTIN0[10] = W[7].IMUX_LOGICIN[62];
				input TSTIN0[11] = W[7].IMUX_LOGICIN[34];
				input TSTPWRDN0[0] = W[3].IMUX_LOGICIN[34];
				input TSTPWRDN0[1] = W[3].IMUX_LOGICIN[62];
				input TSTPWRDN0[2] = W[3].IMUX_LOGICIN[47];
				input TSTPWRDN0[3] = W[3].IMUX_LOGICIN[15];
				input TSTPWRDN0[4] = W[3].IMUX_LOGICIN[38];
				input TSTPWRDNOVRD0 = W[3].IMUX_LOGICIN[4];
				input GCLK01 = W[4].IMUX_CLK[1];
				input GCLK11 = E[4].IMUX_CLK[1];
				input PLLCLK01 = W[0].PLLCLK[0];
				input PLLCLK11 = W[0].PLLCLK[1];
				input CLKTESTSIG01 = W[7].IMUX_LOGICIN[47];
				input CLKTESTSIG11 = E[7].IMUX_LOGICIN[47];
				input REFCLKPWRDNB1 = E[3].IMUX_LOGICIN[17];
				input REFSELDYPLL1[0] = E[5].IMUX_LOGICIN[26];
				input REFSELDYPLL1[1] = E[6].IMUX_LOGICIN[26];
				input REFSELDYPLL1[2] = E[7].IMUX_LOGICIN[26];
				input GTPRESET1 = E[3].IMUX_SR[0];
				input GTPTEST1[0] = E[0].IMUX_LOGICIN[25];
				input GTPTEST1[1] = E[1].IMUX_LOGICIN[25];
				input GTPTEST1[2] = E[2].IMUX_LOGICIN[25];
				input GTPTEST1[3] = E[3].IMUX_LOGICIN[25];
				input GTPTEST1[4] = E[0].IMUX_LOGICIN[54];
				input GTPTEST1[5] = E[1].IMUX_LOGICIN[54];
				input GTPTEST1[6] = E[2].IMUX_LOGICIN[54];
				input GTPTEST1[7] = E[3].IMUX_LOGICIN[54];
				input INTDATAWIDTH1 = E[6].IMUX_LOGICIN[23];
				input PLLLKDETEN1 = E[3].IMUX_LOGICIN[1];
				input PLLPOWERDOWN1 = E[3].IMUX_LOGICIN[57];
				input RXUSRCLK1 = ^E[3].IMUX_CLK[0] @!MAIN_E[4][22][2];
				input RXUSRCLK21 = ^E[3].IMUX_CLK[1] @!MAIN_E[4][22][3];
				input RXRESET1 = E[1].IMUX_SR[0];
				input RXPOWERDOWN1[0] = E[3].IMUX_LOGICIN[44];
				input RXPOWERDOWN1[1] = E[4].IMUX_LOGICIN[44];
				input RXDATAWIDTH1[0] = E[3].IMUX_LOGICIN[31];
				input RXDATAWIDTH1[1] = E[4].IMUX_LOGICIN[31];
				input RXDEC8B10BUSE1 = E[1].IMUX_LOGICIN[44];
				input RXCOMMADETUSE1 = E[0].IMUX_LOGICIN[9];
				input RXENMCOMMAALIGN1 = E[0].IMUX_LOGICIN[31];
				input RXENPCOMMAALIGN1 = E[0].IMUX_LOGICIN[14];
				input RXSLIDE1 = E[0].IMUX_LOGICIN[44];
				input RXBUFRESET1 = E[2].IMUX_SR[1];
				input RXCHBONDMASTER1 = E[1].IMUX_LOGICIN[4];
				input RXCHBONDSLAVE1 = E[0].IMUX_LOGICIN[4];
				input RXENCHANSYNC1 = E[1].IMUX_LOGICIN[3];
				input PRBSCNTRESET1 = E[4].IMUX_SR[1];
				input RXENPRBSTST1[0] = E[0].IMUX_LOGICIN[28];
				input RXENPRBSTST1[1] = E[1].IMUX_LOGICIN[28];
				input RXENPRBSTST1[2] = E[2].IMUX_LOGICIN[28];
				input RXENPMAPHASEALIGN1 = E[2].IMUX_LOGICIN[59];
				input RXPMASETPHASE1 = E[2].IMUX_LOGICIN[8];
				input RXCDRRESET1 = E[3].IMUX_SR[1];
				input RXPOLARITY1 = E[2].IMUX_LOGICIN[44];
				input RXEQMIX1[0] = E[2].IMUX_LOGICIN[27];
				input RXEQMIX1[1] = E[3].IMUX_LOGICIN[27];
				input TXUSRCLK1 = ^E[7].IMUX_CLK[0] @!MAIN_E[4][22][0];
				input TXUSRCLK21 = ^E[7].IMUX_CLK[1] @!MAIN_E[4][22][1];
				input TXRESET1 = E[6].IMUX_SR[0];
				input TXPOWERDOWN1[0] = E[3].IMUX_LOGICIN[23];
				input TXPOWERDOWN1[1] = E[4].IMUX_LOGICIN[23];
				input TXPDOWNASYNCH1 = E[7].IMUX_LOGICIN[45];
				input TXCHARDISPMODE1[0] = E[4].IMUX_LOGICIN[41];
				input TXCHARDISPMODE1[1] = E[5].IMUX_LOGICIN[41];
				input TXCHARDISPMODE1[2] = E[6].IMUX_LOGICIN[41];
				input TXCHARDISPMODE1[3] = E[7].IMUX_LOGICIN[41];
				input TXCHARDISPVAL1[0] = E[4].IMUX_LOGICIN[25];
				input TXCHARDISPVAL1[1] = E[5].IMUX_LOGICIN[25];
				input TXCHARDISPVAL1[2] = E[6].IMUX_LOGICIN[25];
				input TXCHARDISPVAL1[3] = E[7].IMUX_LOGICIN[25];
				input TXCHARISK1[0] = E[4].IMUX_LOGICIN[52];
				input TXCHARISK1[1] = E[5].IMUX_LOGICIN[52];
				input TXCHARISK1[2] = E[6].IMUX_LOGICIN[52];
				input TXCHARISK1[3] = E[7].IMUX_LOGICIN[52];
				input TXBYPASS8B10B1[0] = E[4].IMUX_LOGICIN[29];
				input TXBYPASS8B10B1[1] = E[5].IMUX_LOGICIN[29];
				input TXBYPASS8B10B1[2] = E[6].IMUX_LOGICIN[29];
				input TXBYPASS8B10B1[3] = E[7].IMUX_LOGICIN[29];
				input TXDATA1[0] = E[4].IMUX_LOGICIN[12];
				input TXDATA1[1] = E[5].IMUX_LOGICIN[12];
				input TXDATA1[2] = E[6].IMUX_LOGICIN[12];
				input TXDATA1[3] = E[7].IMUX_LOGICIN[12];
				input TXDATA1[4] = E[4].IMUX_LOGICIN[5];
				input TXDATA1[5] = E[5].IMUX_LOGICIN[5];
				input TXDATA1[6] = E[6].IMUX_LOGICIN[5];
				input TXDATA1[7] = E[7].IMUX_LOGICIN[5];
				input TXDATA1[8] = E[4].IMUX_LOGICIN[4];
				input TXDATA1[9] = E[5].IMUX_LOGICIN[4];
				input TXDATA1[10] = E[6].IMUX_LOGICIN[4];
				input TXDATA1[11] = E[7].IMUX_LOGICIN[4];
				input TXDATA1[12] = E[4].IMUX_LOGICIN[20];
				input TXDATA1[13] = E[5].IMUX_LOGICIN[20];
				input TXDATA1[14] = E[6].IMUX_LOGICIN[20];
				input TXDATA1[15] = E[7].IMUX_LOGICIN[20];
				input TXDATA1[16] = E[4].IMUX_LOGICIN[1];
				input TXDATA1[17] = E[5].IMUX_LOGICIN[1];
				input TXDATA1[18] = E[6].IMUX_LOGICIN[1];
				input TXDATA1[19] = E[7].IMUX_LOGICIN[1];
				input TXDATA1[20] = E[4].IMUX_LOGICIN[3];
				input TXDATA1[21] = E[5].IMUX_LOGICIN[3];
				input TXDATA1[22] = E[6].IMUX_LOGICIN[3];
				input TXDATA1[23] = E[7].IMUX_LOGICIN[3];
				input TXDATA1[24] = E[4].IMUX_LOGICIN[2];
				input TXDATA1[25] = E[5].IMUX_LOGICIN[2];
				input TXDATA1[26] = E[6].IMUX_LOGICIN[2];
				input TXDATA1[27] = E[7].IMUX_LOGICIN[2];
				input TXDATA1[28] = E[4].IMUX_LOGICIN[9];
				input TXDATA1[29] = E[5].IMUX_LOGICIN[9];
				input TXDATA1[30] = E[6].IMUX_LOGICIN[9];
				input TXDATA1[31] = E[7].IMUX_LOGICIN[9];
				input TXDATAWIDTH1[0] = E[3].IMUX_LOGICIN[39];
				input TXDATAWIDTH1[1] = E[4].IMUX_LOGICIN[39];
				input TXENC8B10BUSE1 = E[6].IMUX_LOGICIN[44];
				input TXENPMAPHASEALIGN1 = E[6].IMUX_LOGICIN[59];
				input TXPMASETPHASE1 = E[6].IMUX_LOGICIN[8];
				input TXENPRBSTST1[0] = E[4].IMUX_LOGICIN[28];
				input TXENPRBSTST1[1] = E[5].IMUX_LOGICIN[28];
				input TXENPRBSTST1[2] = E[6].IMUX_LOGICIN[28];
				input TXPRBSFORCEERR1 = E[7].IMUX_LOGICIN[28];
				input TXPOLARITY1 = E[5].IMUX_LOGICIN[23];
				input TXBUFDIFFCTRL1[0] = E[4].IMUX_LOGICIN[32];
				input TXBUFDIFFCTRL1[1] = E[5].IMUX_LOGICIN[32];
				input TXBUFDIFFCTRL1[2] = E[6].IMUX_LOGICIN[32];
				input TXDIFFCTRL1[0] = E[4].IMUX_LOGICIN[19];
				input TXDIFFCTRL1[1] = E[5].IMUX_LOGICIN[19];
				input TXDIFFCTRL1[2] = E[6].IMUX_LOGICIN[19];
				input TXDIFFCTRL1[3] = E[7].IMUX_LOGICIN[19];
				input TXELECIDLE1 = E[5].IMUX_LOGICIN[45];
				input TXINHIBIT1 = E[5].IMUX_LOGICIN[44];
				input TXPREEMPHASIS1[0] = E[4].IMUX_LOGICIN[42];
				input TXPREEMPHASIS1[1] = E[5].IMUX_LOGICIN[42];
				input TXPREEMPHASIS1[2] = E[6].IMUX_LOGICIN[42];
				input TXCOMSTART1 = E[4].IMUX_LOGICIN[16];
				input TXCOMTYPE1 = E[5].IMUX_LOGICIN[16];
				input TXDETECTRX1 = E[6].IMUX_LOGICIN[16];
				input LOOPBACK1[0] = E[1].IMUX_LOGICIN[58];
				input LOOPBACK1[1] = E[2].IMUX_LOGICIN[58];
				input LOOPBACK1[2] = E[3].IMUX_LOGICIN[58];
				input GATERXELECIDLE1 = E[1].IMUX_LOGICIN[48];
				input IGNORESIGDET1 = E[2].IMUX_LOGICIN[48];
				input USRCODEERR1 = E[7].IMUX_LOGICIN[30];
				input TSTCLK1 = ^E[1].IMUX_CLK[0] @!MAIN_E[4][22][4];
				input TSTIN1[0] = E[0].IMUX_LOGICIN[62];
				input TSTIN1[1] = E[0].IMUX_LOGICIN[34];
				input TSTIN1[2] = E[1].IMUX_LOGICIN[62];
				input TSTIN1[3] = E[1].IMUX_LOGICIN[34];
				input TSTIN1[4] = E[2].IMUX_LOGICIN[62];
				input TSTIN1[5] = E[2].IMUX_LOGICIN[34];
				input TSTIN1[6] = E[4].IMUX_LOGICIN[62];
				input TSTIN1[7] = E[4].IMUX_LOGICIN[34];
				input TSTIN1[8] = E[5].IMUX_LOGICIN[62];
				input TSTIN1[9] = E[5].IMUX_LOGICIN[34];
				input TSTIN1[10] = E[7].IMUX_LOGICIN[62];
				input TSTIN1[11] = E[7].IMUX_LOGICIN[34];
				input TSTPWRDN1[0] = E[3].IMUX_LOGICIN[34];
				input TSTPWRDN1[1] = E[3].IMUX_LOGICIN[62];
				input TSTPWRDN1[2] = E[3].IMUX_LOGICIN[47];
				input TSTPWRDN1[3] = E[3].IMUX_LOGICIN[15];
				input TSTPWRDN1[4] = E[3].IMUX_LOGICIN[38];
				input TSTPWRDNOVRD1 = E[3].IMUX_LOGICIN[4];
				output DRDY = W[5].OUT_BEL[3];
				output DRPDO[0] = W[4].OUT_BEL[6];
				output DRPDO[1] = W[4].OUT_BEL[13];
				output DRPDO[2] = W[4].OUT_BEL[9];
				output DRPDO[3] = W[4].OUT_BEL[16];
				output DRPDO[4] = W[5].OUT_BEL[6];
				output DRPDO[5] = W[5].OUT_BEL[13];
				output DRPDO[6] = W[5].OUT_BEL[9];
				output DRPDO[7] = W[5].OUT_BEL[16];
				output DRPDO[8] = W[6].OUT_BEL[6];
				output DRPDO[9] = W[6].OUT_BEL[13];
				output DRPDO[10] = W[6].OUT_BEL[9];
				output DRPDO[11] = W[6].OUT_BEL[16];
				output DRPDO[12] = W[7].OUT_BEL[6];
				output DRPDO[13] = W[7].OUT_BEL[13];
				output DRPDO[14] = W[7].OUT_BEL[9];
				output DRPDO[15] = W[7].OUT_BEL[16];
				output SCANOUT[0] = W[4].OUT_BEL[7];
				output SCANOUT[1] = W[5].OUT_BEL[7];
				output SCANOUT[2] = W[6].OUT_BEL[7];
				output SCANOUT[3] = W[7].OUT_BEL[7];
				output SCANOUT[4] = W[4].OUT_BEL[2];
				output SCANOUTPMA = W[5].OUT_BEL[2];
				output GTPCLKFBEAST[0] = W[0].GTPFB[2];
				output GTPCLKFBEAST[1] = W[0].GTPFB[3];
				output GTPCLKFBWEST[0] = W[0].GTPFB[0];
				output GTPCLKFBWEST[1] = W[0].GTPFB[1];
				output REFCLKOUT0 = W[5].OUT_BEL[21];
				output GTPCLKOUT0[0] = W[0].GTPCLK[0];
				output GTPCLKOUT0[1] = W[0].GTPCLK[1];
				output RESETDONE0 = W[3].OUT_BEL[21];
				output PLLLKDET0 = W[5].OUT_BEL[4];
				output RXRECCLK0 = W[4].OUT_BEL[21];
				output RXCHARISCOMMA0[0] = W[0].OUT_BEL[20];
				output RXCHARISCOMMA0[1] = W[1].OUT_BEL[20];
				output RXCHARISCOMMA0[2] = W[2].OUT_BEL[20];
				output RXCHARISCOMMA0[3] = W[3].OUT_BEL[20];
				output RXCHARISK0[0] = W[0].OUT_BEL[22];
				output RXCHARISK0[1] = W[1].OUT_BEL[22];
				output RXCHARISK0[2] = W[2].OUT_BEL[22];
				output RXCHARISK0[3] = W[3].OUT_BEL[22];
				output RXDATA0[0] = W[0].OUT_BEL[0];
				output RXDATA0[1] = W[1].OUT_BEL[0];
				output RXDATA0[2] = W[2].OUT_BEL[0];
				output RXDATA0[3] = W[3].OUT_BEL[0];
				output RXDATA0[4] = W[0].OUT_BEL[2];
				output RXDATA0[5] = W[1].OUT_BEL[2];
				output RXDATA0[6] = W[2].OUT_BEL[2];
				output RXDATA0[7] = W[3].OUT_BEL[2];
				output RXDATA0[8] = W[0].OUT_BEL[3];
				output RXDATA0[9] = W[1].OUT_BEL[3];
				output RXDATA0[10] = W[2].OUT_BEL[3];
				output RXDATA0[11] = W[3].OUT_BEL[3];
				output RXDATA0[12] = W[0].OUT_BEL[5];
				output RXDATA0[13] = W[1].OUT_BEL[5];
				output RXDATA0[14] = W[2].OUT_BEL[5];
				output RXDATA0[15] = W[3].OUT_BEL[5];
				output RXDATA0[16] = W[0].OUT_BEL[1];
				output RXDATA0[17] = W[1].OUT_BEL[1];
				output RXDATA0[18] = W[2].OUT_BEL[1];
				output RXDATA0[19] = W[3].OUT_BEL[1];
				output RXDATA0[20] = W[0].OUT_BEL[8];
				output RXDATA0[21] = W[1].OUT_BEL[8];
				output RXDATA0[22] = W[2].OUT_BEL[8];
				output RXDATA0[23] = W[3].OUT_BEL[8];
				output RXDATA0[24] = W[0].OUT_BEL[4];
				output RXDATA0[25] = W[1].OUT_BEL[4];
				output RXDATA0[26] = W[2].OUT_BEL[4];
				output RXDATA0[27] = W[3].OUT_BEL[4];
				output RXDATA0[28] = W[0].OUT_BEL[11];
				output RXDATA0[29] = W[1].OUT_BEL[11];
				output RXDATA0[30] = W[2].OUT_BEL[11];
				output RXDATA0[31] = W[3].OUT_BEL[11];
				output RXDISPERR0[0] = W[0].OUT_BEL[17];
				output RXDISPERR0[1] = W[1].OUT_BEL[17];
				output RXDISPERR0[2] = W[2].OUT_BEL[17];
				output RXDISPERR0[3] = W[3].OUT_BEL[17];
				output RXNOTINTABLE0[0] = W[0].OUT_BEL[19];
				output RXNOTINTABLE0[1] = W[1].OUT_BEL[19];
				output RXNOTINTABLE0[2] = W[2].OUT_BEL[19];
				output RXNOTINTABLE0[3] = W[3].OUT_BEL[19];
				output RXRUNDISP0[0] = W[0].OUT_BEL[14];
				output RXRUNDISP0[1] = W[1].OUT_BEL[14];
				output RXRUNDISP0[2] = W[2].OUT_BEL[14];
				output RXRUNDISP0[3] = W[3].OUT_BEL[14];
				output RXBYTEISALIGNED0 = W[5].OUT_BEL[11];
				output RXBYTEREALIGN0 = W[5].OUT_BEL[8];
				output RXCOMMADET0 = W[4].OUT_BEL[0];
				output RXLOSSOFSYNC0[0] = W[4].OUT_BEL[22];
				output RXLOSSOFSYNC0[1] = W[5].OUT_BEL[22];
				output RXBUFSTATUS0[0] = W[0].OUT_BEL[18];
				output RXBUFSTATUS0[1] = W[1].OUT_BEL[18];
				output RXBUFSTATUS0[2] = W[2].OUT_BEL[18];
				output RXCLKCORCNT0[0] = W[0].OUT_BEL[23];
				output RXCLKCORCNT0[1] = W[1].OUT_BEL[23];
				output RXCLKCORCNT0[2] = W[2].OUT_BEL[23];
				output RXCHANBONDSEQ0 = W[4].OUT_BEL[19];
				output RXCHANISALIGNED0 = W[4].OUT_BEL[20];
				output RXCHANREALIGN0 = W[4].OUT_BEL[8];
				output RXPRBSERR0 = W[4].OUT_BEL[3];
				output RXELECIDLE0 = W[3].OUT_BEL[18];
				output RXSTATUS0[0] = W[0].OUT_BEL[21];
				output RXSTATUS0[1] = W[1].OUT_BEL[21];
				output RXSTATUS0[2] = W[2].OUT_BEL[21];
				output RXVALID0 = W[4].OUT_BEL[17];
				output TXOUTCLK0 = W[7].OUT_BEL[21];
				output TXKERR0[0] = W[4].OUT_BEL[5];
				output TXKERR0[1] = W[5].OUT_BEL[5];
				output TXKERR0[2] = W[6].OUT_BEL[5];
				output TXKERR0[3] = W[7].OUT_BEL[5];
				output TXRUNDISP0[0] = W[4].OUT_BEL[1];
				output TXRUNDISP0[1] = W[5].OUT_BEL[1];
				output TXRUNDISP0[2] = W[6].OUT_BEL[1];
				output TXRUNDISP0[3] = W[7].OUT_BEL[1];
				output TXBUFSTATUS0[0] = W[6].OUT_BEL[3];
				output TXBUFSTATUS0[1] = W[7].OUT_BEL[3];
				output PHYSTATUS0 = W[3].OUT_BEL[23];
				output TSTOUT0[0] = W[5].OUT_BEL[18];
				output TSTOUT0[1] = W[6].OUT_BEL[11];
				output TSTOUT0[2] = W[6].OUT_BEL[18];
				output TSTOUT0[3] = W[7].OUT_BEL[11];
				output TSTOUT0[4] = W[7].OUT_BEL[18];
				output REFCLKOUT1 = E[5].OUT_BEL[21];
				output GTPCLKOUT1[0] = W[0].GTPCLK[2];
				output GTPCLKOUT1[1] = W[0].GTPCLK[3];
				output RESETDONE1 = E[3].OUT_BEL[21];
				output PLLLKDET1 = E[5].OUT_BEL[4];
				output RXRECCLK1 = E[4].OUT_BEL[21];
				output RXCHARISCOMMA1[0] = E[0].OUT_BEL[20];
				output RXCHARISCOMMA1[1] = E[1].OUT_BEL[20];
				output RXCHARISCOMMA1[2] = E[2].OUT_BEL[20];
				output RXCHARISCOMMA1[3] = E[3].OUT_BEL[20];
				output RXCHARISK1[0] = E[0].OUT_BEL[22];
				output RXCHARISK1[1] = E[1].OUT_BEL[22];
				output RXCHARISK1[2] = E[2].OUT_BEL[22];
				output RXCHARISK1[3] = E[3].OUT_BEL[22];
				output RXDATA1[0] = E[0].OUT_BEL[0];
				output RXDATA1[1] = E[1].OUT_BEL[0];
				output RXDATA1[2] = E[2].OUT_BEL[0];
				output RXDATA1[3] = E[3].OUT_BEL[0];
				output RXDATA1[4] = E[0].OUT_BEL[2];
				output RXDATA1[5] = E[1].OUT_BEL[2];
				output RXDATA1[6] = E[2].OUT_BEL[2];
				output RXDATA1[7] = E[3].OUT_BEL[2];
				output RXDATA1[8] = E[0].OUT_BEL[3];
				output RXDATA1[9] = E[1].OUT_BEL[3];
				output RXDATA1[10] = E[2].OUT_BEL[3];
				output RXDATA1[11] = E[3].OUT_BEL[3];
				output RXDATA1[12] = E[0].OUT_BEL[5];
				output RXDATA1[13] = E[1].OUT_BEL[5];
				output RXDATA1[14] = E[2].OUT_BEL[5];
				output RXDATA1[15] = E[3].OUT_BEL[5];
				output RXDATA1[16] = E[0].OUT_BEL[1];
				output RXDATA1[17] = E[1].OUT_BEL[1];
				output RXDATA1[18] = E[2].OUT_BEL[1];
				output RXDATA1[19] = E[3].OUT_BEL[1];
				output RXDATA1[20] = E[0].OUT_BEL[8];
				output RXDATA1[21] = E[1].OUT_BEL[8];
				output RXDATA1[22] = E[2].OUT_BEL[8];
				output RXDATA1[23] = E[3].OUT_BEL[8];
				output RXDATA1[24] = E[0].OUT_BEL[4];
				output RXDATA1[25] = E[1].OUT_BEL[4];
				output RXDATA1[26] = E[2].OUT_BEL[4];
				output RXDATA1[27] = E[3].OUT_BEL[4];
				output RXDATA1[28] = E[0].OUT_BEL[11];
				output RXDATA1[29] = E[1].OUT_BEL[11];
				output RXDATA1[30] = E[2].OUT_BEL[11];
				output RXDATA1[31] = E[3].OUT_BEL[11];
				output RXDISPERR1[0] = E[0].OUT_BEL[17];
				output RXDISPERR1[1] = E[1].OUT_BEL[17];
				output RXDISPERR1[2] = E[2].OUT_BEL[17];
				output RXDISPERR1[3] = E[3].OUT_BEL[17];
				output RXNOTINTABLE1[0] = E[0].OUT_BEL[19];
				output RXNOTINTABLE1[1] = E[1].OUT_BEL[19];
				output RXNOTINTABLE1[2] = E[2].OUT_BEL[19];
				output RXNOTINTABLE1[3] = E[3].OUT_BEL[19];
				output RXRUNDISP1[0] = E[0].OUT_BEL[14];
				output RXRUNDISP1[1] = E[1].OUT_BEL[14];
				output RXRUNDISP1[2] = E[2].OUT_BEL[14];
				output RXRUNDISP1[3] = E[3].OUT_BEL[14];
				output RXBYTEISALIGNED1 = E[5].OUT_BEL[11];
				output RXBYTEREALIGN1 = E[5].OUT_BEL[8];
				output RXCOMMADET1 = E[4].OUT_BEL[0];
				output RXLOSSOFSYNC1[0] = E[4].OUT_BEL[22];
				output RXLOSSOFSYNC1[1] = E[5].OUT_BEL[22];
				output RXBUFSTATUS1[0] = E[0].OUT_BEL[18];
				output RXBUFSTATUS1[1] = E[1].OUT_BEL[18];
				output RXBUFSTATUS1[2] = E[2].OUT_BEL[18];
				output RXCLKCORCNT1[0] = E[0].OUT_BEL[23];
				output RXCLKCORCNT1[1] = E[1].OUT_BEL[23];
				output RXCLKCORCNT1[2] = E[2].OUT_BEL[23];
				output RXCHANBONDSEQ1 = E[4].OUT_BEL[19];
				output RXCHANISALIGNED1 = E[4].OUT_BEL[20];
				output RXCHANREALIGN1 = E[4].OUT_BEL[8];
				output RXPRBSERR1 = E[4].OUT_BEL[3];
				output RXELECIDLE1 = E[3].OUT_BEL[18];
				output RXSTATUS1[0] = E[0].OUT_BEL[21];
				output RXSTATUS1[1] = E[1].OUT_BEL[21];
				output RXSTATUS1[2] = E[2].OUT_BEL[21];
				output RXVALID1 = E[4].OUT_BEL[17];
				output TXOUTCLK1 = E[7].OUT_BEL[21];
				output TXKERR1[0] = E[4].OUT_BEL[5];
				output TXKERR1[1] = E[5].OUT_BEL[5];
				output TXKERR1[2] = E[6].OUT_BEL[5];
				output TXKERR1[3] = E[7].OUT_BEL[5];
				output TXRUNDISP1[0] = E[4].OUT_BEL[1];
				output TXRUNDISP1[1] = E[5].OUT_BEL[1];
				output TXRUNDISP1[2] = E[6].OUT_BEL[1];
				output TXRUNDISP1[3] = E[7].OUT_BEL[1];
				output TXBUFSTATUS1[0] = E[6].OUT_BEL[3];
				output TXBUFSTATUS1[1] = E[7].OUT_BEL[3];
				output PHYSTATUS1 = E[3].OUT_BEL[23];
				output TSTOUT1[0] = E[5].OUT_BEL[18];
				output TSTOUT1[1] = E[6].OUT_BEL[11];
				output TSTOUT1[2] = E[6].OUT_BEL[18];
				output TSTOUT1[3] = E[7].OUT_BEL[11];
				output TSTOUT1[4] = E[7].OUT_BEL[18];
				attribute DRP @[
					[MAIN_E[0][25][15], MAIN_E[0][25][14], MAIN_E[0][25][13], MAIN_E[0][25][12], MAIN_E[0][25][11], MAIN_E[0][25][10], MAIN_E[0][25][9], MAIN_E[0][25][8], MAIN_E[0][25][7], MAIN_E[0][25][6], MAIN_E[0][25][5], MAIN_E[0][25][4], MAIN_E[0][25][3], MAIN_E[0][25][2], MAIN_E[0][25][1], MAIN_E[0][25][0]],
					[MAIN_E[0][25][31], MAIN_E[0][25][30], MAIN_E[0][25][29], MAIN_E[0][25][28], MAIN_E[0][25][27], MAIN_E[0][25][26], MAIN_E[0][25][25], MAIN_E[0][25][24], MAIN_E[0][25][23], MAIN_E[0][25][22], MAIN_E[0][25][21], MAIN_E[0][25][20], MAIN_E[0][25][19], MAIN_E[0][25][18], MAIN_E[0][25][17], MAIN_E[0][25][16]],
					[MAIN_E[0][25][47], MAIN_E[0][25][46], MAIN_E[0][25][45], MAIN_E[0][25][44], MAIN_E[0][25][43], MAIN_E[0][25][42], MAIN_E[0][25][41], MAIN_E[0][25][40], MAIN_E[0][25][39], MAIN_E[0][25][38], MAIN_E[0][25][37], MAIN_E[0][25][36], MAIN_E[0][25][35], MAIN_E[0][25][34], MAIN_E[0][25][33], MAIN_E[0][25][32]],
					[MAIN_E[0][25][63], MAIN_E[0][25][62], MAIN_E[0][25][61], MAIN_E[0][25][60], MAIN_E[0][25][59], MAIN_E[0][25][58], MAIN_E[0][25][57], MAIN_E[0][25][56], MAIN_E[0][25][55], MAIN_E[0][25][54], MAIN_E[0][25][53], MAIN_E[0][25][52], MAIN_E[0][25][51], MAIN_E[0][25][50], MAIN_E[0][25][49], MAIN_E[0][25][48]],
					[MAIN_E[1][25][15], MAIN_E[1][25][14], MAIN_E[1][25][13], MAIN_E[1][25][12], MAIN_E[1][25][11], MAIN_E[1][25][10], MAIN_E[1][25][9], MAIN_E[1][25][8], MAIN_E[1][25][7], MAIN_E[1][25][6], MAIN_E[1][25][5], MAIN_E[1][25][4], MAIN_E[1][25][3], MAIN_E[1][25][2], MAIN_E[1][25][1], MAIN_E[1][25][0]],
					[MAIN_E[1][25][31], MAIN_E[1][25][30], MAIN_E[1][25][29], MAIN_E[1][25][28], MAIN_E[1][25][27], MAIN_E[1][25][26], MAIN_E[1][25][25], MAIN_E[1][25][24], MAIN_E[1][25][23], MAIN_E[1][25][22], MAIN_E[1][25][21], MAIN_E[1][25][20], MAIN_E[1][25][19], MAIN_E[1][25][18], MAIN_E[1][25][17], MAIN_E[1][25][16]],
					[MAIN_E[1][25][47], MAIN_E[1][25][46], MAIN_E[1][25][45], MAIN_E[1][25][44], MAIN_E[1][25][43], MAIN_E[1][25][42], MAIN_E[1][25][41], MAIN_E[1][25][40], MAIN_E[1][25][39], MAIN_E[1][25][38], MAIN_E[1][25][37], MAIN_E[1][25][36], MAIN_E[1][25][35], MAIN_E[1][25][34], MAIN_E[1][25][33], MAIN_E[1][25][32]],
					[MAIN_E[1][25][63], MAIN_E[1][25][62], MAIN_E[1][25][61], MAIN_E[1][25][60], MAIN_E[1][25][59], MAIN_E[1][25][58], MAIN_E[1][25][57], MAIN_E[1][25][56], MAIN_E[1][25][55], MAIN_E[1][25][54], MAIN_E[1][25][53], MAIN_E[1][25][52], MAIN_E[1][25][51], MAIN_E[1][25][50], MAIN_E[1][25][49], MAIN_E[1][25][48]],
					[MAIN_E[2][25][15], MAIN_E[2][25][14], MAIN_E[2][25][13], MAIN_E[2][25][12], MAIN_E[2][25][11], MAIN_E[2][25][10], MAIN_E[2][25][9], MAIN_E[2][25][8], MAIN_E[2][25][7], MAIN_E[2][25][6], MAIN_E[2][25][5], MAIN_E[2][25][4], MAIN_E[2][25][3], MAIN_E[2][25][2], MAIN_E[2][25][1], MAIN_E[2][25][0]],
					[MAIN_E[2][25][31], MAIN_E[2][25][30], MAIN_E[2][25][29], MAIN_E[2][25][28], MAIN_E[2][25][27], MAIN_E[2][25][26], MAIN_E[2][25][25], MAIN_E[2][25][24], MAIN_E[2][25][23], MAIN_E[2][25][22], MAIN_E[2][25][21], MAIN_E[2][25][20], MAIN_E[2][25][19], MAIN_E[2][25][18], MAIN_E[2][25][17], MAIN_E[2][25][16]],
					[MAIN_E[2][25][47], MAIN_E[2][25][46], MAIN_E[2][25][45], MAIN_E[2][25][44], MAIN_E[2][25][43], MAIN_E[2][25][42], MAIN_E[2][25][41], MAIN_E[2][25][40], MAIN_E[2][25][39], MAIN_E[2][25][38], MAIN_E[2][25][37], MAIN_E[2][25][36], MAIN_E[2][25][35], MAIN_E[2][25][34], MAIN_E[2][25][33], MAIN_E[2][25][32]],
					[MAIN_E[2][25][63], MAIN_E[2][25][62], MAIN_E[2][25][61], MAIN_E[2][25][60], MAIN_E[2][25][59], MAIN_E[2][25][58], MAIN_E[2][25][57], MAIN_E[2][25][56], MAIN_E[2][25][55], MAIN_E[2][25][54], MAIN_E[2][25][53], MAIN_E[2][25][52], MAIN_E[2][25][51], MAIN_E[2][25][50], MAIN_E[2][25][49], MAIN_E[2][25][48]],
					[MAIN_E[3][25][15], MAIN_E[3][25][14], MAIN_E[3][25][13], MAIN_E[3][25][12], MAIN_E[3][25][11], MAIN_E[3][25][10], MAIN_E[3][25][9], MAIN_E[3][25][8], MAIN_E[3][25][7], MAIN_E[3][25][6], MAIN_E[3][25][5], MAIN_E[3][25][4], MAIN_E[3][25][3], MAIN_E[3][25][2], MAIN_E[3][25][1], MAIN_E[3][25][0]],
					[MAIN_E[3][25][31], MAIN_E[3][25][30], MAIN_E[3][25][29], MAIN_E[3][25][28], MAIN_E[3][25][27], MAIN_E[3][25][26], MAIN_E[3][25][25], MAIN_E[3][25][24], MAIN_E[3][25][23], MAIN_E[3][25][22], MAIN_E[3][25][21], MAIN_E[3][25][20], MAIN_E[3][25][19], MAIN_E[3][25][18], MAIN_E[3][25][17], MAIN_E[3][25][16]],
					[MAIN_E[3][25][47], MAIN_E[3][25][46], MAIN_E[3][25][45], MAIN_E[3][25][44], MAIN_E[3][25][43], MAIN_E[3][25][42], MAIN_E[3][25][41], MAIN_E[3][25][40], MAIN_E[3][25][39], MAIN_E[3][25][38], MAIN_E[3][25][37], MAIN_E[3][25][36], MAIN_E[3][25][35], MAIN_E[3][25][34], MAIN_E[3][25][33], MAIN_E[3][25][32]],
					[MAIN_E[3][25][63], MAIN_E[3][25][62], MAIN_E[3][25][61], MAIN_E[3][25][60], MAIN_E[3][25][59], MAIN_E[3][25][58], MAIN_E[3][25][57], MAIN_E[3][25][56], MAIN_E[3][25][55], MAIN_E[3][25][54], MAIN_E[3][25][53], MAIN_E[3][25][52], MAIN_E[3][25][51], MAIN_E[3][25][50], MAIN_E[3][25][49], MAIN_E[3][25][48]],
					[MAIN_E[4][25][15], MAIN_E[4][25][14], MAIN_E[4][25][13], MAIN_E[4][25][12], MAIN_E[4][25][11], MAIN_E[4][25][10], MAIN_E[4][25][9], MAIN_E[4][25][8], MAIN_E[4][25][7], MAIN_E[4][25][6], MAIN_E[4][25][5], MAIN_E[4][25][4], MAIN_E[4][25][3], MAIN_E[4][25][2], MAIN_E[4][25][1], MAIN_E[4][25][0]],
					[MAIN_E[4][25][31], MAIN_E[4][25][30], MAIN_E[4][25][29], MAIN_E[4][25][28], MAIN_E[4][25][27], MAIN_E[4][25][26], MAIN_E[4][25][25], MAIN_E[4][25][24], MAIN_E[4][25][23], MAIN_E[4][25][22], MAIN_E[4][25][21], MAIN_E[4][25][20], MAIN_E[4][25][19], MAIN_E[4][25][18], MAIN_E[4][25][17], MAIN_E[4][25][16]],
					[MAIN_E[4][25][47], MAIN_E[4][25][46], MAIN_E[4][25][45], MAIN_E[4][25][44], MAIN_E[4][25][43], MAIN_E[4][25][42], MAIN_E[4][25][41], MAIN_E[4][25][40], MAIN_E[4][25][39], MAIN_E[4][25][38], MAIN_E[4][25][37], MAIN_E[4][25][36], MAIN_E[4][25][35], MAIN_E[4][25][34], MAIN_E[4][25][33], MAIN_E[4][25][32]],
					[MAIN_E[4][25][63], MAIN_E[4][25][62], MAIN_E[4][25][61], MAIN_E[4][25][60], MAIN_E[4][25][59], MAIN_E[4][25][58], MAIN_E[4][25][57], MAIN_E[4][25][56], MAIN_E[4][25][55], MAIN_E[4][25][54], MAIN_E[4][25][53], MAIN_E[4][25][52], MAIN_E[4][25][51], MAIN_E[4][25][50], MAIN_E[4][25][49], MAIN_E[4][25][48]],
					[MAIN_E[5][25][15], MAIN_E[5][25][14], MAIN_E[5][25][13], MAIN_E[5][25][12], MAIN_E[5][25][11], MAIN_E[5][25][10], MAIN_E[5][25][9], MAIN_E[5][25][8], MAIN_E[5][25][7], MAIN_E[5][25][6], MAIN_E[5][25][5], MAIN_E[5][25][4], MAIN_E[5][25][3], MAIN_E[5][25][2], MAIN_E[5][25][1], MAIN_E[5][25][0]],
					[MAIN_E[5][25][31], MAIN_E[5][25][30], MAIN_E[5][25][29], MAIN_E[5][25][28], MAIN_E[5][25][27], MAIN_E[5][25][26], MAIN_E[5][25][25], MAIN_E[5][25][24], MAIN_E[5][25][23], MAIN_E[5][25][22], MAIN_E[5][25][21], MAIN_E[5][25][20], MAIN_E[5][25][19], MAIN_E[5][25][18], MAIN_E[5][25][17], MAIN_E[5][25][16]],
					[MAIN_E[5][25][47], MAIN_E[5][25][46], MAIN_E[5][25][45], MAIN_E[5][25][44], MAIN_E[5][25][43], MAIN_E[5][25][42], MAIN_E[5][25][41], MAIN_E[5][25][40], MAIN_E[5][25][39], MAIN_E[5][25][38], MAIN_E[5][25][37], MAIN_E[5][25][36], MAIN_E[5][25][35], MAIN_E[5][25][34], MAIN_E[5][25][33], MAIN_E[5][25][32]],
					[MAIN_E[5][25][63], MAIN_E[5][25][62], MAIN_E[5][25][61], MAIN_E[5][25][60], MAIN_E[5][25][59], MAIN_E[5][25][58], MAIN_E[5][25][57], MAIN_E[5][25][56], MAIN_E[5][25][55], MAIN_E[5][25][54], MAIN_E[5][25][53], MAIN_E[5][25][52], MAIN_E[5][25][51], MAIN_E[5][25][50], MAIN_E[5][25][49], MAIN_E[5][25][48]],
					[MAIN_E[6][25][15], MAIN_E[6][25][14], MAIN_E[6][25][13], MAIN_E[6][25][12], MAIN_E[6][25][11], MAIN_E[6][25][10], MAIN_E[6][25][9], MAIN_E[6][25][8], MAIN_E[6][25][7], MAIN_E[6][25][6], MAIN_E[6][25][5], MAIN_E[6][25][4], MAIN_E[6][25][3], MAIN_E[6][25][2], MAIN_E[6][25][1], MAIN_E[6][25][0]],
					[MAIN_E[6][25][31], MAIN_E[6][25][30], MAIN_E[6][25][29], MAIN_E[6][25][28], MAIN_E[6][25][27], MAIN_E[6][25][26], MAIN_E[6][25][25], MAIN_E[6][25][24], MAIN_E[6][25][23], MAIN_E[6][25][22], MAIN_E[6][25][21], MAIN_E[6][25][20], MAIN_E[6][25][19], MAIN_E[6][25][18], MAIN_E[6][25][17], MAIN_E[6][25][16]],
					[MAIN_E[6][25][47], MAIN_E[6][25][46], MAIN_E[6][25][45], MAIN_E[6][25][44], MAIN_E[6][25][43], MAIN_E[6][25][42], MAIN_E[6][25][41], MAIN_E[6][25][40], MAIN_E[6][25][39], MAIN_E[6][25][38], MAIN_E[6][25][37], MAIN_E[6][25][36], MAIN_E[6][25][35], MAIN_E[6][25][34], MAIN_E[6][25][33], MAIN_E[6][25][32]],
					[MAIN_E[6][25][63], MAIN_E[6][25][62], MAIN_E[6][25][61], MAIN_E[6][25][60], MAIN_E[6][25][59], MAIN_E[6][25][58], MAIN_E[6][25][57], MAIN_E[6][25][56], MAIN_E[6][25][55], MAIN_E[6][25][54], MAIN_E[6][25][53], MAIN_E[6][25][52], MAIN_E[6][25][51], MAIN_E[6][25][50], MAIN_E[6][25][49], MAIN_E[6][25][48]],
					[MAIN_E[7][25][15], MAIN_E[7][25][14], MAIN_E[7][25][13], MAIN_E[7][25][12], MAIN_E[7][25][11], MAIN_E[7][25][10], MAIN_E[7][25][9], MAIN_E[7][25][8], MAIN_E[7][25][7], MAIN_E[7][25][6], MAIN_E[7][25][5], MAIN_E[7][25][4], MAIN_E[7][25][3], MAIN_E[7][25][2], MAIN_E[7][25][1], MAIN_E[7][25][0]],
					[MAIN_E[7][25][31], MAIN_E[7][25][30], MAIN_E[7][25][29], MAIN_E[7][25][28], MAIN_E[7][25][27], MAIN_E[7][25][26], MAIN_E[7][25][25], MAIN_E[7][25][24], MAIN_E[7][25][23], MAIN_E[7][25][22], MAIN_E[7][25][21], MAIN_E[7][25][20], MAIN_E[7][25][19], MAIN_E[7][25][18], MAIN_E[7][25][17], MAIN_E[7][25][16]],
					[MAIN_E[7][25][47], MAIN_E[7][25][46], MAIN_E[7][25][45], MAIN_E[7][25][44], MAIN_E[7][25][43], MAIN_E[7][25][42], MAIN_E[7][25][41], MAIN_E[7][25][40], MAIN_E[7][25][39], MAIN_E[7][25][38], MAIN_E[7][25][37], MAIN_E[7][25][36], MAIN_E[7][25][35], MAIN_E[7][25][34], MAIN_E[7][25][33], MAIN_E[7][25][32]],
					[MAIN_E[7][25][63], MAIN_E[7][25][62], MAIN_E[7][25][61], MAIN_E[7][25][60], MAIN_E[7][25][59], MAIN_E[7][25][58], MAIN_E[7][25][57], MAIN_E[7][25][56], MAIN_E[7][25][55], MAIN_E[7][25][54], MAIN_E[7][25][53], MAIN_E[7][25][52], MAIN_E[7][25][51], MAIN_E[7][25][50], MAIN_E[7][25][49], MAIN_E[7][25][48]],
					[MAIN_E[0][24][15], MAIN_E[0][24][14], MAIN_E[0][24][13], MAIN_E[0][24][12], MAIN_E[0][24][11], MAIN_E[0][24][10], MAIN_E[0][24][9], MAIN_E[0][24][8], MAIN_E[0][24][7], MAIN_E[0][24][6], MAIN_E[0][24][5], MAIN_E[0][24][4], MAIN_E[0][24][3], MAIN_E[0][24][2], MAIN_E[0][24][1], MAIN_E[0][24][0]],
					[MAIN_E[0][24][31], MAIN_E[0][24][30], MAIN_E[0][24][29], MAIN_E[0][24][28], MAIN_E[0][24][27], MAIN_E[0][24][26], MAIN_E[0][24][25], MAIN_E[0][24][24], MAIN_E[0][24][23], MAIN_E[0][24][22], MAIN_E[0][24][21], MAIN_E[0][24][20], MAIN_E[0][24][19], MAIN_E[0][24][18], MAIN_E[0][24][17], MAIN_E[0][24][16]],
					[MAIN_E[0][24][47], MAIN_E[0][24][46], MAIN_E[0][24][45], MAIN_E[0][24][44], MAIN_E[0][24][43], MAIN_E[0][24][42], MAIN_E[0][24][41], MAIN_E[0][24][40], MAIN_E[0][24][39], MAIN_E[0][24][38], MAIN_E[0][24][37], MAIN_E[0][24][36], MAIN_E[0][24][35], MAIN_E[0][24][34], MAIN_E[0][24][33], MAIN_E[0][24][32]],
					[MAIN_E[0][24][63], MAIN_E[0][24][62], MAIN_E[0][24][61], MAIN_E[0][24][60], MAIN_E[0][24][59], MAIN_E[0][24][58], MAIN_E[0][24][57], MAIN_E[0][24][56], MAIN_E[0][24][55], MAIN_E[0][24][54], MAIN_E[0][24][53], MAIN_E[0][24][52], MAIN_E[0][24][51], MAIN_E[0][24][50], MAIN_E[0][24][49], MAIN_E[0][24][48]],
					[MAIN_E[1][24][15], MAIN_E[1][24][14], MAIN_E[1][24][13], MAIN_E[1][24][12], MAIN_E[1][24][11], MAIN_E[1][24][10], MAIN_E[1][24][9], MAIN_E[1][24][8], MAIN_E[1][24][7], MAIN_E[1][24][6], MAIN_E[1][24][5], MAIN_E[1][24][4], MAIN_E[1][24][3], MAIN_E[1][24][2], MAIN_E[1][24][1], MAIN_E[1][24][0]],
					[MAIN_E[1][24][31], MAIN_E[1][24][30], MAIN_E[1][24][29], MAIN_E[1][24][28], MAIN_E[1][24][27], MAIN_E[1][24][26], MAIN_E[1][24][25], MAIN_E[1][24][24], MAIN_E[1][24][23], MAIN_E[1][24][22], MAIN_E[1][24][21], MAIN_E[1][24][20], MAIN_E[1][24][19], MAIN_E[1][24][18], MAIN_E[1][24][17], MAIN_E[1][24][16]],
					[MAIN_E[1][24][47], MAIN_E[1][24][46], MAIN_E[1][24][45], MAIN_E[1][24][44], MAIN_E[1][24][43], MAIN_E[1][24][42], MAIN_E[1][24][41], MAIN_E[1][24][40], MAIN_E[1][24][39], MAIN_E[1][24][38], MAIN_E[1][24][37], MAIN_E[1][24][36], MAIN_E[1][24][35], MAIN_E[1][24][34], MAIN_E[1][24][33], MAIN_E[1][24][32]],
					[MAIN_E[1][24][63], MAIN_E[1][24][62], MAIN_E[1][24][61], MAIN_E[1][24][60], MAIN_E[1][24][59], MAIN_E[1][24][58], MAIN_E[1][24][57], MAIN_E[1][24][56], MAIN_E[1][24][55], MAIN_E[1][24][54], MAIN_E[1][24][53], MAIN_E[1][24][52], MAIN_E[1][24][51], MAIN_E[1][24][50], MAIN_E[1][24][49], MAIN_E[1][24][48]],
					[MAIN_E[2][24][15], MAIN_E[2][24][14], MAIN_E[2][24][13], MAIN_E[2][24][12], MAIN_E[2][24][11], MAIN_E[2][24][10], MAIN_E[2][24][9], MAIN_E[2][24][8], MAIN_E[2][24][7], MAIN_E[2][24][6], MAIN_E[2][24][5], MAIN_E[2][24][4], MAIN_E[2][24][3], MAIN_E[2][24][2], MAIN_E[2][24][1], MAIN_E[2][24][0]],
					[MAIN_E[2][24][31], MAIN_E[2][24][30], MAIN_E[2][24][29], MAIN_E[2][24][28], MAIN_E[2][24][27], MAIN_E[2][24][26], MAIN_E[2][24][25], MAIN_E[2][24][24], MAIN_E[2][24][23], MAIN_E[2][24][22], MAIN_E[2][24][21], MAIN_E[2][24][20], MAIN_E[2][24][19], MAIN_E[2][24][18], MAIN_E[2][24][17], MAIN_E[2][24][16]],
					[MAIN_E[2][24][47], MAIN_E[2][24][46], MAIN_E[2][24][45], MAIN_E[2][24][44], MAIN_E[2][24][43], MAIN_E[2][24][42], MAIN_E[2][24][41], MAIN_E[2][24][40], MAIN_E[2][24][39], MAIN_E[2][24][38], MAIN_E[2][24][37], MAIN_E[2][24][36], MAIN_E[2][24][35], MAIN_E[2][24][34], MAIN_E[2][24][33], MAIN_E[2][24][32]],
					[MAIN_E[2][24][63], MAIN_E[2][24][62], MAIN_E[2][24][61], MAIN_E[2][24][60], MAIN_E[2][24][59], MAIN_E[2][24][58], MAIN_E[2][24][57], MAIN_E[2][24][56], MAIN_E[2][24][55], MAIN_E[2][24][54], MAIN_E[2][24][53], MAIN_E[2][24][52], MAIN_E[2][24][51], MAIN_E[2][24][50], MAIN_E[2][24][49], MAIN_E[2][24][48]],
					[MAIN_E[3][24][15], MAIN_E[3][24][14], MAIN_E[3][24][13], MAIN_E[3][24][12], MAIN_E[3][24][11], MAIN_E[3][24][10], MAIN_E[3][24][9], MAIN_E[3][24][8], MAIN_E[3][24][7], MAIN_E[3][24][6], MAIN_E[3][24][5], MAIN_E[3][24][4], MAIN_E[3][24][3], MAIN_E[3][24][2], MAIN_E[3][24][1], MAIN_E[3][24][0]],
					[MAIN_E[3][24][31], MAIN_E[3][24][30], MAIN_E[3][24][29], MAIN_E[3][24][28], MAIN_E[3][24][27], MAIN_E[3][24][26], MAIN_E[3][24][25], MAIN_E[3][24][24], MAIN_E[3][24][23], MAIN_E[3][24][22], MAIN_E[3][24][21], MAIN_E[3][24][20], MAIN_E[3][24][19], MAIN_E[3][24][18], MAIN_E[3][24][17], MAIN_E[3][24][16]],
					[MAIN_E[3][24][47], MAIN_E[3][24][46], MAIN_E[3][24][45], MAIN_E[3][24][44], MAIN_E[3][24][43], MAIN_E[3][24][42], MAIN_E[3][24][41], MAIN_E[3][24][40], MAIN_E[3][24][39], MAIN_E[3][24][38], MAIN_E[3][24][37], MAIN_E[3][24][36], MAIN_E[3][24][35], MAIN_E[3][24][34], MAIN_E[3][24][33], MAIN_E[3][24][32]],
					[MAIN_E[3][24][63], MAIN_E[3][24][62], MAIN_E[3][24][61], MAIN_E[3][24][60], MAIN_E[3][24][59], MAIN_E[3][24][58], MAIN_E[3][24][57], MAIN_E[3][24][56], MAIN_E[3][24][55], MAIN_E[3][24][54], MAIN_E[3][24][53], MAIN_E[3][24][52], MAIN_E[3][24][51], MAIN_E[3][24][50], MAIN_E[3][24][49], MAIN_E[3][24][48]],
					[MAIN_E[4][24][15], MAIN_E[4][24][14], MAIN_E[4][24][13], MAIN_E[4][24][12], MAIN_E[4][24][11], MAIN_E[4][24][10], MAIN_E[4][24][9], MAIN_E[4][24][8], MAIN_E[4][24][7], MAIN_E[4][24][6], MAIN_E[4][24][5], MAIN_E[4][24][4], MAIN_E[4][24][3], MAIN_E[4][24][2], MAIN_E[4][24][1], MAIN_E[4][24][0]],
					[MAIN_E[4][24][31], MAIN_E[4][24][30], MAIN_E[4][24][29], MAIN_E[4][24][28], MAIN_E[4][24][27], MAIN_E[4][24][26], MAIN_E[4][24][25], MAIN_E[4][24][24], MAIN_E[4][24][23], MAIN_E[4][24][22], MAIN_E[4][24][21], MAIN_E[4][24][20], MAIN_E[4][24][19], MAIN_E[4][24][18], MAIN_E[4][24][17], MAIN_E[4][24][16]],
					[MAIN_E[4][24][47], MAIN_E[4][24][46], MAIN_E[4][24][45], MAIN_E[4][24][44], MAIN_E[4][24][43], MAIN_E[4][24][42], MAIN_E[4][24][41], MAIN_E[4][24][40], MAIN_E[4][24][39], MAIN_E[4][24][38], MAIN_E[4][24][37], MAIN_E[4][24][36], MAIN_E[4][24][35], MAIN_E[4][24][34], MAIN_E[4][24][33], MAIN_E[4][24][32]],
					[MAIN_E[4][24][63], MAIN_E[4][24][62], MAIN_E[4][24][61], MAIN_E[4][24][60], MAIN_E[4][24][59], MAIN_E[4][24][58], MAIN_E[4][24][57], MAIN_E[4][24][56], MAIN_E[4][24][55], MAIN_E[4][24][54], MAIN_E[4][24][53], MAIN_E[4][24][52], MAIN_E[4][24][51], MAIN_E[4][24][50], MAIN_E[4][24][49], MAIN_E[4][24][48]],
					[MAIN_E[5][24][15], MAIN_E[5][24][14], MAIN_E[5][24][13], MAIN_E[5][24][12], MAIN_E[5][24][11], MAIN_E[5][24][10], MAIN_E[5][24][9], MAIN_E[5][24][8], MAIN_E[5][24][7], MAIN_E[5][24][6], MAIN_E[5][24][5], MAIN_E[5][24][4], MAIN_E[5][24][3], MAIN_E[5][24][2], MAIN_E[5][24][1], MAIN_E[5][24][0]],
					[MAIN_E[5][24][31], MAIN_E[5][24][30], MAIN_E[5][24][29], MAIN_E[5][24][28], MAIN_E[5][24][27], MAIN_E[5][24][26], MAIN_E[5][24][25], MAIN_E[5][24][24], MAIN_E[5][24][23], MAIN_E[5][24][22], MAIN_E[5][24][21], MAIN_E[5][24][20], MAIN_E[5][24][19], MAIN_E[5][24][18], MAIN_E[5][24][17], MAIN_E[5][24][16]],
					[MAIN_E[5][24][47], MAIN_E[5][24][46], MAIN_E[5][24][45], MAIN_E[5][24][44], MAIN_E[5][24][43], MAIN_E[5][24][42], MAIN_E[5][24][41], MAIN_E[5][24][40], MAIN_E[5][24][39], MAIN_E[5][24][38], MAIN_E[5][24][37], MAIN_E[5][24][36], MAIN_E[5][24][35], MAIN_E[5][24][34], MAIN_E[5][24][33], MAIN_E[5][24][32]],
					[MAIN_E[5][24][63], MAIN_E[5][24][62], MAIN_E[5][24][61], MAIN_E[5][24][60], MAIN_E[5][24][59], MAIN_E[5][24][58], MAIN_E[5][24][57], MAIN_E[5][24][56], MAIN_E[5][24][55], MAIN_E[5][24][54], MAIN_E[5][24][53], MAIN_E[5][24][52], MAIN_E[5][24][51], MAIN_E[5][24][50], MAIN_E[5][24][49], MAIN_E[5][24][48]],
					[MAIN_E[6][24][15], MAIN_E[6][24][14], MAIN_E[6][24][13], MAIN_E[6][24][12], MAIN_E[6][24][11], MAIN_E[6][24][10], MAIN_E[6][24][9], MAIN_E[6][24][8], MAIN_E[6][24][7], MAIN_E[6][24][6], MAIN_E[6][24][5], MAIN_E[6][24][4], MAIN_E[6][24][3], MAIN_E[6][24][2], MAIN_E[6][24][1], MAIN_E[6][24][0]],
					[MAIN_E[6][24][31], MAIN_E[6][24][30], MAIN_E[6][24][29], MAIN_E[6][24][28], MAIN_E[6][24][27], MAIN_E[6][24][26], MAIN_E[6][24][25], MAIN_E[6][24][24], MAIN_E[6][24][23], MAIN_E[6][24][22], MAIN_E[6][24][21], MAIN_E[6][24][20], MAIN_E[6][24][19], MAIN_E[6][24][18], MAIN_E[6][24][17], MAIN_E[6][24][16]],
					[MAIN_E[6][24][47], MAIN_E[6][24][46], MAIN_E[6][24][45], MAIN_E[6][24][44], MAIN_E[6][24][43], MAIN_E[6][24][42], MAIN_E[6][24][41], MAIN_E[6][24][40], MAIN_E[6][24][39], MAIN_E[6][24][38], MAIN_E[6][24][37], MAIN_E[6][24][36], MAIN_E[6][24][35], MAIN_E[6][24][34], MAIN_E[6][24][33], MAIN_E[6][24][32]],
					[MAIN_E[6][24][63], MAIN_E[6][24][62], MAIN_E[6][24][61], MAIN_E[6][24][60], MAIN_E[6][24][59], MAIN_E[6][24][58], MAIN_E[6][24][57], MAIN_E[6][24][56], MAIN_E[6][24][55], MAIN_E[6][24][54], MAIN_E[6][24][53], MAIN_E[6][24][52], MAIN_E[6][24][51], MAIN_E[6][24][50], MAIN_E[6][24][49], MAIN_E[6][24][48]],
					[MAIN_E[7][24][15], MAIN_E[7][24][14], MAIN_E[7][24][13], MAIN_E[7][24][12], MAIN_E[7][24][11], MAIN_E[7][24][10], MAIN_E[7][24][9], MAIN_E[7][24][8], MAIN_E[7][24][7], MAIN_E[7][24][6], MAIN_E[7][24][5], MAIN_E[7][24][4], MAIN_E[7][24][3], MAIN_E[7][24][2], MAIN_E[7][24][1], MAIN_E[7][24][0]],
					[MAIN_E[7][24][31], MAIN_E[7][24][30], MAIN_E[7][24][29], MAIN_E[7][24][28], MAIN_E[7][24][27], MAIN_E[7][24][26], MAIN_E[7][24][25], MAIN_E[7][24][24], MAIN_E[7][24][23], MAIN_E[7][24][22], MAIN_E[7][24][21], MAIN_E[7][24][20], MAIN_E[7][24][19], MAIN_E[7][24][18], MAIN_E[7][24][17], MAIN_E[7][24][16]],
					[MAIN_E[7][24][47], MAIN_E[7][24][46], MAIN_E[7][24][45], MAIN_E[7][24][44], MAIN_E[7][24][43], MAIN_E[7][24][42], MAIN_E[7][24][41], MAIN_E[7][24][40], MAIN_E[7][24][39], MAIN_E[7][24][38], MAIN_E[7][24][37], MAIN_E[7][24][36], MAIN_E[7][24][35], MAIN_E[7][24][34], MAIN_E[7][24][33], MAIN_E[7][24][32]],
					[MAIN_E[7][24][63], MAIN_E[7][24][62], MAIN_E[7][24][61], MAIN_E[7][24][60], MAIN_E[7][24][59], MAIN_E[7][24][58], MAIN_E[7][24][57], MAIN_E[7][24][56], MAIN_E[7][24][55], MAIN_E[7][24][54], MAIN_E[7][24][53], MAIN_E[7][24][52], MAIN_E[7][24][51], MAIN_E[7][24][50], MAIN_E[7][24][49], MAIN_E[7][24][48]],
					[MAIN_E[0][23][15], MAIN_E[0][23][14], MAIN_E[0][23][13], MAIN_E[0][23][12], MAIN_E[0][23][11], MAIN_E[0][23][10], MAIN_E[0][23][9], MAIN_E[0][23][8], MAIN_E[0][23][7], MAIN_E[0][23][6], MAIN_E[0][23][5], MAIN_E[0][23][4], MAIN_E[0][23][3], MAIN_E[0][23][2], MAIN_E[0][23][1], MAIN_E[0][23][0]],
					[MAIN_E[0][23][31], MAIN_E[0][23][30], MAIN_E[0][23][29], MAIN_E[0][23][28], MAIN_E[0][23][27], MAIN_E[0][23][26], MAIN_E[0][23][25], MAIN_E[0][23][24], MAIN_E[0][23][23], MAIN_E[0][23][22], MAIN_E[0][23][21], MAIN_E[0][23][20], MAIN_E[0][23][19], MAIN_E[0][23][18], MAIN_E[0][23][17], MAIN_E[0][23][16]],
					[MAIN_E[0][23][47], MAIN_E[0][23][46], MAIN_E[0][23][45], MAIN_E[0][23][44], MAIN_E[0][23][43], MAIN_E[0][23][42], MAIN_E[0][23][41], MAIN_E[0][23][40], MAIN_E[0][23][39], MAIN_E[0][23][38], MAIN_E[0][23][37], MAIN_E[0][23][36], MAIN_E[0][23][35], MAIN_E[0][23][34], MAIN_E[0][23][33], MAIN_E[0][23][32]],
					[MAIN_E[0][23][63], MAIN_E[0][23][62], MAIN_E[0][23][61], MAIN_E[0][23][60], MAIN_E[0][23][59], MAIN_E[0][23][58], MAIN_E[0][23][57], MAIN_E[0][23][56], MAIN_E[0][23][55], MAIN_E[0][23][54], MAIN_E[0][23][53], MAIN_E[0][23][52], MAIN_E[0][23][51], MAIN_E[0][23][50], MAIN_E[0][23][49], MAIN_E[0][23][48]],
					[MAIN_E[1][23][15], MAIN_E[1][23][14], MAIN_E[1][23][13], MAIN_E[1][23][12], MAIN_E[1][23][11], MAIN_E[1][23][10], MAIN_E[1][23][9], MAIN_E[1][23][8], MAIN_E[1][23][7], MAIN_E[1][23][6], MAIN_E[1][23][5], MAIN_E[1][23][4], MAIN_E[1][23][3], MAIN_E[1][23][2], MAIN_E[1][23][1], MAIN_E[1][23][0]],
					[MAIN_E[1][23][31], MAIN_E[1][23][30], MAIN_E[1][23][29], MAIN_E[1][23][28], MAIN_E[1][23][27], MAIN_E[1][23][26], MAIN_E[1][23][25], MAIN_E[1][23][24], MAIN_E[1][23][23], MAIN_E[1][23][22], MAIN_E[1][23][21], MAIN_E[1][23][20], MAIN_E[1][23][19], MAIN_E[1][23][18], MAIN_E[1][23][17], MAIN_E[1][23][16]],
					[MAIN_E[1][23][47], MAIN_E[1][23][46], MAIN_E[1][23][45], MAIN_E[1][23][44], MAIN_E[1][23][43], MAIN_E[1][23][42], MAIN_E[1][23][41], MAIN_E[1][23][40], MAIN_E[1][23][39], MAIN_E[1][23][38], MAIN_E[1][23][37], MAIN_E[1][23][36], MAIN_E[1][23][35], MAIN_E[1][23][34], MAIN_E[1][23][33], MAIN_E[1][23][32]],
					[MAIN_E[1][23][63], MAIN_E[1][23][62], MAIN_E[1][23][61], MAIN_E[1][23][60], MAIN_E[1][23][59], MAIN_E[1][23][58], MAIN_E[1][23][57], MAIN_E[1][23][56], MAIN_E[1][23][55], MAIN_E[1][23][54], MAIN_E[1][23][53], MAIN_E[1][23][52], MAIN_E[1][23][51], MAIN_E[1][23][50], MAIN_E[1][23][49], MAIN_E[1][23][48]],
					[MAIN_E[2][23][15], MAIN_E[2][23][14], MAIN_E[2][23][13], MAIN_E[2][23][12], MAIN_E[2][23][11], MAIN_E[2][23][10], MAIN_E[2][23][9], MAIN_E[2][23][8], MAIN_E[2][23][7], MAIN_E[2][23][6], MAIN_E[2][23][5], MAIN_E[2][23][4], MAIN_E[2][23][3], MAIN_E[2][23][2], MAIN_E[2][23][1], MAIN_E[2][23][0]],
					[MAIN_E[2][23][31], MAIN_E[2][23][30], MAIN_E[2][23][29], MAIN_E[2][23][28], MAIN_E[2][23][27], MAIN_E[2][23][26], MAIN_E[2][23][25], MAIN_E[2][23][24], MAIN_E[2][23][23], MAIN_E[2][23][22], MAIN_E[2][23][21], MAIN_E[2][23][20], MAIN_E[2][23][19], MAIN_E[2][23][18], MAIN_E[2][23][17], MAIN_E[2][23][16]],
					[MAIN_E[2][23][47], MAIN_E[2][23][46], MAIN_E[2][23][45], MAIN_E[2][23][44], MAIN_E[2][23][43], MAIN_E[2][23][42], MAIN_E[2][23][41], MAIN_E[2][23][40], MAIN_E[2][23][39], MAIN_E[2][23][38], MAIN_E[2][23][37], MAIN_E[2][23][36], MAIN_E[2][23][35], MAIN_E[2][23][34], MAIN_E[2][23][33], MAIN_E[2][23][32]],
					[MAIN_E[2][23][63], MAIN_E[2][23][62], MAIN_E[2][23][61], MAIN_E[2][23][60], MAIN_E[2][23][59], MAIN_E[2][23][58], MAIN_E[2][23][57], MAIN_E[2][23][56], MAIN_E[2][23][55], MAIN_E[2][23][54], MAIN_E[2][23][53], MAIN_E[2][23][52], MAIN_E[2][23][51], MAIN_E[2][23][50], MAIN_E[2][23][49], MAIN_E[2][23][48]],
					[MAIN_E[3][23][15], MAIN_E[3][23][14], MAIN_E[3][23][13], MAIN_E[3][23][12], MAIN_E[3][23][11], MAIN_E[3][23][10], MAIN_E[3][23][9], MAIN_E[3][23][8], MAIN_E[3][23][7], MAIN_E[3][23][6], MAIN_E[3][23][5], MAIN_E[3][23][4], MAIN_E[3][23][3], MAIN_E[3][23][2], MAIN_E[3][23][1], MAIN_E[3][23][0]],
					[MAIN_E[3][23][31], MAIN_E[3][23][30], MAIN_E[3][23][29], MAIN_E[3][23][28], MAIN_E[3][23][27], MAIN_E[3][23][26], MAIN_E[3][23][25], MAIN_E[3][23][24], MAIN_E[3][23][23], MAIN_E[3][23][22], MAIN_E[3][23][21], MAIN_E[3][23][20], MAIN_E[3][23][19], MAIN_E[3][23][18], MAIN_E[3][23][17], MAIN_E[3][23][16]],
					[MAIN_E[3][23][47], MAIN_E[3][23][46], MAIN_E[3][23][45], MAIN_E[3][23][44], MAIN_E[3][23][43], MAIN_E[3][23][42], MAIN_E[3][23][41], MAIN_E[3][23][40], MAIN_E[3][23][39], MAIN_E[3][23][38], MAIN_E[3][23][37], MAIN_E[3][23][36], MAIN_E[3][23][35], MAIN_E[3][23][34], MAIN_E[3][23][33], MAIN_E[3][23][32]],
					[MAIN_E[3][23][63], MAIN_E[3][23][62], MAIN_E[3][23][61], MAIN_E[3][23][60], MAIN_E[3][23][59], MAIN_E[3][23][58], MAIN_E[3][23][57], MAIN_E[3][23][56], MAIN_E[3][23][55], MAIN_E[3][23][54], MAIN_E[3][23][53], MAIN_E[3][23][52], MAIN_E[3][23][51], MAIN_E[3][23][50], MAIN_E[3][23][49], MAIN_E[3][23][48]],
					[MAIN_E[4][23][15], MAIN_E[4][23][14], MAIN_E[4][23][13], MAIN_E[4][23][12], MAIN_E[4][23][11], MAIN_E[4][23][10], MAIN_E[4][23][9], MAIN_E[4][23][8], MAIN_E[4][23][7], MAIN_E[4][23][6], MAIN_E[4][23][5], MAIN_E[4][23][4], MAIN_E[4][23][3], MAIN_E[4][23][2], MAIN_E[4][23][1], MAIN_E[4][23][0]],
					[MAIN_E[4][23][31], MAIN_E[4][23][30], MAIN_E[4][23][29], MAIN_E[4][23][28], MAIN_E[4][23][27], MAIN_E[4][23][26], MAIN_E[4][23][25], MAIN_E[4][23][24], MAIN_E[4][23][23], MAIN_E[4][23][22], MAIN_E[4][23][21], MAIN_E[4][23][20], MAIN_E[4][23][19], MAIN_E[4][23][18], MAIN_E[4][23][17], MAIN_E[4][23][16]],
					[MAIN_E[4][23][47], MAIN_E[4][23][46], MAIN_E[4][23][45], MAIN_E[4][23][44], MAIN_E[4][23][43], MAIN_E[4][23][42], MAIN_E[4][23][41], MAIN_E[4][23][40], MAIN_E[4][23][39], MAIN_E[4][23][38], MAIN_E[4][23][37], MAIN_E[4][23][36], MAIN_E[4][23][35], MAIN_E[4][23][34], MAIN_E[4][23][33], MAIN_E[4][23][32]],
					[MAIN_E[4][23][63], MAIN_E[4][23][62], MAIN_E[4][23][61], MAIN_E[4][23][60], MAIN_E[4][23][59], MAIN_E[4][23][58], MAIN_E[4][23][57], MAIN_E[4][23][56], MAIN_E[4][23][55], MAIN_E[4][23][54], MAIN_E[4][23][53], MAIN_E[4][23][52], MAIN_E[4][23][51], MAIN_E[4][23][50], MAIN_E[4][23][49], MAIN_E[4][23][48]],
					[MAIN_E[5][23][15], MAIN_E[5][23][14], MAIN_E[5][23][13], MAIN_E[5][23][12], MAIN_E[5][23][11], MAIN_E[5][23][10], MAIN_E[5][23][9], MAIN_E[5][23][8], MAIN_E[5][23][7], MAIN_E[5][23][6], MAIN_E[5][23][5], MAIN_E[5][23][4], MAIN_E[5][23][3], MAIN_E[5][23][2], MAIN_E[5][23][1], MAIN_E[5][23][0]],
					[MAIN_E[5][23][31], MAIN_E[5][23][30], MAIN_E[5][23][29], MAIN_E[5][23][28], MAIN_E[5][23][27], MAIN_E[5][23][26], MAIN_E[5][23][25], MAIN_E[5][23][24], MAIN_E[5][23][23], MAIN_E[5][23][22], MAIN_E[5][23][21], MAIN_E[5][23][20], MAIN_E[5][23][19], MAIN_E[5][23][18], MAIN_E[5][23][17], MAIN_E[5][23][16]],
					[MAIN_E[5][23][47], MAIN_E[5][23][46], MAIN_E[5][23][45], MAIN_E[5][23][44], MAIN_E[5][23][43], MAIN_E[5][23][42], MAIN_E[5][23][41], MAIN_E[5][23][40], MAIN_E[5][23][39], MAIN_E[5][23][38], MAIN_E[5][23][37], MAIN_E[5][23][36], MAIN_E[5][23][35], MAIN_E[5][23][34], MAIN_E[5][23][33], MAIN_E[5][23][32]],
					[MAIN_E[5][23][63], MAIN_E[5][23][62], MAIN_E[5][23][61], MAIN_E[5][23][60], MAIN_E[5][23][59], MAIN_E[5][23][58], MAIN_E[5][23][57], MAIN_E[5][23][56], MAIN_E[5][23][55], MAIN_E[5][23][54], MAIN_E[5][23][53], MAIN_E[5][23][52], MAIN_E[5][23][51], MAIN_E[5][23][50], MAIN_E[5][23][49], MAIN_E[5][23][48]],
					[MAIN_E[6][23][15], MAIN_E[6][23][14], MAIN_E[6][23][13], MAIN_E[6][23][12], MAIN_E[6][23][11], MAIN_E[6][23][10], MAIN_E[6][23][9], MAIN_E[6][23][8], MAIN_E[6][23][7], MAIN_E[6][23][6], MAIN_E[6][23][5], MAIN_E[6][23][4], MAIN_E[6][23][3], MAIN_E[6][23][2], MAIN_E[6][23][1], MAIN_E[6][23][0]],
					[MAIN_E[6][23][31], MAIN_E[6][23][30], MAIN_E[6][23][29], MAIN_E[6][23][28], MAIN_E[6][23][27], MAIN_E[6][23][26], MAIN_E[6][23][25], MAIN_E[6][23][24], MAIN_E[6][23][23], MAIN_E[6][23][22], MAIN_E[6][23][21], MAIN_E[6][23][20], MAIN_E[6][23][19], MAIN_E[6][23][18], MAIN_E[6][23][17], MAIN_E[6][23][16]],
					[MAIN_E[6][23][47], MAIN_E[6][23][46], MAIN_E[6][23][45], MAIN_E[6][23][44], MAIN_E[6][23][43], MAIN_E[6][23][42], MAIN_E[6][23][41], MAIN_E[6][23][40], MAIN_E[6][23][39], MAIN_E[6][23][38], MAIN_E[6][23][37], MAIN_E[6][23][36], MAIN_E[6][23][35], MAIN_E[6][23][34], MAIN_E[6][23][33], MAIN_E[6][23][32]],
					[MAIN_E[6][23][63], MAIN_E[6][23][62], MAIN_E[6][23][61], MAIN_E[6][23][60], MAIN_E[6][23][59], MAIN_E[6][23][58], MAIN_E[6][23][57], MAIN_E[6][23][56], MAIN_E[6][23][55], MAIN_E[6][23][54], MAIN_E[6][23][53], MAIN_E[6][23][52], MAIN_E[6][23][51], MAIN_E[6][23][50], MAIN_E[6][23][49], MAIN_E[6][23][48]],
					[MAIN_E[7][23][15], MAIN_E[7][23][14], MAIN_E[7][23][13], MAIN_E[7][23][12], MAIN_E[7][23][11], MAIN_E[7][23][10], MAIN_E[7][23][9], MAIN_E[7][23][8], MAIN_E[7][23][7], MAIN_E[7][23][6], MAIN_E[7][23][5], MAIN_E[7][23][4], MAIN_E[7][23][3], MAIN_E[7][23][2], MAIN_E[7][23][1], MAIN_E[7][23][0]],
					[MAIN_E[7][23][31], MAIN_E[7][23][30], MAIN_E[7][23][29], MAIN_E[7][23][28], MAIN_E[7][23][27], MAIN_E[7][23][26], MAIN_E[7][23][25], MAIN_E[7][23][24], MAIN_E[7][23][23], MAIN_E[7][23][22], MAIN_E[7][23][21], MAIN_E[7][23][20], MAIN_E[7][23][19], MAIN_E[7][23][18], MAIN_E[7][23][17], MAIN_E[7][23][16]],
					[MAIN_E[7][23][47], MAIN_E[7][23][46], MAIN_E[7][23][45], MAIN_E[7][23][44], MAIN_E[7][23][43], MAIN_E[7][23][42], MAIN_E[7][23][41], MAIN_E[7][23][40], MAIN_E[7][23][39], MAIN_E[7][23][38], MAIN_E[7][23][37], MAIN_E[7][23][36], MAIN_E[7][23][35], MAIN_E[7][23][34], MAIN_E[7][23][33], MAIN_E[7][23][32]],
					[MAIN_E[7][23][63], MAIN_E[7][23][62], MAIN_E[7][23][61], MAIN_E[7][23][60], MAIN_E[7][23][59], MAIN_E[7][23][58], MAIN_E[7][23][57], MAIN_E[7][23][56], MAIN_E[7][23][55], MAIN_E[7][23][54], MAIN_E[7][23][53], MAIN_E[7][23][52], MAIN_E[7][23][51], MAIN_E[7][23][50], MAIN_E[7][23][49], MAIN_E[7][23][48]],
					[MAIN_E[0][22][15], MAIN_E[0][22][14], MAIN_E[0][22][13], MAIN_E[0][22][12], MAIN_E[0][22][11], MAIN_E[0][22][10], MAIN_E[0][22][9], MAIN_E[0][22][8], MAIN_E[0][22][7], MAIN_E[0][22][6], MAIN_E[0][22][5], MAIN_E[0][22][4], MAIN_E[0][22][3], MAIN_E[0][22][2], MAIN_E[0][22][1], MAIN_E[0][22][0]],
					[MAIN_E[0][22][31], MAIN_E[0][22][30], MAIN_E[0][22][29], MAIN_E[0][22][28], MAIN_E[0][22][27], MAIN_E[0][22][26], MAIN_E[0][22][25], MAIN_E[0][22][24], MAIN_E[0][22][23], MAIN_E[0][22][22], MAIN_E[0][22][21], MAIN_E[0][22][20], MAIN_E[0][22][19], MAIN_E[0][22][18], MAIN_E[0][22][17], MAIN_E[0][22][16]],
					[MAIN_E[0][22][47], MAIN_E[0][22][46], MAIN_E[0][22][45], MAIN_E[0][22][44], MAIN_E[0][22][43], MAIN_E[0][22][42], MAIN_E[0][22][41], MAIN_E[0][22][40], MAIN_E[0][22][39], MAIN_E[0][22][38], MAIN_E[0][22][37], MAIN_E[0][22][36], MAIN_E[0][22][35], MAIN_E[0][22][34], MAIN_E[0][22][33], MAIN_E[0][22][32]],
					[MAIN_E[0][22][63], MAIN_E[0][22][62], MAIN_E[0][22][61], MAIN_E[0][22][60], MAIN_E[0][22][59], MAIN_E[0][22][58], MAIN_E[0][22][57], MAIN_E[0][22][56], MAIN_E[0][22][55], MAIN_E[0][22][54], MAIN_E[0][22][53], MAIN_E[0][22][52], MAIN_E[0][22][51], MAIN_E[0][22][50], MAIN_E[0][22][49], MAIN_E[0][22][48]],
					[MAIN_E[1][22][15], MAIN_E[1][22][14], MAIN_E[1][22][13], MAIN_E[1][22][12], MAIN_E[1][22][11], MAIN_E[1][22][10], MAIN_E[1][22][9], MAIN_E[1][22][8], MAIN_E[1][22][7], MAIN_E[1][22][6], MAIN_E[1][22][5], MAIN_E[1][22][4], MAIN_E[1][22][3], MAIN_E[1][22][2], MAIN_E[1][22][1], MAIN_E[1][22][0]],
					[MAIN_E[1][22][31], MAIN_E[1][22][30], MAIN_E[1][22][29], MAIN_E[1][22][28], MAIN_E[1][22][27], MAIN_E[1][22][26], MAIN_E[1][22][25], MAIN_E[1][22][24], MAIN_E[1][22][23], MAIN_E[1][22][22], MAIN_E[1][22][21], MAIN_E[1][22][20], MAIN_E[1][22][19], MAIN_E[1][22][18], MAIN_E[1][22][17], MAIN_E[1][22][16]],
					[MAIN_E[1][22][47], MAIN_E[1][22][46], MAIN_E[1][22][45], MAIN_E[1][22][44], MAIN_E[1][22][43], MAIN_E[1][22][42], MAIN_E[1][22][41], MAIN_E[1][22][40], MAIN_E[1][22][39], MAIN_E[1][22][38], MAIN_E[1][22][37], MAIN_E[1][22][36], MAIN_E[1][22][35], MAIN_E[1][22][34], MAIN_E[1][22][33], MAIN_E[1][22][32]],
					[MAIN_E[1][22][63], MAIN_E[1][22][62], MAIN_E[1][22][61], MAIN_E[1][22][60], MAIN_E[1][22][59], MAIN_E[1][22][58], MAIN_E[1][22][57], MAIN_E[1][22][56], MAIN_E[1][22][55], MAIN_E[1][22][54], MAIN_E[1][22][53], MAIN_E[1][22][52], MAIN_E[1][22][51], MAIN_E[1][22][50], MAIN_E[1][22][49], MAIN_E[1][22][48]],
					[MAIN_E[2][22][15], MAIN_E[2][22][14], MAIN_E[2][22][13], MAIN_E[2][22][12], MAIN_E[2][22][11], MAIN_E[2][22][10], MAIN_E[2][22][9], MAIN_E[2][22][8], MAIN_E[2][22][7], MAIN_E[2][22][6], MAIN_E[2][22][5], MAIN_E[2][22][4], MAIN_E[2][22][3], MAIN_E[2][22][2], MAIN_E[2][22][1], MAIN_E[2][22][0]],
					[MAIN_E[2][22][31], MAIN_E[2][22][30], MAIN_E[2][22][29], MAIN_E[2][22][28], MAIN_E[2][22][27], MAIN_E[2][22][26], MAIN_E[2][22][25], MAIN_E[2][22][24], MAIN_E[2][22][23], MAIN_E[2][22][22], MAIN_E[2][22][21], MAIN_E[2][22][20], MAIN_E[2][22][19], MAIN_E[2][22][18], MAIN_E[2][22][17], MAIN_E[2][22][16]],
					[MAIN_E[2][22][47], MAIN_E[2][22][46], MAIN_E[2][22][45], MAIN_E[2][22][44], MAIN_E[2][22][43], MAIN_E[2][22][42], MAIN_E[2][22][41], MAIN_E[2][22][40], MAIN_E[2][22][39], MAIN_E[2][22][38], MAIN_E[2][22][37], MAIN_E[2][22][36], MAIN_E[2][22][35], MAIN_E[2][22][34], MAIN_E[2][22][33], MAIN_E[2][22][32]],
					[MAIN_E[2][22][63], MAIN_E[2][22][62], MAIN_E[2][22][61], MAIN_E[2][22][60], MAIN_E[2][22][59], MAIN_E[2][22][58], MAIN_E[2][22][57], MAIN_E[2][22][56], MAIN_E[2][22][55], MAIN_E[2][22][54], MAIN_E[2][22][53], MAIN_E[2][22][52], MAIN_E[2][22][51], MAIN_E[2][22][50], MAIN_E[2][22][49], MAIN_E[2][22][48]],
					[MAIN_E[3][22][15], MAIN_E[3][22][14], MAIN_E[3][22][13], MAIN_E[3][22][12], MAIN_E[3][22][11], MAIN_E[3][22][10], MAIN_E[3][22][9], MAIN_E[3][22][8], MAIN_E[3][22][7], MAIN_E[3][22][6], MAIN_E[3][22][5], MAIN_E[3][22][4], MAIN_E[3][22][3], MAIN_E[3][22][2], MAIN_E[3][22][1], MAIN_E[3][22][0]],
					[MAIN_E[3][22][31], MAIN_E[3][22][30], MAIN_E[3][22][29], MAIN_E[3][22][28], MAIN_E[3][22][27], MAIN_E[3][22][26], MAIN_E[3][22][25], MAIN_E[3][22][24], MAIN_E[3][22][23], MAIN_E[3][22][22], MAIN_E[3][22][21], MAIN_E[3][22][20], MAIN_E[3][22][19], MAIN_E[3][22][18], MAIN_E[3][22][17], MAIN_E[3][22][16]],
					[MAIN_E[3][22][47], MAIN_E[3][22][46], MAIN_E[3][22][45], MAIN_E[3][22][44], MAIN_E[3][22][43], MAIN_E[3][22][42], MAIN_E[3][22][41], MAIN_E[3][22][40], MAIN_E[3][22][39], MAIN_E[3][22][38], MAIN_E[3][22][37], MAIN_E[3][22][36], MAIN_E[3][22][35], MAIN_E[3][22][34], MAIN_E[3][22][33], MAIN_E[3][22][32]],
					[MAIN_E[3][22][63], MAIN_E[3][22][62], MAIN_E[3][22][61], MAIN_E[3][22][60], MAIN_E[3][22][59], MAIN_E[3][22][58], MAIN_E[3][22][57], MAIN_E[3][22][56], MAIN_E[3][22][55], MAIN_E[3][22][54], MAIN_E[3][22][53], MAIN_E[3][22][52], MAIN_E[3][22][51], MAIN_E[3][22][50], MAIN_E[3][22][49], MAIN_E[3][22][48]],
					[MAIN_E[4][22][15], MAIN_E[4][22][14], MAIN_E[4][22][13], MAIN_E[4][22][12], MAIN_E[4][22][11], MAIN_E[4][22][10], MAIN_E[4][22][9], MAIN_E[4][22][8], MAIN_E[4][22][7], MAIN_E[4][22][6], MAIN_E[4][22][5], MAIN_E[4][22][4], MAIN_E[4][22][3], MAIN_E[4][22][2], MAIN_E[4][22][1], MAIN_E[4][22][0]],
					[MAIN_E[4][22][31], MAIN_E[4][22][30], MAIN_E[4][22][29], MAIN_E[4][22][28], MAIN_E[4][22][27], MAIN_E[4][22][26], MAIN_E[4][22][25], MAIN_E[4][22][24], MAIN_E[4][22][23], MAIN_E[4][22][22], MAIN_E[4][22][21], MAIN_E[4][22][20], MAIN_E[4][22][19], MAIN_E[4][22][18], MAIN_E[4][22][17], MAIN_E[4][22][16]],
					[MAIN_E[4][22][47], MAIN_E[4][22][46], MAIN_E[4][22][45], MAIN_E[4][22][44], MAIN_E[4][22][43], MAIN_E[4][22][42], MAIN_E[4][22][41], MAIN_E[4][22][40], MAIN_E[4][22][39], MAIN_E[4][22][38], MAIN_E[4][22][37], MAIN_E[4][22][36], MAIN_E[4][22][35], MAIN_E[4][22][34], MAIN_E[4][22][33], MAIN_E[4][22][32]],
					[MAIN_E[4][22][63], MAIN_E[4][22][62], MAIN_E[4][22][61], MAIN_E[4][22][60], MAIN_E[4][22][59], MAIN_E[4][22][58], MAIN_E[4][22][57], MAIN_E[4][22][56], MAIN_E[4][22][55], MAIN_E[4][22][54], MAIN_E[4][22][53], MAIN_E[4][22][52], MAIN_E[4][22][51], MAIN_E[4][22][50], MAIN_E[4][22][49], MAIN_E[4][22][48]],
					[MAIN_E[5][22][15], MAIN_E[5][22][14], MAIN_E[5][22][13], MAIN_E[5][22][12], MAIN_E[5][22][11], MAIN_E[5][22][10], MAIN_E[5][22][9], MAIN_E[5][22][8], MAIN_E[5][22][7], MAIN_E[5][22][6], MAIN_E[5][22][5], MAIN_E[5][22][4], MAIN_E[5][22][3], MAIN_E[5][22][2], MAIN_E[5][22][1], MAIN_E[5][22][0]],
					[MAIN_E[5][22][31], MAIN_E[5][22][30], MAIN_E[5][22][29], MAIN_E[5][22][28], MAIN_E[5][22][27], MAIN_E[5][22][26], MAIN_E[5][22][25], MAIN_E[5][22][24], MAIN_E[5][22][23], MAIN_E[5][22][22], MAIN_E[5][22][21], MAIN_E[5][22][20], MAIN_E[5][22][19], MAIN_E[5][22][18], MAIN_E[5][22][17], MAIN_E[5][22][16]],
					[MAIN_E[5][22][47], MAIN_E[5][22][46], MAIN_E[5][22][45], MAIN_E[5][22][44], MAIN_E[5][22][43], MAIN_E[5][22][42], MAIN_E[5][22][41], MAIN_E[5][22][40], MAIN_E[5][22][39], MAIN_E[5][22][38], MAIN_E[5][22][37], MAIN_E[5][22][36], MAIN_E[5][22][35], MAIN_E[5][22][34], MAIN_E[5][22][33], MAIN_E[5][22][32]],
					[MAIN_E[5][22][63], MAIN_E[5][22][62], MAIN_E[5][22][61], MAIN_E[5][22][60], MAIN_E[5][22][59], MAIN_E[5][22][58], MAIN_E[5][22][57], MAIN_E[5][22][56], MAIN_E[5][22][55], MAIN_E[5][22][54], MAIN_E[5][22][53], MAIN_E[5][22][52], MAIN_E[5][22][51], MAIN_E[5][22][50], MAIN_E[5][22][49], MAIN_E[5][22][48]],
					[MAIN_E[6][22][15], MAIN_E[6][22][14], MAIN_E[6][22][13], MAIN_E[6][22][12], MAIN_E[6][22][11], MAIN_E[6][22][10], MAIN_E[6][22][9], MAIN_E[6][22][8], MAIN_E[6][22][7], MAIN_E[6][22][6], MAIN_E[6][22][5], MAIN_E[6][22][4], MAIN_E[6][22][3], MAIN_E[6][22][2], MAIN_E[6][22][1], MAIN_E[6][22][0]],
					[MAIN_E[6][22][31], MAIN_E[6][22][30], MAIN_E[6][22][29], MAIN_E[6][22][28], MAIN_E[6][22][27], MAIN_E[6][22][26], MAIN_E[6][22][25], MAIN_E[6][22][24], MAIN_E[6][22][23], MAIN_E[6][22][22], MAIN_E[6][22][21], MAIN_E[6][22][20], MAIN_E[6][22][19], MAIN_E[6][22][18], MAIN_E[6][22][17], MAIN_E[6][22][16]],
					[MAIN_E[6][22][47], MAIN_E[6][22][46], MAIN_E[6][22][45], MAIN_E[6][22][44], MAIN_E[6][22][43], MAIN_E[6][22][42], MAIN_E[6][22][41], MAIN_E[6][22][40], MAIN_E[6][22][39], MAIN_E[6][22][38], MAIN_E[6][22][37], MAIN_E[6][22][36], MAIN_E[6][22][35], MAIN_E[6][22][34], MAIN_E[6][22][33], MAIN_E[6][22][32]],
					[MAIN_E[6][22][63], MAIN_E[6][22][62], MAIN_E[6][22][61], MAIN_E[6][22][60], MAIN_E[6][22][59], MAIN_E[6][22][58], MAIN_E[6][22][57], MAIN_E[6][22][56], MAIN_E[6][22][55], MAIN_E[6][22][54], MAIN_E[6][22][53], MAIN_E[6][22][52], MAIN_E[6][22][51], MAIN_E[6][22][50], MAIN_E[6][22][49], MAIN_E[6][22][48]],
					[MAIN_E[7][22][15], MAIN_E[7][22][14], MAIN_E[7][22][13], MAIN_E[7][22][12], MAIN_E[7][22][11], MAIN_E[7][22][10], MAIN_E[7][22][9], MAIN_E[7][22][8], MAIN_E[7][22][7], MAIN_E[7][22][6], MAIN_E[7][22][5], MAIN_E[7][22][4], MAIN_E[7][22][3], MAIN_E[7][22][2], MAIN_E[7][22][1], MAIN_E[7][22][0]],
					[MAIN_E[7][22][31], MAIN_E[7][22][30], MAIN_E[7][22][29], MAIN_E[7][22][28], MAIN_E[7][22][27], MAIN_E[7][22][26], MAIN_E[7][22][25], MAIN_E[7][22][24], MAIN_E[7][22][23], MAIN_E[7][22][22], MAIN_E[7][22][21], MAIN_E[7][22][20], MAIN_E[7][22][19], MAIN_E[7][22][18], MAIN_E[7][22][17], MAIN_E[7][22][16]],
					[MAIN_E[7][22][47], MAIN_E[7][22][46], MAIN_E[7][22][45], MAIN_E[7][22][44], MAIN_E[7][22][43], MAIN_E[7][22][42], MAIN_E[7][22][41], MAIN_E[7][22][40], MAIN_E[7][22][39], MAIN_E[7][22][38], MAIN_E[7][22][37], MAIN_E[7][22][36], MAIN_E[7][22][35], MAIN_E[7][22][34], MAIN_E[7][22][33], MAIN_E[7][22][32]],
					[MAIN_E[7][22][63], MAIN_E[7][22][62], MAIN_E[7][22][61], MAIN_E[7][22][60], MAIN_E[7][22][59], MAIN_E[7][22][58], MAIN_E[7][22][57], MAIN_E[7][22][56], MAIN_E[7][22][55], MAIN_E[7][22][54], MAIN_E[7][22][53], MAIN_E[7][22][52], MAIN_E[7][22][51], MAIN_E[7][22][50], MAIN_E[7][22][49], MAIN_E[7][22][48]],
				];
				attribute PMA_COM_CFG_EAST @[MAIN_E[7][22][51], MAIN_E[7][22][50], MAIN_E[7][22][49], MAIN_E[7][22][48], MAIN_E[7][22][47], MAIN_E[7][22][46], MAIN_E[7][22][45], MAIN_E[7][22][44], MAIN_E[7][22][43], MAIN_E[7][22][42], MAIN_E[7][22][41], MAIN_E[7][22][40], MAIN_E[7][22][39], MAIN_E[7][22][38], MAIN_E[7][22][37], MAIN_E[7][22][36], MAIN_E[7][22][35], MAIN_E[7][22][34], MAIN_E[7][22][33], MAIN_E[7][22][32], MAIN_E[7][22][31], MAIN_E[7][22][30], MAIN_E[7][22][29], MAIN_E[7][22][28], MAIN_E[7][22][27], MAIN_E[7][22][26], MAIN_E[7][22][25], MAIN_E[7][22][24], MAIN_E[7][22][23], MAIN_E[7][22][22], MAIN_E[7][22][21], MAIN_E[7][22][20], MAIN_E[7][22][19], MAIN_E[7][22][18], MAIN_E[7][22][17], MAIN_E[7][22][16]];
				attribute PMA_COM_CFG_WEST @[MAIN_E[7][24][51], MAIN_E[7][24][50], MAIN_E[7][24][49], MAIN_E[7][24][48], MAIN_E[7][24][47], MAIN_E[7][24][46], MAIN_E[7][24][45], MAIN_E[7][24][44], MAIN_E[7][24][43], MAIN_E[7][24][42], MAIN_E[7][24][41], MAIN_E[7][24][40], MAIN_E[7][24][39], MAIN_E[7][24][38], MAIN_E[7][24][37], MAIN_E[7][24][36], MAIN_E[7][24][35], MAIN_E[7][24][34], MAIN_E[7][24][33], MAIN_E[7][24][32], MAIN_E[7][24][31], MAIN_E[7][24][30], MAIN_E[7][24][29], MAIN_E[7][24][28], MAIN_E[7][24][27], MAIN_E[7][24][26], MAIN_E[7][24][25], MAIN_E[7][24][24], MAIN_E[7][24][23], MAIN_E[7][24][22], MAIN_E[7][24][21], MAIN_E[7][24][20], MAIN_E[7][24][19], MAIN_E[7][24][18], MAIN_E[7][24][17], MAIN_E[7][24][16]];
				attribute MUX_CLKOUT_EAST @[MAIN_E[4][22][18]] {
					REFCLKPLL0 = 0b0,
					REFCLKPLL1 = 0b1,
				}
				attribute MUX_CLKOUT_WEST @[MAIN_E[4][24][18]] {
					REFCLKPLL0 = 0b0,
					REFCLKPLL1 = 0b1,
				}
				attribute REFSELPLL0_STATIC_VAL @[MAIN_E[4][24][30], MAIN_E[4][24][29], MAIN_E[4][24][28]] {
					CLK0 = 0b000,
					GCLK0 = 0b001,
					PLLCLK0 = 0b010,
					CLKINEAST = 0b011,
					CLK1 = 0b100,
					GCLK1 = 0b101,
					PLLCLK1 = 0b110,
					CLKINWEST = 0b111,
				}
				attribute REFSELPLL1_STATIC_VAL @[MAIN_E[4][22][30], MAIN_E[4][22][29], MAIN_E[4][22][28]] {
					CLK0 = 0b000,
					GCLK0 = 0b001,
					PLLCLK0 = 0b010,
					CLKINEAST = 0b011,
					CLK1 = 0b100,
					GCLK1 = 0b101,
					PLLCLK1 = 0b110,
					CLKINWEST = 0b111,
				}
				attribute REFSELPLL0_STATIC_ENABLE @MAIN_E[4][24][31];
				attribute REFSELPLL1_STATIC_ENABLE @MAIN_E[4][22][31];
				attribute AC_CAP_DIS_0 @MAIN_E[6][24][5];
				attribute CHAN_BOND_KEEP_ALIGN_0 @MAIN_E[5][25][26];
				attribute CHAN_BOND_SEQ_2_USE_0 @MAIN_E[5][25][27];
				attribute CLK_COR_INSERT_IDLE_FLAG_0 @MAIN_E[7][25][10];
				attribute CLK_COR_KEEP_IDLE_0 @MAIN_E[7][25][11];
				attribute CLK_COR_PRECEDENCE_0 @MAIN_E[7][25][12];
				attribute CLK_CORRECT_USE_0 @MAIN_E[7][25][14];
				attribute CLK_COR_SEQ_2_USE_0 @MAIN_E[7][25][13];
				attribute CLKINDC_B_0 @MAIN_E[4][24][16];
				attribute CLKRCV_TRST_0 @MAIN_E[4][24][17];
				attribute DEC_MCOMMA_DETECT_0 @MAIN_E[3][25][12];
				attribute DEC_PCOMMA_DETECT_0 @MAIN_E[3][25][14];
				attribute DEC_VALID_COMMA_ONLY_0 @MAIN_E[3][25][11];
				attribute GTP_CFG_PWRUP_0 @MAIN_E[2][25][28];
				attribute LOOPBACK_DRP_EN_0 @MAIN_E[0][25][2];
				attribute MASTER_DRP_EN_0 @MAIN_E[0][25][0];
				attribute MCOMMA_DETECT_0 @MAIN_E[3][25][13];
				attribute PCI_EXPRESS_MODE_0 @MAIN_E[5][25][30];
				attribute PCOMMA_DETECT_0 @MAIN_E[3][25][15];
				attribute PDELIDLE_DRP_EN_0 @MAIN_E[0][25][8];
				attribute PHASEALIGN_DRP_EN_0 @MAIN_E[0][25][5];
				attribute PLL_DRP_EN_0 @MAIN_E[0][25][6];
				attribute PLL_SATA_0 @MAIN_E[0][24][42];
				attribute PLL_STARTUP_EN_0 @MAIN_E[5][24][12];
				attribute POLARITY_DRP_EN_0 @MAIN_E[0][25][1];
				attribute PRBS_DRP_EN_0 @MAIN_E[0][25][9];
				attribute RCV_TERM_GND_0 @MAIN_E[6][24][8];
				attribute RCV_TERM_VTTRX_0 @MAIN_E[6][24][9];
				attribute RESET_DRP_EN_0 @MAIN_E[0][25][7];
				attribute RX_BUFFER_USE_0 @MAIN_E[1][24][0];
				attribute RX_CDR_FORCE_ROTATE_0 @MAIN_E[5][24][22];
				attribute RX_DECODE_SEQ_MATCH_0 @MAIN_E[7][25][15];
				attribute RX_EN_IDLE_HOLD_CDR_0 @MAIN_E[1][25][27];
				attribute RX_EN_IDLE_RESET_BUF_0 @MAIN_E[1][25][30];
				attribute RX_EN_IDLE_RESET_FR_0 @MAIN_E[1][25][28];
				attribute RX_EN_IDLE_RESET_PH_0 @MAIN_E[1][25][29];
				attribute RX_EN_MODE_RESET_BUF_0 @MAIN_E[4][25][42];
				attribute RXEQ_DRP_EN_0 @MAIN_E[0][25][4];
				attribute RX_LOSS_OF_SYNC_FSM_0 @MAIN_E[1][24][5];
				attribute TERMINATION_OVRD_0 @MAIN_E[5][24][21];
				attribute TX_BUFFER_USE_0 @MAIN_E[1][24][1];
				attribute TXDRIVE_DRP_EN_0 @MAIN_E[0][25][3];
				attribute A_GTPRESET_0 @[MAIN_E[0][25][45]];
				attribute A_LOOPBACK_0 @[MAIN_E[0][25][20], MAIN_E[0][25][19], MAIN_E[0][25][18]];
				attribute A_PLLLKDETEN_0 @[MAIN_E[0][25][38]];
				attribute A_PLLPOWERDOWN_0 @[MAIN_E[0][25][47]];
				attribute A_PRBSCNTRESET_0 @[MAIN_E[0][25][53]];
				attribute A_RXBUFRESET_0 @[MAIN_E[0][25][44]];
				attribute A_RXCDRFREQRESET_0 @[MAIN_E[0][25][40]];
				attribute A_RXCDRHOLD_0 @[MAIN_E[0][25][41]];
				attribute A_RXCDRPHASERESET_0 @[MAIN_E[0][25][39]];
				attribute A_RXCDRRESET_0 @[MAIN_E[0][25][46]];
				attribute A_RXENPMAPHASEALIGN_0 @[MAIN_E[0][25][36]];
				attribute A_RXENPRBSTST_0 @[MAIN_E[0][25][59], MAIN_E[0][25][58], MAIN_E[0][25][57]];
				attribute A_RXEQMIX_0 @[MAIN_E[0][25][33], MAIN_E[0][25][32]];
				attribute A_RXPMASETPHASE_0 @[MAIN_E[0][25][37]];
				attribute A_RXPOLARITY_0 @[MAIN_E[0][25][17]];
				attribute A_RXPOWERDOWN_0 @[MAIN_E[0][25][49], MAIN_E[0][25][48]];
				attribute A_RXRESET_0 @[MAIN_E[0][25][43]];
				attribute A_TXBUFDIFFCTRL_0 @[MAIN_E[0][25][27], MAIN_E[0][25][26], MAIN_E[0][25][25]];
				attribute A_TXDIFFCTRL_0 @[MAIN_E[0][25][31], MAIN_E[0][25][30], MAIN_E[0][25][29], MAIN_E[0][25][28]];
				attribute A_TXELECIDLE_0 @[MAIN_E[0][25][52]];
				attribute A_TXENPMAPHASEALIGN_0 @[MAIN_E[0][25][34]];
				attribute A_TXENPRBSTST_0 @[MAIN_E[0][25][56], MAIN_E[0][25][55], MAIN_E[0][25][54]];
				attribute A_TXPMASETPHASE_0 @[MAIN_E[0][25][35]];
				attribute A_TXPOLARITY_0 @[MAIN_E[0][25][16]];
				attribute A_TXPOWERDOWN_0 @[MAIN_E[0][25][51], MAIN_E[0][25][50]];
				attribute A_TXPRBSFORCEERR_0 @[MAIN_E[0][25][60]];
				attribute A_TXPREEMPHASIS_0 @[MAIN_E[0][25][23], MAIN_E[0][25][22], MAIN_E[0][25][21]];
				attribute A_TXRESET_0 @[MAIN_E[0][25][42]];
				attribute CDR_PH_ADJ_TIME_0 @[MAIN_E[1][25][26], MAIN_E[1][25][25], MAIN_E[1][25][24], MAIN_E[1][25][23], MAIN_E[1][25][22]];
				attribute CHAN_BOND_SEQ_1_1_0 @[MAIN_E[3][25][57], MAIN_E[3][25][56], MAIN_E[3][25][55], MAIN_E[3][25][54], MAIN_E[3][25][53], MAIN_E[3][25][52], MAIN_E[3][25][51], MAIN_E[3][25][50], MAIN_E[3][25][49], MAIN_E[3][25][48]];
				attribute CHAN_BOND_SEQ_1_2_0 @[MAIN_E[4][25][9], MAIN_E[4][25][8], MAIN_E[4][25][7], MAIN_E[4][25][6], MAIN_E[4][25][5], MAIN_E[4][25][4], MAIN_E[4][25][3], MAIN_E[4][25][2], MAIN_E[4][25][1], MAIN_E[4][25][0]];
				attribute CHAN_BOND_SEQ_1_3_0 @[MAIN_E[4][25][25], MAIN_E[4][25][24], MAIN_E[4][25][23], MAIN_E[4][25][22], MAIN_E[4][25][21], MAIN_E[4][25][20], MAIN_E[4][25][19], MAIN_E[4][25][18], MAIN_E[4][25][17], MAIN_E[4][25][16]];
				attribute CHAN_BOND_SEQ_1_4_0 @[MAIN_E[4][25][41], MAIN_E[4][25][40], MAIN_E[4][25][39], MAIN_E[4][25][38], MAIN_E[4][25][37], MAIN_E[4][25][36], MAIN_E[4][25][35], MAIN_E[4][25][34], MAIN_E[4][25][33], MAIN_E[4][25][32]];
				attribute CHAN_BOND_SEQ_1_ENABLE_0 @[MAIN_E[3][25][63], MAIN_E[3][25][62], MAIN_E[3][25][61], MAIN_E[3][25][60]];
				attribute CHAN_BOND_SEQ_2_1_0 @[MAIN_E[4][25][57], MAIN_E[4][25][56], MAIN_E[4][25][55], MAIN_E[4][25][54], MAIN_E[4][25][53], MAIN_E[4][25][52], MAIN_E[4][25][51], MAIN_E[4][25][50], MAIN_E[4][25][49], MAIN_E[4][25][48]];
				attribute CHAN_BOND_SEQ_2_2_0 @[MAIN_E[5][25][9], MAIN_E[5][25][8], MAIN_E[5][25][7], MAIN_E[5][25][6], MAIN_E[5][25][5], MAIN_E[5][25][4], MAIN_E[5][25][3], MAIN_E[5][25][2], MAIN_E[5][25][1], MAIN_E[5][25][0]];
				attribute CHAN_BOND_SEQ_2_3_0 @[MAIN_E[5][25][25], MAIN_E[5][25][24], MAIN_E[5][25][23], MAIN_E[5][25][22], MAIN_E[5][25][21], MAIN_E[5][25][20], MAIN_E[5][25][19], MAIN_E[5][25][18], MAIN_E[5][25][17], MAIN_E[5][25][16]];
				attribute CHAN_BOND_SEQ_2_4_0 @[MAIN_E[5][25][41], MAIN_E[5][25][40], MAIN_E[5][25][39], MAIN_E[5][25][38], MAIN_E[5][25][37], MAIN_E[5][25][36], MAIN_E[5][25][35], MAIN_E[5][25][34], MAIN_E[5][25][33], MAIN_E[5][25][32]];
				attribute CHAN_BOND_SEQ_2_ENABLE_0 @[MAIN_E[4][25][63], MAIN_E[4][25][62], MAIN_E[4][25][61], MAIN_E[4][25][60]];
				attribute CLK_COR_SEQ_1_1_0 @[MAIN_E[5][25][57], MAIN_E[5][25][56], MAIN_E[5][25][55], MAIN_E[5][25][54], MAIN_E[5][25][53], MAIN_E[5][25][52], MAIN_E[5][25][51], MAIN_E[5][25][50], MAIN_E[5][25][49], MAIN_E[5][25][48]];
				attribute CLK_COR_SEQ_1_2_0 @[MAIN_E[6][25][9], MAIN_E[6][25][8], MAIN_E[6][25][7], MAIN_E[6][25][6], MAIN_E[6][25][5], MAIN_E[6][25][4], MAIN_E[6][25][3], MAIN_E[6][25][2], MAIN_E[6][25][1], MAIN_E[6][25][0]];
				attribute CLK_COR_SEQ_1_3_0 @[MAIN_E[6][25][25], MAIN_E[6][25][24], MAIN_E[6][25][23], MAIN_E[6][25][22], MAIN_E[6][25][21], MAIN_E[6][25][20], MAIN_E[6][25][19], MAIN_E[6][25][18], MAIN_E[6][25][17], MAIN_E[6][25][16]];
				attribute CLK_COR_SEQ_1_4_0 @[MAIN_E[6][25][41], MAIN_E[6][25][40], MAIN_E[6][25][39], MAIN_E[6][25][38], MAIN_E[6][25][37], MAIN_E[6][25][36], MAIN_E[6][25][35], MAIN_E[6][25][34], MAIN_E[6][25][33], MAIN_E[6][25][32]];
				attribute CLK_COR_SEQ_1_ENABLE_0 @[MAIN_E[5][25][63], MAIN_E[5][25][62], MAIN_E[5][25][61], MAIN_E[5][25][60]];
				attribute CLK_COR_SEQ_2_1_0 @[MAIN_E[6][25][57], MAIN_E[6][25][56], MAIN_E[6][25][55], MAIN_E[6][25][54], MAIN_E[6][25][53], MAIN_E[6][25][52], MAIN_E[6][25][51], MAIN_E[6][25][50], MAIN_E[6][25][49], MAIN_E[6][25][48]];
				attribute CLK_COR_SEQ_2_2_0 @[MAIN_E[7][25][9], MAIN_E[7][25][8], MAIN_E[7][25][7], MAIN_E[7][25][6], MAIN_E[7][25][5], MAIN_E[7][25][4], MAIN_E[7][25][3], MAIN_E[7][25][2], MAIN_E[7][25][1], MAIN_E[7][25][0]];
				attribute CLK_COR_SEQ_2_3_0 @[MAIN_E[7][25][25], MAIN_E[7][25][24], MAIN_E[7][25][23], MAIN_E[7][25][22], MAIN_E[7][25][21], MAIN_E[7][25][20], MAIN_E[7][25][19], MAIN_E[7][25][18], MAIN_E[7][25][17], MAIN_E[7][25][16]];
				attribute CLK_COR_SEQ_2_4_0 @[MAIN_E[7][25][41], MAIN_E[7][25][40], MAIN_E[7][25][39], MAIN_E[7][25][38], MAIN_E[7][25][37], MAIN_E[7][25][36], MAIN_E[7][25][35], MAIN_E[7][25][34], MAIN_E[7][25][33], MAIN_E[7][25][32]];
				attribute CLK_COR_SEQ_2_ENABLE_0 @[MAIN_E[6][25][63], MAIN_E[6][25][62], MAIN_E[6][25][61], MAIN_E[6][25][60]];
				attribute CM_TRIM_0 @[MAIN_E[6][24][7], MAIN_E[6][24][6]];
				attribute COMMA_10B_ENABLE_0 @[MAIN_E[3][25][9], MAIN_E[3][25][8], MAIN_E[3][25][7], MAIN_E[3][25][6], MAIN_E[3][25][5], MAIN_E[3][25][4], MAIN_E[3][25][3], MAIN_E[3][25][2], MAIN_E[3][25][1], MAIN_E[3][25][0]];
				attribute COM_BURST_VAL_0 @[MAIN_E[0][24][35], MAIN_E[0][24][34], MAIN_E[0][24][33], MAIN_E[0][24][32]];
				attribute MCOMMA_10B_VALUE_0 @[MAIN_E[3][25][25], MAIN_E[3][25][24], MAIN_E[3][25][23], MAIN_E[3][25][22], MAIN_E[3][25][21], MAIN_E[3][25][20], MAIN_E[3][25][19], MAIN_E[3][25][18], MAIN_E[3][25][17], MAIN_E[3][25][16]];
				attribute OOBDETECT_THRESHOLD_0 @[MAIN_E[6][24][2], MAIN_E[6][24][1], MAIN_E[6][24][0]];
				attribute PCOMMA_10B_VALUE_0 @[MAIN_E[3][25][41], MAIN_E[3][25][40], MAIN_E[3][25][39], MAIN_E[3][25][38], MAIN_E[3][25][37], MAIN_E[3][25][36], MAIN_E[3][25][35], MAIN_E[3][25][34], MAIN_E[3][25][33], MAIN_E[3][25][32]];
				attribute PLLLKDET_CFG_0 @[MAIN_E[4][24][61], MAIN_E[4][24][60], MAIN_E[4][24][59]];
				attribute RXEQ_CFG_0 @[MAIN_E[6][24][47], MAIN_E[6][24][46], MAIN_E[6][24][45], MAIN_E[6][24][44], MAIN_E[6][24][43], MAIN_E[6][24][42], MAIN_E[6][24][41], MAIN_E[6][24][40]];
				attribute RXPRBSERR_LOOPBACK_0 @[MAIN_E[0][24][48]];
				attribute RX_IDLE_HI_CNT_0 @[MAIN_E[1][25][59], MAIN_E[1][25][58], MAIN_E[1][25][57], MAIN_E[1][25][56]];
				attribute RX_IDLE_LO_CNT_0 @[MAIN_E[1][25][63], MAIN_E[1][25][62], MAIN_E[1][25][61], MAIN_E[1][25][60]];
				attribute SATA_BURST_VAL_0 @[MAIN_E[0][24][38], MAIN_E[0][24][37], MAIN_E[0][24][36]];
				attribute SATA_IDLE_VAL_0 @[MAIN_E[0][24][41], MAIN_E[0][24][40], MAIN_E[0][24][39]];
				attribute TERMINATION_CTRL_0 @[MAIN_E[5][24][20], MAIN_E[5][24][19], MAIN_E[5][24][18], MAIN_E[5][24][17], MAIN_E[5][24][16]];
				attribute TEST_CLK_OUT_GTP_0 @[MAIN_E[4][24][33], MAIN_E[4][24][32]];
				attribute TXRX_INVERT_0 @[MAIN_E[1][24][4], MAIN_E[1][24][3], MAIN_E[1][24][2]];
				attribute TX_IDLE_DELAY_0 @[MAIN_E[1][24][45], MAIN_E[1][24][44], MAIN_E[1][24][43]];
				attribute TX_TDCC_CFG_0 @[MAIN_E[6][24][4], MAIN_E[6][24][3]];
				attribute USR_CODE_ERR_CLR_0 @[MAIN_E[1][24][12]];
				attribute CB2_INH_CC_PERIOD_0 @[MAIN_E[4][25][29], MAIN_E[4][25][28], MAIN_E[4][25][27], MAIN_E[4][25][26]];
				attribute CLK_COR_REPEAT_WAIT_0 @[MAIN_E[6][25][46], MAIN_E[6][25][45], MAIN_E[6][25][44], MAIN_E[6][25][43], MAIN_E[6][25][42]];
				attribute PLL_COM_CFG_0 @[MAIN_E[1][25][55], MAIN_E[1][25][54], MAIN_E[1][25][53], MAIN_E[1][25][52], MAIN_E[1][25][51], MAIN_E[1][25][50], MAIN_E[1][25][49], MAIN_E[1][25][48], MAIN_E[1][25][47], MAIN_E[1][25][46], MAIN_E[1][25][45], MAIN_E[1][25][44], MAIN_E[1][25][43], MAIN_E[1][25][42], MAIN_E[1][25][41], MAIN_E[1][25][40], MAIN_E[1][25][39], MAIN_E[1][25][38], MAIN_E[1][25][37], MAIN_E[1][25][36], MAIN_E[1][25][35], MAIN_E[1][25][34], MAIN_E[1][25][33], MAIN_E[1][25][32]];
				attribute PLL_CP_CFG_0 @[MAIN_E[5][24][7], MAIN_E[5][24][6], MAIN_E[5][24][5], MAIN_E[5][24][4], MAIN_E[5][24][3], MAIN_E[5][24][2], MAIN_E[5][24][1], MAIN_E[5][24][0]];
				attribute PMA_CDR_SCAN_0 @[MAIN_E[1][24][42], MAIN_E[1][24][41], MAIN_E[1][24][40], MAIN_E[1][24][39], MAIN_E[1][24][38], MAIN_E[1][24][37], MAIN_E[1][24][36], MAIN_E[1][24][35], MAIN_E[1][24][34], MAIN_E[1][24][33], MAIN_E[1][24][32], MAIN_E[1][24][31], MAIN_E[1][24][30], MAIN_E[1][24][29], MAIN_E[1][24][28], MAIN_E[1][24][27], MAIN_E[1][24][26], MAIN_E[1][24][25], MAIN_E[1][24][24], MAIN_E[1][24][23], MAIN_E[1][24][22], MAIN_E[1][24][21], MAIN_E[1][24][20], MAIN_E[1][24][19], MAIN_E[1][24][18], MAIN_E[1][24][17], MAIN_E[1][24][16]];
				attribute PMA_RXSYNC_CFG_0 @[MAIN_E[5][24][63], MAIN_E[5][24][62], MAIN_E[5][24][61], MAIN_E[5][24][60], MAIN_E[5][24][59], MAIN_E[5][24][58], MAIN_E[5][24][57]];
				attribute PMA_RX_CFG_0 @[MAIN_E[5][24][56], MAIN_E[5][24][55], MAIN_E[5][24][54], MAIN_E[5][24][53], MAIN_E[5][24][52], MAIN_E[5][24][51], MAIN_E[5][24][50], MAIN_E[5][24][49], MAIN_E[5][24][48], MAIN_E[5][24][47], MAIN_E[5][24][46], MAIN_E[5][24][45], MAIN_E[5][24][44], MAIN_E[5][24][43], MAIN_E[5][24][42], MAIN_E[5][24][41], MAIN_E[5][24][40], MAIN_E[5][24][39], MAIN_E[5][24][38], MAIN_E[5][24][37], MAIN_E[5][24][36], MAIN_E[5][24][35], MAIN_E[5][24][34], MAIN_E[5][24][33], MAIN_E[5][24][32]];
				attribute PMA_TX_CFG_0 @[MAIN_E[6][24][35], MAIN_E[6][24][34], MAIN_E[6][24][33], MAIN_E[6][24][32], MAIN_E[6][24][31], MAIN_E[6][24][30], MAIN_E[6][24][29], MAIN_E[6][24][28], MAIN_E[6][24][27], MAIN_E[6][24][26], MAIN_E[6][24][25], MAIN_E[6][24][24], MAIN_E[6][24][23], MAIN_E[6][24][22], MAIN_E[6][24][21], MAIN_E[6][24][20], MAIN_E[6][24][19], MAIN_E[6][24][18], MAIN_E[6][24][17], MAIN_E[6][24][16]];
				attribute TRANS_TIME_FROM_P2_0 @[MAIN_E[2][25][27], MAIN_E[2][25][26], MAIN_E[2][25][25], MAIN_E[2][25][24], MAIN_E[2][25][23], MAIN_E[2][25][22], MAIN_E[2][25][21], MAIN_E[2][25][20], MAIN_E[2][25][19], MAIN_E[2][25][18], MAIN_E[2][25][17], MAIN_E[2][25][16]];
				attribute TRANS_TIME_NON_P2_0 @[MAIN_E[2][25][39], MAIN_E[2][25][38], MAIN_E[2][25][37], MAIN_E[2][25][36], MAIN_E[2][25][35], MAIN_E[2][25][34], MAIN_E[2][25][33], MAIN_E[2][25][32]];
				attribute TRANS_TIME_TO_P2_0 @[MAIN_E[2][25][57], MAIN_E[2][25][56], MAIN_E[2][25][55], MAIN_E[2][25][54], MAIN_E[2][25][53], MAIN_E[2][25][52], MAIN_E[2][25][51], MAIN_E[2][25][50], MAIN_E[2][25][49], MAIN_E[2][25][48]];
				attribute TST_ATTR_0 @[MAIN_E[3][24][31], MAIN_E[3][24][30], MAIN_E[3][24][29], MAIN_E[3][24][28], MAIN_E[3][24][27], MAIN_E[3][24][26], MAIN_E[3][24][25], MAIN_E[3][24][24], MAIN_E[3][24][23], MAIN_E[3][24][22], MAIN_E[3][24][21], MAIN_E[3][24][20], MAIN_E[3][24][19], MAIN_E[3][24][18], MAIN_E[3][24][17], MAIN_E[3][24][16], MAIN_E[3][24][15], MAIN_E[3][24][14], MAIN_E[3][24][13], MAIN_E[3][24][12], MAIN_E[3][24][11], MAIN_E[3][24][10], MAIN_E[3][24][9], MAIN_E[3][24][8], MAIN_E[3][24][7], MAIN_E[3][24][6], MAIN_E[3][24][5], MAIN_E[3][24][4], MAIN_E[3][24][3], MAIN_E[3][24][2], MAIN_E[3][24][1], MAIN_E[3][24][0]];
				attribute TX_DETECT_RX_CFG_0 @[MAIN_E[1][24][61], MAIN_E[1][24][60], MAIN_E[1][24][59], MAIN_E[1][24][58], MAIN_E[1][24][57], MAIN_E[1][24][56], MAIN_E[1][24][55], MAIN_E[1][24][54], MAIN_E[1][24][53], MAIN_E[1][24][52], MAIN_E[1][24][51], MAIN_E[1][24][50], MAIN_E[1][24][49], MAIN_E[1][24][48]];
				attribute CHAN_BOND_1_MAX_SKEW_0 @[MAIN_E[4][25][13], MAIN_E[4][25][12], MAIN_E[4][25][11], MAIN_E[4][25][10]];
				attribute CHAN_BOND_2_MAX_SKEW_0 @[MAIN_E[5][25][13], MAIN_E[5][25][12], MAIN_E[5][25][11], MAIN_E[5][25][10]];
				attribute CLK_COR_MAX_LAT_0 @[MAIN_E[6][25][15], MAIN_E[6][25][14], MAIN_E[6][25][13], MAIN_E[6][25][12], MAIN_E[6][25][11], MAIN_E[6][25][10]];
				attribute CLK_COR_MIN_LAT_0 @[MAIN_E[6][25][31], MAIN_E[6][25][30], MAIN_E[6][25][29], MAIN_E[6][25][28], MAIN_E[6][25][27], MAIN_E[6][25][26]];
				attribute SATA_MAX_BURST_0 @[MAIN_E[7][25][53], MAIN_E[7][25][52], MAIN_E[7][25][51], MAIN_E[7][25][50], MAIN_E[7][25][49], MAIN_E[7][25][48]];
				attribute SATA_MAX_INIT_0 @[MAIN_E[0][24][5], MAIN_E[0][24][4], MAIN_E[0][24][3], MAIN_E[0][24][2], MAIN_E[0][24][1], MAIN_E[0][24][0]];
				attribute SATA_MAX_WAKE_0 @[MAIN_E[0][24][21], MAIN_E[0][24][20], MAIN_E[0][24][19], MAIN_E[0][24][18], MAIN_E[0][24][17], MAIN_E[0][24][16]];
				attribute SATA_MIN_BURST_0 @[MAIN_E[7][25][61], MAIN_E[7][25][60], MAIN_E[7][25][59], MAIN_E[7][25][58], MAIN_E[7][25][57], MAIN_E[7][25][56]];
				attribute SATA_MIN_INIT_0 @[MAIN_E[0][24][13], MAIN_E[0][24][12], MAIN_E[0][24][11], MAIN_E[0][24][10], MAIN_E[0][24][9], MAIN_E[0][24][8]];
				attribute SATA_MIN_WAKE_0 @[MAIN_E[0][24][29], MAIN_E[0][24][28], MAIN_E[0][24][27], MAIN_E[0][24][26], MAIN_E[0][24][25], MAIN_E[0][24][24]];
				attribute ALIGN_COMMA_WORD_0 @[MAIN_E[3][25][10]] {
					_1 = 0b0,
					_2 = 0b1,
				}
				attribute CHAN_BOND_SEQ_LEN_0 @[MAIN_E[5][25][29], MAIN_E[5][25][28]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK_COR_ADJ_LEN_0 @[MAIN_E[5][25][59], MAIN_E[5][25][58]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK_COR_DET_LEN_0 @[MAIN_E[6][25][59], MAIN_E[6][25][58]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK25_DIVIDER_0 @[MAIN_E[1][25][18], MAIN_E[1][25][17], MAIN_E[1][25][16]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					_10 = 0b110,
					_12 = 0b111,
				}
				attribute OOB_CLK_DIVIDER_0 @[MAIN_E[1][25][21], MAIN_E[1][25][20], MAIN_E[1][25][19]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_6 = 0b011,
					_8 = 0b100,
					_10 = 0b101,
					_12 = 0b110,
					_14 = 0b111,
				}
				attribute PLL_DIVSEL_FB_0 @[MAIN_E[4][24][58], MAIN_E[4][24][56], MAIN_E[4][24][55], MAIN_E[4][24][54]] {
					_1 = 0b1000,
					_2 = 0b0000,
					_3 = 0b0001,
					_4 = 0b0010,
					_5 = 0b0011,
					_8 = 0b0110,
					_10 = 0b0111,
				}
				attribute PLL_DIVSEL_REF_0 @[MAIN_E[4][24][52], MAIN_E[4][24][51], MAIN_E[4][24][50], MAIN_E[4][24][49], MAIN_E[4][24][48]] {
					_1 = 0b10000,
					_2 = 0b00000,
					_3 = 0b00001,
					_4 = 0b00010,
					_5 = 0b00011,
					_6 = 0b00101,
					_8 = 0b00110,
					_10 = 0b00111,
					_12 = 0b01101,
					_16 = 0b01110,
					_20 = 0b01111,
				}
				attribute PLL_RXDIVSEL_OUT_0 @[MAIN_E[5][24][9], MAIN_E[5][24][8]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PLL_TXDIVSEL_OUT_0 @[MAIN_E[5][24][11], MAIN_E[5][24][10]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PLL_SOURCE_0 @[MAIN_E[5][24][13]] {
					PLL0 = 0b0,
					PLL1 = 0b1,
				}
				attribute RX_LOS_INVALID_INCR_0 @[MAIN_E[1][24][11], MAIN_E[1][24][10], MAIN_E[1][24][9]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_8 = 0b011,
					_16 = 0b100,
					_32 = 0b101,
					_64 = 0b110,
					_128 = 0b111,
				}
				attribute RX_LOS_THRESHOLD_0 @[MAIN_E[1][24][8], MAIN_E[1][24][7], MAIN_E[1][24][6]] {
					_4 = 0b000,
					_8 = 0b001,
					_16 = 0b010,
					_32 = 0b011,
					_64 = 0b100,
					_128 = 0b101,
					_256 = 0b110,
					_512 = 0b111,
				}
				attribute RX_SLIDE_MODE_0 @[MAIN_E[3][25][26]] {
					PCS = 0b0,
					PMA = 0b1,
				}
				attribute RX_STATUS_FMT_0 @[MAIN_E[0][24][43]] {
					PCIE = 0b0,
					SATA = 0b1,
				}
				attribute RX_XCLK_SEL_0 @[MAIN_E[2][25][0]] {
					RXREC = 0b0,
					RXUSR = 0b1,
				}
				attribute TX_XCLK_SEL_0 @[MAIN_E[2][25][1]] {
					TXUSR = 0b1,
					TXOUT = 0b0,
				}
				attribute CLK_OUT_GTP_SEL_0 @[MAIN_E[4][24][34]] {
					TXOUTCLK0 = 0b0,
					REFCLKPLL0 = 0b1,
				}
				attribute AC_CAP_DIS_1 @MAIN_E[6][22][5];
				attribute CHAN_BOND_KEEP_ALIGN_1 @MAIN_E[5][23][26];
				attribute CHAN_BOND_SEQ_2_USE_1 @MAIN_E[5][23][27];
				attribute CLK_COR_INSERT_IDLE_FLAG_1 @MAIN_E[7][23][10];
				attribute CLK_COR_KEEP_IDLE_1 @MAIN_E[7][23][11];
				attribute CLK_COR_PRECEDENCE_1 @MAIN_E[7][23][12];
				attribute CLK_CORRECT_USE_1 @MAIN_E[7][23][14];
				attribute CLK_COR_SEQ_2_USE_1 @MAIN_E[7][23][13];
				attribute CLKINDC_B_1 @MAIN_E[4][22][16];
				attribute CLKRCV_TRST_1 @MAIN_E[4][22][17];
				attribute DEC_MCOMMA_DETECT_1 @MAIN_E[3][23][12];
				attribute DEC_PCOMMA_DETECT_1 @MAIN_E[3][23][14];
				attribute DEC_VALID_COMMA_ONLY_1 @MAIN_E[3][23][11];
				attribute GTP_CFG_PWRUP_1 @MAIN_E[2][23][28];
				attribute LOOPBACK_DRP_EN_1 @MAIN_E[0][23][2];
				attribute MASTER_DRP_EN_1 @MAIN_E[0][23][0];
				attribute MCOMMA_DETECT_1 @MAIN_E[3][23][13];
				attribute PCI_EXPRESS_MODE_1 @MAIN_E[5][23][30];
				attribute PCOMMA_DETECT_1 @MAIN_E[3][23][15];
				attribute PDELIDLE_DRP_EN_1 @MAIN_E[0][23][8];
				attribute PHASEALIGN_DRP_EN_1 @MAIN_E[0][23][5];
				attribute PLL_DRP_EN_1 @MAIN_E[0][23][6];
				attribute PLL_SATA_1 @MAIN_E[0][22][42];
				attribute PLL_STARTUP_EN_1 @MAIN_E[5][22][12];
				attribute POLARITY_DRP_EN_1 @MAIN_E[0][23][1];
				attribute PRBS_DRP_EN_1 @MAIN_E[0][23][9];
				attribute RCV_TERM_GND_1 @MAIN_E[6][22][8];
				attribute RCV_TERM_VTTRX_1 @MAIN_E[6][22][9];
				attribute RESET_DRP_EN_1 @MAIN_E[0][23][7];
				attribute RX_BUFFER_USE_1 @MAIN_E[1][22][0];
				attribute RX_CDR_FORCE_ROTATE_1 @MAIN_E[5][22][22];
				attribute RX_DECODE_SEQ_MATCH_1 @MAIN_E[7][23][15];
				attribute RX_EN_IDLE_HOLD_CDR_1 @MAIN_E[1][23][27];
				attribute RX_EN_IDLE_RESET_BUF_1 @MAIN_E[1][23][30];
				attribute RX_EN_IDLE_RESET_FR_1 @MAIN_E[1][23][28];
				attribute RX_EN_IDLE_RESET_PH_1 @MAIN_E[1][23][29];
				attribute RX_EN_MODE_RESET_BUF_1 @MAIN_E[4][23][42];
				attribute RXEQ_DRP_EN_1 @MAIN_E[0][23][4];
				attribute RX_LOSS_OF_SYNC_FSM_1 @MAIN_E[1][22][5];
				attribute TERMINATION_OVRD_1 @MAIN_E[5][22][21];
				attribute TX_BUFFER_USE_1 @MAIN_E[1][22][1];
				attribute TXDRIVE_DRP_EN_1 @MAIN_E[0][23][3];
				attribute A_GTPRESET_1 @[MAIN_E[0][23][45]];
				attribute A_LOOPBACK_1 @[MAIN_E[0][23][20], MAIN_E[0][23][19], MAIN_E[0][23][18]];
				attribute A_PLLLKDETEN_1 @[MAIN_E[0][23][38]];
				attribute A_PLLPOWERDOWN_1 @[MAIN_E[0][23][47]];
				attribute A_PRBSCNTRESET_1 @[MAIN_E[0][23][53]];
				attribute A_RXBUFRESET_1 @[MAIN_E[0][23][44]];
				attribute A_RXCDRFREQRESET_1 @[MAIN_E[0][23][40]];
				attribute A_RXCDRHOLD_1 @[MAIN_E[0][23][41]];
				attribute A_RXCDRPHASERESET_1 @[MAIN_E[0][23][39]];
				attribute A_RXCDRRESET_1 @[MAIN_E[0][23][46]];
				attribute A_RXENPMAPHASEALIGN_1 @[MAIN_E[0][23][36]];
				attribute A_RXENPRBSTST_1 @[MAIN_E[0][23][59], MAIN_E[0][23][58], MAIN_E[0][23][57]];
				attribute A_RXEQMIX_1 @[MAIN_E[0][23][33], MAIN_E[0][23][32]];
				attribute A_RXPMASETPHASE_1 @[MAIN_E[0][23][37]];
				attribute A_RXPOLARITY_1 @[MAIN_E[0][23][17]];
				attribute A_RXPOWERDOWN_1 @[MAIN_E[0][23][49], MAIN_E[0][23][48]];
				attribute A_RXRESET_1 @[MAIN_E[0][23][43]];
				attribute A_TXBUFDIFFCTRL_1 @[MAIN_E[0][23][27], MAIN_E[0][23][26], MAIN_E[0][23][25]];
				attribute A_TXDIFFCTRL_1 @[MAIN_E[0][23][31], MAIN_E[0][23][30], MAIN_E[0][23][29], MAIN_E[0][23][28]];
				attribute A_TXELECIDLE_1 @[MAIN_E[0][23][52]];
				attribute A_TXENPMAPHASEALIGN_1 @[MAIN_E[0][23][34]];
				attribute A_TXENPRBSTST_1 @[MAIN_E[0][23][56], MAIN_E[0][23][55], MAIN_E[0][23][54]];
				attribute A_TXPMASETPHASE_1 @[MAIN_E[0][23][35]];
				attribute A_TXPOLARITY_1 @[MAIN_E[0][23][16]];
				attribute A_TXPOWERDOWN_1 @[MAIN_E[0][23][51], MAIN_E[0][23][50]];
				attribute A_TXPRBSFORCEERR_1 @[MAIN_E[0][23][60]];
				attribute A_TXPREEMPHASIS_1 @[MAIN_E[0][23][23], MAIN_E[0][23][22], MAIN_E[0][23][21]];
				attribute A_TXRESET_1 @[MAIN_E[0][23][42]];
				attribute CDR_PH_ADJ_TIME_1 @[MAIN_E[1][23][26], MAIN_E[1][23][25], MAIN_E[1][23][24], MAIN_E[1][23][23], MAIN_E[1][23][22]];
				attribute CHAN_BOND_SEQ_1_1_1 @[MAIN_E[3][23][57], MAIN_E[3][23][56], MAIN_E[3][23][55], MAIN_E[3][23][54], MAIN_E[3][23][53], MAIN_E[3][23][52], MAIN_E[3][23][51], MAIN_E[3][23][50], MAIN_E[3][23][49], MAIN_E[3][23][48]];
				attribute CHAN_BOND_SEQ_1_2_1 @[MAIN_E[4][23][9], MAIN_E[4][23][8], MAIN_E[4][23][7], MAIN_E[4][23][6], MAIN_E[4][23][5], MAIN_E[4][23][4], MAIN_E[4][23][3], MAIN_E[4][23][2], MAIN_E[4][23][1], MAIN_E[4][23][0]];
				attribute CHAN_BOND_SEQ_1_3_1 @[MAIN_E[4][23][25], MAIN_E[4][23][24], MAIN_E[4][23][23], MAIN_E[4][23][22], MAIN_E[4][23][21], MAIN_E[4][23][20], MAIN_E[4][23][19], MAIN_E[4][23][18], MAIN_E[4][23][17], MAIN_E[4][23][16]];
				attribute CHAN_BOND_SEQ_1_4_1 @[MAIN_E[4][23][41], MAIN_E[4][23][40], MAIN_E[4][23][39], MAIN_E[4][23][38], MAIN_E[4][23][37], MAIN_E[4][23][36], MAIN_E[4][23][35], MAIN_E[4][23][34], MAIN_E[4][23][33], MAIN_E[4][23][32]];
				attribute CHAN_BOND_SEQ_1_ENABLE_1 @[MAIN_E[3][23][63], MAIN_E[3][23][62], MAIN_E[3][23][61], MAIN_E[3][23][60]];
				attribute CHAN_BOND_SEQ_2_1_1 @[MAIN_E[4][23][57], MAIN_E[4][23][56], MAIN_E[4][23][55], MAIN_E[4][23][54], MAIN_E[4][23][53], MAIN_E[4][23][52], MAIN_E[4][23][51], MAIN_E[4][23][50], MAIN_E[4][23][49], MAIN_E[4][23][48]];
				attribute CHAN_BOND_SEQ_2_2_1 @[MAIN_E[5][23][9], MAIN_E[5][23][8], MAIN_E[5][23][7], MAIN_E[5][23][6], MAIN_E[5][23][5], MAIN_E[5][23][4], MAIN_E[5][23][3], MAIN_E[5][23][2], MAIN_E[5][23][1], MAIN_E[5][23][0]];
				attribute CHAN_BOND_SEQ_2_3_1 @[MAIN_E[5][23][25], MAIN_E[5][23][24], MAIN_E[5][23][23], MAIN_E[5][23][22], MAIN_E[5][23][21], MAIN_E[5][23][20], MAIN_E[5][23][19], MAIN_E[5][23][18], MAIN_E[5][23][17], MAIN_E[5][23][16]];
				attribute CHAN_BOND_SEQ_2_4_1 @[MAIN_E[5][23][41], MAIN_E[5][23][40], MAIN_E[5][23][39], MAIN_E[5][23][38], MAIN_E[5][23][37], MAIN_E[5][23][36], MAIN_E[5][23][35], MAIN_E[5][23][34], MAIN_E[5][23][33], MAIN_E[5][23][32]];
				attribute CHAN_BOND_SEQ_2_ENABLE_1 @[MAIN_E[4][23][63], MAIN_E[4][23][62], MAIN_E[4][23][61], MAIN_E[4][23][60]];
				attribute CLK_COR_SEQ_1_1_1 @[MAIN_E[5][23][57], MAIN_E[5][23][56], MAIN_E[5][23][55], MAIN_E[5][23][54], MAIN_E[5][23][53], MAIN_E[5][23][52], MAIN_E[5][23][51], MAIN_E[5][23][50], MAIN_E[5][23][49], MAIN_E[5][23][48]];
				attribute CLK_COR_SEQ_1_2_1 @[MAIN_E[6][23][9], MAIN_E[6][23][8], MAIN_E[6][23][7], MAIN_E[6][23][6], MAIN_E[6][23][5], MAIN_E[6][23][4], MAIN_E[6][23][3], MAIN_E[6][23][2], MAIN_E[6][23][1], MAIN_E[6][23][0]];
				attribute CLK_COR_SEQ_1_3_1 @[MAIN_E[6][23][25], MAIN_E[6][23][24], MAIN_E[6][23][23], MAIN_E[6][23][22], MAIN_E[6][23][21], MAIN_E[6][23][20], MAIN_E[6][23][19], MAIN_E[6][23][18], MAIN_E[6][23][17], MAIN_E[6][23][16]];
				attribute CLK_COR_SEQ_1_4_1 @[MAIN_E[6][23][41], MAIN_E[6][23][40], MAIN_E[6][23][39], MAIN_E[6][23][38], MAIN_E[6][23][37], MAIN_E[6][23][36], MAIN_E[6][23][35], MAIN_E[6][23][34], MAIN_E[6][23][33], MAIN_E[6][23][32]];
				attribute CLK_COR_SEQ_1_ENABLE_1 @[MAIN_E[5][23][63], MAIN_E[5][23][62], MAIN_E[5][23][61], MAIN_E[5][23][60]];
				attribute CLK_COR_SEQ_2_1_1 @[MAIN_E[6][23][57], MAIN_E[6][23][56], MAIN_E[6][23][55], MAIN_E[6][23][54], MAIN_E[6][23][53], MAIN_E[6][23][52], MAIN_E[6][23][51], MAIN_E[6][23][50], MAIN_E[6][23][49], MAIN_E[6][23][48]];
				attribute CLK_COR_SEQ_2_2_1 @[MAIN_E[7][23][9], MAIN_E[7][23][8], MAIN_E[7][23][7], MAIN_E[7][23][6], MAIN_E[7][23][5], MAIN_E[7][23][4], MAIN_E[7][23][3], MAIN_E[7][23][2], MAIN_E[7][23][1], MAIN_E[7][23][0]];
				attribute CLK_COR_SEQ_2_3_1 @[MAIN_E[7][23][25], MAIN_E[7][23][24], MAIN_E[7][23][23], MAIN_E[7][23][22], MAIN_E[7][23][21], MAIN_E[7][23][20], MAIN_E[7][23][19], MAIN_E[7][23][18], MAIN_E[7][23][17], MAIN_E[7][23][16]];
				attribute CLK_COR_SEQ_2_4_1 @[MAIN_E[7][23][41], MAIN_E[7][23][40], MAIN_E[7][23][39], MAIN_E[7][23][38], MAIN_E[7][23][37], MAIN_E[7][23][36], MAIN_E[7][23][35], MAIN_E[7][23][34], MAIN_E[7][23][33], MAIN_E[7][23][32]];
				attribute CLK_COR_SEQ_2_ENABLE_1 @[MAIN_E[6][23][63], MAIN_E[6][23][62], MAIN_E[6][23][61], MAIN_E[6][23][60]];
				attribute CM_TRIM_1 @[MAIN_E[6][22][7], MAIN_E[6][22][6]];
				attribute COMMA_10B_ENABLE_1 @[MAIN_E[3][23][9], MAIN_E[3][23][8], MAIN_E[3][23][7], MAIN_E[3][23][6], MAIN_E[3][23][5], MAIN_E[3][23][4], MAIN_E[3][23][3], MAIN_E[3][23][2], MAIN_E[3][23][1], MAIN_E[3][23][0]];
				attribute COM_BURST_VAL_1 @[MAIN_E[0][22][35], MAIN_E[0][22][34], MAIN_E[0][22][33], MAIN_E[0][22][32]];
				attribute MCOMMA_10B_VALUE_1 @[MAIN_E[3][23][25], MAIN_E[3][23][24], MAIN_E[3][23][23], MAIN_E[3][23][22], MAIN_E[3][23][21], MAIN_E[3][23][20], MAIN_E[3][23][19], MAIN_E[3][23][18], MAIN_E[3][23][17], MAIN_E[3][23][16]];
				attribute OOBDETECT_THRESHOLD_1 @[MAIN_E[6][22][2], MAIN_E[6][22][1], MAIN_E[6][22][0]];
				attribute PCOMMA_10B_VALUE_1 @[MAIN_E[3][23][41], MAIN_E[3][23][40], MAIN_E[3][23][39], MAIN_E[3][23][38], MAIN_E[3][23][37], MAIN_E[3][23][36], MAIN_E[3][23][35], MAIN_E[3][23][34], MAIN_E[3][23][33], MAIN_E[3][23][32]];
				attribute PLLLKDET_CFG_1 @[MAIN_E[4][22][61], MAIN_E[4][22][60], MAIN_E[4][22][59]];
				attribute RXEQ_CFG_1 @[MAIN_E[6][22][47], MAIN_E[6][22][46], MAIN_E[6][22][45], MAIN_E[6][22][44], MAIN_E[6][22][43], MAIN_E[6][22][42], MAIN_E[6][22][41], MAIN_E[6][22][40]];
				attribute RXPRBSERR_LOOPBACK_1 @[MAIN_E[0][22][48]];
				attribute RX_IDLE_HI_CNT_1 @[MAIN_E[1][23][59], MAIN_E[1][23][58], MAIN_E[1][23][57], MAIN_E[1][23][56]];
				attribute RX_IDLE_LO_CNT_1 @[MAIN_E[1][23][63], MAIN_E[1][23][62], MAIN_E[1][23][61], MAIN_E[1][23][60]];
				attribute SATA_BURST_VAL_1 @[MAIN_E[0][22][38], MAIN_E[0][22][37], MAIN_E[0][22][36]];
				attribute SATA_IDLE_VAL_1 @[MAIN_E[0][22][41], MAIN_E[0][22][40], MAIN_E[0][22][39]];
				attribute TERMINATION_CTRL_1 @[MAIN_E[5][22][20], MAIN_E[5][22][19], MAIN_E[5][22][18], MAIN_E[5][22][17], MAIN_E[5][22][16]];
				attribute TEST_CLK_OUT_GTP_1 @[MAIN_E[4][22][33], MAIN_E[4][22][32]];
				attribute TXRX_INVERT_1 @[MAIN_E[1][22][4], MAIN_E[1][22][3], MAIN_E[1][22][2]];
				attribute TX_IDLE_DELAY_1 @[MAIN_E[1][22][45], MAIN_E[1][22][44], MAIN_E[1][22][43]];
				attribute TX_TDCC_CFG_1 @[MAIN_E[6][22][4], MAIN_E[6][22][3]];
				attribute USR_CODE_ERR_CLR_1 @[MAIN_E[1][22][12]];
				attribute CB2_INH_CC_PERIOD_1 @[MAIN_E[4][23][29], MAIN_E[4][23][28], MAIN_E[4][23][27], MAIN_E[4][23][26]];
				attribute CLK_COR_REPEAT_WAIT_1 @[MAIN_E[6][23][46], MAIN_E[6][23][45], MAIN_E[6][23][44], MAIN_E[6][23][43], MAIN_E[6][23][42]];
				attribute PLL_COM_CFG_1 @[MAIN_E[1][23][55], MAIN_E[1][23][54], MAIN_E[1][23][53], MAIN_E[1][23][52], MAIN_E[1][23][51], MAIN_E[1][23][50], MAIN_E[1][23][49], MAIN_E[1][23][48], MAIN_E[1][23][47], MAIN_E[1][23][46], MAIN_E[1][23][45], MAIN_E[1][23][44], MAIN_E[1][23][43], MAIN_E[1][23][42], MAIN_E[1][23][41], MAIN_E[1][23][40], MAIN_E[1][23][39], MAIN_E[1][23][38], MAIN_E[1][23][37], MAIN_E[1][23][36], MAIN_E[1][23][35], MAIN_E[1][23][34], MAIN_E[1][23][33], MAIN_E[1][23][32]];
				attribute PLL_CP_CFG_1 @[MAIN_E[5][22][7], MAIN_E[5][22][6], MAIN_E[5][22][5], MAIN_E[5][22][4], MAIN_E[5][22][3], MAIN_E[5][22][2], MAIN_E[5][22][1], MAIN_E[5][22][0]];
				attribute PMA_CDR_SCAN_1 @[MAIN_E[1][22][42], MAIN_E[1][22][41], MAIN_E[1][22][40], MAIN_E[1][22][39], MAIN_E[1][22][38], MAIN_E[1][22][37], MAIN_E[1][22][36], MAIN_E[1][22][35], MAIN_E[1][22][34], MAIN_E[1][22][33], MAIN_E[1][22][32], MAIN_E[1][22][31], MAIN_E[1][22][30], MAIN_E[1][22][29], MAIN_E[1][22][28], MAIN_E[1][22][27], MAIN_E[1][22][26], MAIN_E[1][22][25], MAIN_E[1][22][24], MAIN_E[1][22][23], MAIN_E[1][22][22], MAIN_E[1][22][21], MAIN_E[1][22][20], MAIN_E[1][22][19], MAIN_E[1][22][18], MAIN_E[1][22][17], MAIN_E[1][22][16]];
				attribute PMA_RXSYNC_CFG_1 @[MAIN_E[5][22][63], MAIN_E[5][22][62], MAIN_E[5][22][61], MAIN_E[5][22][60], MAIN_E[5][22][59], MAIN_E[5][22][58], MAIN_E[5][22][57]];
				attribute PMA_RX_CFG_1 @[MAIN_E[5][22][56], MAIN_E[5][22][55], MAIN_E[5][22][54], MAIN_E[5][22][53], MAIN_E[5][22][52], MAIN_E[5][22][51], MAIN_E[5][22][50], MAIN_E[5][22][49], MAIN_E[5][22][48], MAIN_E[5][22][47], MAIN_E[5][22][46], MAIN_E[5][22][45], MAIN_E[5][22][44], MAIN_E[5][22][43], MAIN_E[5][22][42], MAIN_E[5][22][41], MAIN_E[5][22][40], MAIN_E[5][22][39], MAIN_E[5][22][38], MAIN_E[5][22][37], MAIN_E[5][22][36], MAIN_E[5][22][35], MAIN_E[5][22][34], MAIN_E[5][22][33], MAIN_E[5][22][32]];
				attribute PMA_TX_CFG_1 @[MAIN_E[6][22][35], MAIN_E[6][22][34], MAIN_E[6][22][33], MAIN_E[6][22][32], MAIN_E[6][22][31], MAIN_E[6][22][30], MAIN_E[6][22][29], MAIN_E[6][22][28], MAIN_E[6][22][27], MAIN_E[6][22][26], MAIN_E[6][22][25], MAIN_E[6][22][24], MAIN_E[6][22][23], MAIN_E[6][22][22], MAIN_E[6][22][21], MAIN_E[6][22][20], MAIN_E[6][22][19], MAIN_E[6][22][18], MAIN_E[6][22][17], MAIN_E[6][22][16]];
				attribute TRANS_TIME_FROM_P2_1 @[MAIN_E[2][23][27], MAIN_E[2][23][26], MAIN_E[2][23][25], MAIN_E[2][23][24], MAIN_E[2][23][23], MAIN_E[2][23][22], MAIN_E[2][23][21], MAIN_E[2][23][20], MAIN_E[2][23][19], MAIN_E[2][23][18], MAIN_E[2][23][17], MAIN_E[2][23][16]];
				attribute TRANS_TIME_NON_P2_1 @[MAIN_E[2][23][39], MAIN_E[2][23][38], MAIN_E[2][23][37], MAIN_E[2][23][36], MAIN_E[2][23][35], MAIN_E[2][23][34], MAIN_E[2][23][33], MAIN_E[2][23][32]];
				attribute TRANS_TIME_TO_P2_1 @[MAIN_E[2][23][57], MAIN_E[2][23][56], MAIN_E[2][23][55], MAIN_E[2][23][54], MAIN_E[2][23][53], MAIN_E[2][23][52], MAIN_E[2][23][51], MAIN_E[2][23][50], MAIN_E[2][23][49], MAIN_E[2][23][48]];
				attribute TST_ATTR_1 @[MAIN_E[3][22][31], MAIN_E[3][22][30], MAIN_E[3][22][29], MAIN_E[3][22][28], MAIN_E[3][22][27], MAIN_E[3][22][26], MAIN_E[3][22][25], MAIN_E[3][22][24], MAIN_E[3][22][23], MAIN_E[3][22][22], MAIN_E[3][22][21], MAIN_E[3][22][20], MAIN_E[3][22][19], MAIN_E[3][22][18], MAIN_E[3][22][17], MAIN_E[3][22][16], MAIN_E[3][22][15], MAIN_E[3][22][14], MAIN_E[3][22][13], MAIN_E[3][22][12], MAIN_E[3][22][11], MAIN_E[3][22][10], MAIN_E[3][22][9], MAIN_E[3][22][8], MAIN_E[3][22][7], MAIN_E[3][22][6], MAIN_E[3][22][5], MAIN_E[3][22][4], MAIN_E[3][22][3], MAIN_E[3][22][2], MAIN_E[3][22][1], MAIN_E[3][22][0]];
				attribute TX_DETECT_RX_CFG_1 @[MAIN_E[1][22][61], MAIN_E[1][22][60], MAIN_E[1][22][59], MAIN_E[1][22][58], MAIN_E[1][22][57], MAIN_E[1][22][56], MAIN_E[1][22][55], MAIN_E[1][22][54], MAIN_E[1][22][53], MAIN_E[1][22][52], MAIN_E[1][22][51], MAIN_E[1][22][50], MAIN_E[1][22][49], MAIN_E[1][22][48]];
				attribute CHAN_BOND_1_MAX_SKEW_1 @[MAIN_E[4][23][13], MAIN_E[4][23][12], MAIN_E[4][23][11], MAIN_E[4][23][10]];
				attribute CHAN_BOND_2_MAX_SKEW_1 @[MAIN_E[5][23][13], MAIN_E[5][23][12], MAIN_E[5][23][11], MAIN_E[5][23][10]];
				attribute CLK_COR_MAX_LAT_1 @[MAIN_E[6][23][15], MAIN_E[6][23][14], MAIN_E[6][23][13], MAIN_E[6][23][12], MAIN_E[6][23][11], MAIN_E[6][23][10]];
				attribute CLK_COR_MIN_LAT_1 @[MAIN_E[6][23][31], MAIN_E[6][23][30], MAIN_E[6][23][29], MAIN_E[6][23][28], MAIN_E[6][23][27], MAIN_E[6][23][26]];
				attribute SATA_MAX_BURST_1 @[MAIN_E[7][23][53], MAIN_E[7][23][52], MAIN_E[7][23][51], MAIN_E[7][23][50], MAIN_E[7][23][49], MAIN_E[7][23][48]];
				attribute SATA_MAX_INIT_1 @[MAIN_E[0][22][5], MAIN_E[0][22][4], MAIN_E[0][22][3], MAIN_E[0][22][2], MAIN_E[0][22][1], MAIN_E[0][22][0]];
				attribute SATA_MAX_WAKE_1 @[MAIN_E[0][22][21], MAIN_E[0][22][20], MAIN_E[0][22][19], MAIN_E[0][22][18], MAIN_E[0][22][17], MAIN_E[0][22][16]];
				attribute SATA_MIN_BURST_1 @[MAIN_E[7][23][61], MAIN_E[7][23][60], MAIN_E[7][23][59], MAIN_E[7][23][58], MAIN_E[7][23][57], MAIN_E[7][23][56]];
				attribute SATA_MIN_INIT_1 @[MAIN_E[0][22][13], MAIN_E[0][22][12], MAIN_E[0][22][11], MAIN_E[0][22][10], MAIN_E[0][22][9], MAIN_E[0][22][8]];
				attribute SATA_MIN_WAKE_1 @[MAIN_E[0][22][29], MAIN_E[0][22][28], MAIN_E[0][22][27], MAIN_E[0][22][26], MAIN_E[0][22][25], MAIN_E[0][22][24]];
				attribute ALIGN_COMMA_WORD_1 @[MAIN_E[3][23][10]] {
					_1 = 0b0,
					_2 = 0b1,
				}
				attribute CHAN_BOND_SEQ_LEN_1 @[MAIN_E[5][23][29], MAIN_E[5][23][28]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK_COR_ADJ_LEN_1 @[MAIN_E[5][23][59], MAIN_E[5][23][58]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK_COR_DET_LEN_1 @[MAIN_E[6][23][59], MAIN_E[6][23][58]] {
					_1 = 0b00,
					_2 = 0b01,
					_3 = 0b10,
					_4 = 0b11,
				}
				attribute CLK25_DIVIDER_1 @[MAIN_E[1][23][18], MAIN_E[1][23][17], MAIN_E[1][23][16]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					_10 = 0b110,
					_12 = 0b111,
				}
				attribute OOB_CLK_DIVIDER_1 @[MAIN_E[1][23][21], MAIN_E[1][23][20], MAIN_E[1][23][19]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_6 = 0b011,
					_8 = 0b100,
					_10 = 0b101,
					_12 = 0b110,
					_14 = 0b111,
				}
				attribute PLL_DIVSEL_FB_1 @[MAIN_E[4][22][58], MAIN_E[4][22][56], MAIN_E[4][22][55], MAIN_E[4][22][54]] {
					_1 = 0b1000,
					_2 = 0b0000,
					_3 = 0b0001,
					_4 = 0b0010,
					_5 = 0b0011,
					_8 = 0b0110,
					_10 = 0b0111,
				}
				attribute PLL_DIVSEL_REF_1 @[MAIN_E[4][22][52], MAIN_E[4][22][51], MAIN_E[4][22][50], MAIN_E[4][22][49], MAIN_E[4][22][48]] {
					_1 = 0b10000,
					_2 = 0b00000,
					_3 = 0b00001,
					_4 = 0b00010,
					_5 = 0b00011,
					_6 = 0b00101,
					_8 = 0b00110,
					_10 = 0b00111,
					_12 = 0b01101,
					_16 = 0b01110,
					_20 = 0b01111,
				}
				attribute PLL_RXDIVSEL_OUT_1 @[MAIN_E[5][22][9], MAIN_E[5][22][8]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PLL_TXDIVSEL_OUT_1 @[MAIN_E[5][22][11], MAIN_E[5][22][10]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PLL_SOURCE_1 @[MAIN_E[5][22][13]] {
					PLL0 = 0b0,
					PLL1 = 0b1,
				}
				attribute RX_LOS_INVALID_INCR_1 @[MAIN_E[1][22][11], MAIN_E[1][22][10], MAIN_E[1][22][9]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_8 = 0b011,
					_16 = 0b100,
					_32 = 0b101,
					_64 = 0b110,
					_128 = 0b111,
				}
				attribute RX_LOS_THRESHOLD_1 @[MAIN_E[1][22][8], MAIN_E[1][22][7], MAIN_E[1][22][6]] {
					_4 = 0b000,
					_8 = 0b001,
					_16 = 0b010,
					_32 = 0b011,
					_64 = 0b100,
					_128 = 0b101,
					_256 = 0b110,
					_512 = 0b111,
				}
				attribute RX_SLIDE_MODE_1 @[MAIN_E[3][23][26]] {
					PCS = 0b0,
					PMA = 0b1,
				}
				attribute RX_STATUS_FMT_1 @[MAIN_E[0][22][43]] {
					PCIE = 0b0,
					SATA = 0b1,
				}
				attribute RX_XCLK_SEL_1 @[MAIN_E[2][23][0]] {
					RXREC = 0b0,
					RXUSR = 0b1,
				}
				attribute TX_XCLK_SEL_1 @[MAIN_E[2][23][1]] {
					TXUSR = 0b1,
					TXOUT = 0b0,
				}
				attribute CLK_OUT_GTP_SEL_1 @[MAIN_E[4][22][34]] {
					TXOUTCLK1 = 0b0,
					REFCLKPLL1 = 0b1,
				}
			}

			// wire W[0].IMUX_CLK[0]               GTP.SCANCLK
			// wire W[0].IMUX_LOGICIN[2]           GTP.DADDR[1]
			// wire W[0].IMUX_LOGICIN[4]           GTP.RXCHBONDSLAVE0
			// wire W[0].IMUX_LOGICIN[7]           GTP.DI[1]
			// wire W[0].IMUX_LOGICIN[9]           GTP.RXCOMMADETUSE0
			// wire W[0].IMUX_LOGICIN[10]          GTP.DI[3]
			// wire W[0].IMUX_LOGICIN[14]          GTP.RXENPCOMMAALIGN0
			// wire W[0].IMUX_LOGICIN[24]          GTP.DI[0]
			// wire W[0].IMUX_LOGICIN[25]          GTP.GTPTEST0[0]
			// wire W[0].IMUX_LOGICIN[27]          GTP.DADDR[3]
			// wire W[0].IMUX_LOGICIN[28]          GTP.RXENPRBSTST0[0]
			// wire W[0].IMUX_LOGICIN[29]          GTP.SCANENB
			// wire W[0].IMUX_LOGICIN[30]          GTP.DI[2]
			// wire W[0].IMUX_LOGICIN[31]          GTP.RXENMCOMMAALIGN0
			// wire W[0].IMUX_LOGICIN[32]          GTP.DADDR[0]
			// wire W[0].IMUX_LOGICIN[34]          GTP.TSTIN0[1]
			// wire W[0].IMUX_LOGICIN[36]          GTP.SCANIN[0]
			// wire W[0].IMUX_LOGICIN[38]          GTP.SCANIN[4]
			// wire W[0].IMUX_LOGICIN[39]          GTP.DADDR[2]
			// wire W[0].IMUX_LOGICIN[44]          GTP.RXSLIDE0
			// wire W[0].IMUX_LOGICIN[54]          GTP.GTPTEST0[4]
			// wire W[0].IMUX_LOGICIN[62]          GTP.TSTIN0[0]
			// wire W[0].OUT_BEL[0]                GTP.RXDATA0[0]
			// wire W[0].OUT_BEL[1]                GTP.RXDATA0[16]
			// wire W[0].OUT_BEL[2]                GTP.RXDATA0[4]
			// wire W[0].OUT_BEL[3]                GTP.RXDATA0[8]
			// wire W[0].OUT_BEL[4]                GTP.RXDATA0[24]
			// wire W[0].OUT_BEL[5]                GTP.RXDATA0[12]
			// wire W[0].OUT_BEL[8]                GTP.RXDATA0[20]
			// wire W[0].OUT_BEL[11]               GTP.RXDATA0[28]
			// wire W[0].OUT_BEL[14]               GTP.RXRUNDISP0[0]
			// wire W[0].OUT_BEL[17]               GTP.RXDISPERR0[0]
			// wire W[0].OUT_BEL[18]               GTP.RXBUFSTATUS0[0]
			// wire W[0].OUT_BEL[19]               GTP.RXNOTINTABLE0[0]
			// wire W[0].OUT_BEL[20]               GTP.RXCHARISCOMMA0[0]
			// wire W[0].OUT_BEL[21]               GTP.RXSTATUS0[0]
			// wire W[0].OUT_BEL[22]               GTP.RXCHARISK0[0]
			// wire W[0].OUT_BEL[23]               GTP.RXCLKCORCNT0[0]
			// wire W[0].PLLCLK[0]                 GTP.PLLCLK00 GTP.PLLCLK01
			// wire W[0].PLLCLK[1]                 GTP.PLLCLK10 GTP.PLLCLK11
			// wire W[0].GTPCLK[0]                 GTP.GTPCLKOUT0[0]
			// wire W[0].GTPCLK[1]                 GTP.GTPCLKOUT0[1]
			// wire W[0].GTPCLK[2]                 GTP.GTPCLKOUT1[0]
			// wire W[0].GTPCLK[3]                 GTP.GTPCLKOUT1[1]
			// wire W[0].GTPFB[0]                  GTP.GTPCLKFBWEST[0]
			// wire W[0].GTPFB[1]                  GTP.GTPCLKFBWEST[1]
			// wire W[0].GTPFB[2]                  GTP.GTPCLKFBEAST[0]
			// wire W[0].GTPFB[3]                  GTP.GTPCLKFBEAST[1]
			// wire W[1].IMUX_CLK[0]               GTP.TSTCLK0
			// wire W[1].IMUX_SR[0]                GTP.RXRESET0
			// wire W[1].IMUX_LOGICIN[2]           GTP.DADDR[5]
			// wire W[1].IMUX_LOGICIN[3]           GTP.RXENCHANSYNC0
			// wire W[1].IMUX_LOGICIN[4]           GTP.RXCHBONDMASTER0
			// wire W[1].IMUX_LOGICIN[7]           GTP.DI[5]
			// wire W[1].IMUX_LOGICIN[10]          GTP.DI[7]
			// wire W[1].IMUX_LOGICIN[24]          GTP.DI[4]
			// wire W[1].IMUX_LOGICIN[25]          GTP.GTPTEST0[1]
			// wire W[1].IMUX_LOGICIN[27]          GTP.DADDR[7]
			// wire W[1].IMUX_LOGICIN[28]          GTP.RXENPRBSTST0[1]
			// wire W[1].IMUX_LOGICIN[30]          GTP.DI[6]
			// wire W[1].IMUX_LOGICIN[32]          GTP.DADDR[4]
			// wire W[1].IMUX_LOGICIN[34]          GTP.TSTIN0[3]
			// wire W[1].IMUX_LOGICIN[36]          GTP.SCANIN[1]
			// wire W[1].IMUX_LOGICIN[37]          GTP.DEN
			// wire W[1].IMUX_LOGICIN[39]          GTP.DADDR[6]
			// wire W[1].IMUX_LOGICIN[44]          GTP.RXDEC8B10BUSE0
			// wire W[1].IMUX_LOGICIN[48]          GTP.GATERXELECIDLE0
			// wire W[1].IMUX_LOGICIN[54]          GTP.GTPTEST0[5]
			// wire W[1].IMUX_LOGICIN[58]          GTP.LOOPBACK0[0]
			// wire W[1].IMUX_LOGICIN[62]          GTP.TSTIN0[2]
			// wire W[1].OUT_BEL[0]                GTP.RXDATA0[1]
			// wire W[1].OUT_BEL[1]                GTP.RXDATA0[17]
			// wire W[1].OUT_BEL[2]                GTP.RXDATA0[5]
			// wire W[1].OUT_BEL[3]                GTP.RXDATA0[9]
			// wire W[1].OUT_BEL[4]                GTP.RXDATA0[25]
			// wire W[1].OUT_BEL[5]                GTP.RXDATA0[13]
			// wire W[1].OUT_BEL[8]                GTP.RXDATA0[21]
			// wire W[1].OUT_BEL[11]               GTP.RXDATA0[29]
			// wire W[1].OUT_BEL[14]               GTP.RXRUNDISP0[1]
			// wire W[1].OUT_BEL[17]               GTP.RXDISPERR0[1]
			// wire W[1].OUT_BEL[18]               GTP.RXBUFSTATUS0[1]
			// wire W[1].OUT_BEL[19]               GTP.RXNOTINTABLE0[1]
			// wire W[1].OUT_BEL[20]               GTP.RXCHARISCOMMA0[1]
			// wire W[1].OUT_BEL[21]               GTP.RXSTATUS0[1]
			// wire W[1].OUT_BEL[22]               GTP.RXCHARISK0[1]
			// wire W[1].OUT_BEL[23]               GTP.RXCLKCORCNT0[1]
			// wire W[2].IMUX_SR[1]                GTP.RXBUFRESET0
			// wire W[2].IMUX_LOGICIN[3]           GTP.SCANMODEB
			// wire W[2].IMUX_LOGICIN[7]           GTP.DI[9]
			// wire W[2].IMUX_LOGICIN[8]           GTP.RXPMASETPHASE0
			// wire W[2].IMUX_LOGICIN[10]          GTP.DI[11]
			// wire W[2].IMUX_LOGICIN[24]          GTP.DI[8]
			// wire W[2].IMUX_LOGICIN[25]          GTP.GTPTEST0[2]
			// wire W[2].IMUX_LOGICIN[27]          GTP.RXEQMIX0[0]
			// wire W[2].IMUX_LOGICIN[28]          GTP.RXENPRBSTST0[2]
			// wire W[2].IMUX_LOGICIN[29]          GTP.SCANINPMA
			// wire W[2].IMUX_LOGICIN[30]          GTP.DI[10]
			// wire W[2].IMUX_LOGICIN[34]          GTP.TSTIN0[5]
			// wire W[2].IMUX_LOGICIN[36]          GTP.SCANIN[2]
			// wire W[2].IMUX_LOGICIN[37]          GTP.DWE
			// wire W[2].IMUX_LOGICIN[44]          GTP.RXPOLARITY0
			// wire W[2].IMUX_LOGICIN[48]          GTP.IGNORESIGDET0
			// wire W[2].IMUX_LOGICIN[54]          GTP.GTPTEST0[6]
			// wire W[2].IMUX_LOGICIN[58]          GTP.LOOPBACK0[1]
			// wire W[2].IMUX_LOGICIN[59]          GTP.RXENPMAPHASEALIGN0
			// wire W[2].IMUX_LOGICIN[62]          GTP.TSTIN0[4]
			// wire W[2].OUT_BEL[0]                GTP.RXDATA0[2]
			// wire W[2].OUT_BEL[1]                GTP.RXDATA0[18]
			// wire W[2].OUT_BEL[2]                GTP.RXDATA0[6]
			// wire W[2].OUT_BEL[3]                GTP.RXDATA0[10]
			// wire W[2].OUT_BEL[4]                GTP.RXDATA0[26]
			// wire W[2].OUT_BEL[5]                GTP.RXDATA0[14]
			// wire W[2].OUT_BEL[8]                GTP.RXDATA0[22]
			// wire W[2].OUT_BEL[11]               GTP.RXDATA0[30]
			// wire W[2].OUT_BEL[14]               GTP.RXRUNDISP0[2]
			// wire W[2].OUT_BEL[17]               GTP.RXDISPERR0[2]
			// wire W[2].OUT_BEL[18]               GTP.RXBUFSTATUS0[2]
			// wire W[2].OUT_BEL[19]               GTP.RXNOTINTABLE0[2]
			// wire W[2].OUT_BEL[20]               GTP.RXCHARISCOMMA0[2]
			// wire W[2].OUT_BEL[21]               GTP.RXSTATUS0[2]
			// wire W[2].OUT_BEL[22]               GTP.RXCHARISK0[2]
			// wire W[2].OUT_BEL[23]               GTP.RXCLKCORCNT0[2]
			// wire W[3].IMUX_CLK[0]               GTP.RXUSRCLK0
			// wire W[3].IMUX_CLK[1]               GTP.RXUSRCLK20
			// wire W[3].IMUX_SR[0]                GTP.GTPRESET0
			// wire W[3].IMUX_SR[1]                GTP.RXCDRRESET0
			// wire W[3].IMUX_LOGICIN[1]           GTP.PLLLKDETEN0
			// wire W[3].IMUX_LOGICIN[4]           GTP.TSTPWRDNOVRD0
			// wire W[3].IMUX_LOGICIN[7]           GTP.DI[13]
			// wire W[3].IMUX_LOGICIN[10]          GTP.DI[15]
			// wire W[3].IMUX_LOGICIN[15]          GTP.TSTPWRDN0[3]
			// wire W[3].IMUX_LOGICIN[17]          GTP.REFCLKPWRDNB0
			// wire W[3].IMUX_LOGICIN[23]          GTP.TXPOWERDOWN0[0]
			// wire W[3].IMUX_LOGICIN[24]          GTP.DI[12]
			// wire W[3].IMUX_LOGICIN[25]          GTP.GTPTEST0[3]
			// wire W[3].IMUX_LOGICIN[27]          GTP.RXEQMIX0[1]
			// wire W[3].IMUX_LOGICIN[30]          GTP.DI[14]
			// wire W[3].IMUX_LOGICIN[31]          GTP.RXDATAWIDTH0[0]
			// wire W[3].IMUX_LOGICIN[34]          GTP.TSTPWRDN0[0]
			// wire W[3].IMUX_LOGICIN[36]          GTP.SCANIN[3]
			// wire W[3].IMUX_LOGICIN[38]          GTP.TSTPWRDN0[4]
			// wire W[3].IMUX_LOGICIN[39]          GTP.TXDATAWIDTH0[0]
			// wire W[3].IMUX_LOGICIN[44]          GTP.RXPOWERDOWN0[0]
			// wire W[3].IMUX_LOGICIN[47]          GTP.TSTPWRDN0[2]
			// wire W[3].IMUX_LOGICIN[54]          GTP.GTPTEST0[7]
			// wire W[3].IMUX_LOGICIN[57]          GTP.PLLPOWERDOWN0
			// wire W[3].IMUX_LOGICIN[58]          GTP.LOOPBACK0[2]
			// wire W[3].IMUX_LOGICIN[62]          GTP.TSTPWRDN0[1]
			// wire W[3].OUT_BEL[0]                GTP.RXDATA0[3]
			// wire W[3].OUT_BEL[1]                GTP.RXDATA0[19]
			// wire W[3].OUT_BEL[2]                GTP.RXDATA0[7]
			// wire W[3].OUT_BEL[3]                GTP.RXDATA0[11]
			// wire W[3].OUT_BEL[4]                GTP.RXDATA0[27]
			// wire W[3].OUT_BEL[5]                GTP.RXDATA0[15]
			// wire W[3].OUT_BEL[8]                GTP.RXDATA0[23]
			// wire W[3].OUT_BEL[11]               GTP.RXDATA0[31]
			// wire W[3].OUT_BEL[14]               GTP.RXRUNDISP0[3]
			// wire W[3].OUT_BEL[17]               GTP.RXDISPERR0[3]
			// wire W[3].OUT_BEL[18]               GTP.RXELECIDLE0
			// wire W[3].OUT_BEL[19]               GTP.RXNOTINTABLE0[3]
			// wire W[3].OUT_BEL[20]               GTP.RXCHARISCOMMA0[3]
			// wire W[3].OUT_BEL[21]               GTP.RESETDONE0
			// wire W[3].OUT_BEL[22]               GTP.RXCHARISK0[3]
			// wire W[3].OUT_BEL[23]               GTP.PHYSTATUS0
			// wire W[4].IMUX_CLK[0]               GTP.DCLK
			// wire W[4].IMUX_CLK[1]               GTP.GCLK01
			// wire W[4].IMUX_SR[1]                GTP.PRBSCNTRESET0
			// wire W[4].IMUX_LOGICIN[1]           GTP.TXDATA0[16]
			// wire W[4].IMUX_LOGICIN[2]           GTP.TXDATA0[24]
			// wire W[4].IMUX_LOGICIN[3]           GTP.TXDATA0[20]
			// wire W[4].IMUX_LOGICIN[4]           GTP.TXDATA0[8]
			// wire W[4].IMUX_LOGICIN[5]           GTP.TXDATA0[4]
			// wire W[4].IMUX_LOGICIN[9]           GTP.TXDATA0[28]
			// wire W[4].IMUX_LOGICIN[12]          GTP.TXDATA0[0]
			// wire W[4].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL1WEST[0]
			// wire W[4].IMUX_LOGICIN[16]          GTP.TXCOMSTART0
			// wire W[4].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL0[0]
			// wire W[4].IMUX_LOGICIN[20]          GTP.TXDATA0[12]
			// wire W[4].IMUX_LOGICIN[23]          GTP.TXPOWERDOWN0[1]
			// wire W[4].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL0[0]
			// wire W[4].IMUX_LOGICIN[28]          GTP.TXENPRBSTST0[0]
			// wire W[4].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B0[0]
			// wire W[4].IMUX_LOGICIN[31]          GTP.RXDATAWIDTH0[1]
			// wire W[4].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL0[0]
			// wire W[4].IMUX_LOGICIN[34]          GTP.TSTIN0[7]
			// wire W[4].IMUX_LOGICIN[39]          GTP.TXDATAWIDTH0[1]
			// wire W[4].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE0[0]
			// wire W[4].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS0[0]
			// wire W[4].IMUX_LOGICIN[44]          GTP.RXPOWERDOWN0[1]
			// wire W[4].IMUX_LOGICIN[52]          GTP.TXCHARISK0[0]
			// wire W[4].IMUX_LOGICIN[62]          GTP.TSTIN0[6]
			// wire W[4].OUT_BEL[0]                GTP.RXCOMMADET0
			// wire W[4].OUT_BEL[1]                GTP.TXRUNDISP0[0]
			// wire W[4].OUT_BEL[2]                GTP.SCANOUT[4]
			// wire W[4].OUT_BEL[3]                GTP.RXPRBSERR0
			// wire W[4].OUT_BEL[5]                GTP.TXKERR0[0]
			// wire W[4].OUT_BEL[6]                GTP.DRPDO[0]
			// wire W[4].OUT_BEL[7]                GTP.SCANOUT[0]
			// wire W[4].OUT_BEL[8]                GTP.RXCHANREALIGN0
			// wire W[4].OUT_BEL[9]                GTP.DRPDO[2]
			// wire W[4].OUT_BEL[13]               GTP.DRPDO[1]
			// wire W[4].OUT_BEL[16]               GTP.DRPDO[3]
			// wire W[4].OUT_BEL[17]               GTP.RXVALID0
			// wire W[4].OUT_BEL[19]               GTP.RXCHANBONDSEQ0
			// wire W[4].OUT_BEL[20]               GTP.RXCHANISALIGNED0
			// wire W[4].OUT_BEL[21]               GTP.RXRECCLK0
			// wire W[4].OUT_BEL[22]               GTP.RXLOSSOFSYNC0[0]
			// wire W[5].IMUX_CLK[1]               GTP.GCLK00
			// wire W[5].IMUX_LOGICIN[1]           GTP.TXDATA0[17]
			// wire W[5].IMUX_LOGICIN[2]           GTP.TXDATA0[25]
			// wire W[5].IMUX_LOGICIN[3]           GTP.TXDATA0[21]
			// wire W[5].IMUX_LOGICIN[4]           GTP.TXDATA0[9]
			// wire W[5].IMUX_LOGICIN[5]           GTP.TXDATA0[5]
			// wire W[5].IMUX_LOGICIN[9]           GTP.TXDATA0[29]
			// wire W[5].IMUX_LOGICIN[12]          GTP.TXDATA0[1]
			// wire W[5].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL1WEST[1]
			// wire W[5].IMUX_LOGICIN[16]          GTP.TXCOMTYPE0
			// wire W[5].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL0[1]
			// wire W[5].IMUX_LOGICIN[20]          GTP.TXDATA0[13]
			// wire W[5].IMUX_LOGICIN[23]          GTP.TXPOLARITY0
			// wire W[5].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL0[1]
			// wire W[5].IMUX_LOGICIN[26]          GTP.REFSELDYPLL0[0]
			// wire W[5].IMUX_LOGICIN[28]          GTP.TXENPRBSTST0[1]
			// wire W[5].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B0[1]
			// wire W[5].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL0[1]
			// wire W[5].IMUX_LOGICIN[34]          GTP.TSTIN0[9]
			// wire W[5].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE0[1]
			// wire W[5].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS0[1]
			// wire W[5].IMUX_LOGICIN[44]          GTP.TXINHIBIT0
			// wire W[5].IMUX_LOGICIN[45]          GTP.TXELECIDLE0
			// wire W[5].IMUX_LOGICIN[52]          GTP.TXCHARISK0[1]
			// wire W[5].IMUX_LOGICIN[62]          GTP.TSTIN0[8]
			// wire W[5].OUT_BEL[1]                GTP.TXRUNDISP0[1]
			// wire W[5].OUT_BEL[2]                GTP.SCANOUTPMA
			// wire W[5].OUT_BEL[3]                GTP.DRDY
			// wire W[5].OUT_BEL[4]                GTP.PLLLKDET0
			// wire W[5].OUT_BEL[5]                GTP.TXKERR0[1]
			// wire W[5].OUT_BEL[6]                GTP.DRPDO[4]
			// wire W[5].OUT_BEL[7]                GTP.SCANOUT[1]
			// wire W[5].OUT_BEL[8]                GTP.RXBYTEREALIGN0
			// wire W[5].OUT_BEL[9]                GTP.DRPDO[6]
			// wire W[5].OUT_BEL[11]               GTP.RXBYTEISALIGNED0
			// wire W[5].OUT_BEL[13]               GTP.DRPDO[5]
			// wire W[5].OUT_BEL[16]               GTP.DRPDO[7]
			// wire W[5].OUT_BEL[18]               GTP.TSTOUT0[0]
			// wire W[5].OUT_BEL[21]               GTP.REFCLKOUT0
			// wire W[5].OUT_BEL[22]               GTP.RXLOSSOFSYNC0[1]
			// wire W[6].IMUX_SR[0]                GTP.TXRESET0
			// wire W[6].IMUX_LOGICIN[1]           GTP.TXDATA0[18]
			// wire W[6].IMUX_LOGICIN[2]           GTP.TXDATA0[26]
			// wire W[6].IMUX_LOGICIN[3]           GTP.TXDATA0[22]
			// wire W[6].IMUX_LOGICIN[4]           GTP.TXDATA0[10]
			// wire W[6].IMUX_LOGICIN[5]           GTP.TXDATA0[6]
			// wire W[6].IMUX_LOGICIN[8]           GTP.TXPMASETPHASE0
			// wire W[6].IMUX_LOGICIN[9]           GTP.TXDATA0[30]
			// wire W[6].IMUX_LOGICIN[12]          GTP.TXDATA0[2]
			// wire W[6].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL0WEST[0]
			// wire W[6].IMUX_LOGICIN[16]          GTP.TXDETECTRX0
			// wire W[6].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL0[2]
			// wire W[6].IMUX_LOGICIN[20]          GTP.TXDATA0[14]
			// wire W[6].IMUX_LOGICIN[23]          GTP.INTDATAWIDTH0
			// wire W[6].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL0[2]
			// wire W[6].IMUX_LOGICIN[26]          GTP.REFSELDYPLL0[1]
			// wire W[6].IMUX_LOGICIN[28]          GTP.TXENPRBSTST0[2]
			// wire W[6].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B0[2]
			// wire W[6].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL0[2]
			// wire W[6].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE0[2]
			// wire W[6].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS0[2]
			// wire W[6].IMUX_LOGICIN[44]          GTP.TXENC8B10BUSE0
			// wire W[6].IMUX_LOGICIN[47]          GTP.CLKTESTSIG00
			// wire W[6].IMUX_LOGICIN[52]          GTP.TXCHARISK0[2]
			// wire W[6].IMUX_LOGICIN[59]          GTP.TXENPMAPHASEALIGN0
			// wire W[6].OUT_BEL[1]                GTP.TXRUNDISP0[2]
			// wire W[6].OUT_BEL[3]                GTP.TXBUFSTATUS0[0]
			// wire W[6].OUT_BEL[5]                GTP.TXKERR0[2]
			// wire W[6].OUT_BEL[6]                GTP.DRPDO[8]
			// wire W[6].OUT_BEL[7]                GTP.SCANOUT[2]
			// wire W[6].OUT_BEL[9]                GTP.DRPDO[10]
			// wire W[6].OUT_BEL[11]               GTP.TSTOUT0[1]
			// wire W[6].OUT_BEL[13]               GTP.DRPDO[9]
			// wire W[6].OUT_BEL[16]               GTP.DRPDO[11]
			// wire W[6].OUT_BEL[18]               GTP.TSTOUT0[2]
			// wire W[7].IMUX_CLK[0]               GTP.TXUSRCLK0
			// wire W[7].IMUX_CLK[1]               GTP.TXUSRCLK20
			// wire W[7].IMUX_LOGICIN[1]           GTP.TXDATA0[19]
			// wire W[7].IMUX_LOGICIN[2]           GTP.TXDATA0[27]
			// wire W[7].IMUX_LOGICIN[3]           GTP.TXDATA0[23]
			// wire W[7].IMUX_LOGICIN[4]           GTP.TXDATA0[11]
			// wire W[7].IMUX_LOGICIN[5]           GTP.TXDATA0[7]
			// wire W[7].IMUX_LOGICIN[9]           GTP.TXDATA0[31]
			// wire W[7].IMUX_LOGICIN[12]          GTP.TXDATA0[3]
			// wire W[7].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL0WEST[1]
			// wire W[7].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL0[3]
			// wire W[7].IMUX_LOGICIN[20]          GTP.TXDATA0[15]
			// wire W[7].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL0[3]
			// wire W[7].IMUX_LOGICIN[26]          GTP.REFSELDYPLL0[2]
			// wire W[7].IMUX_LOGICIN[28]          GTP.TXPRBSFORCEERR0
			// wire W[7].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B0[3]
			// wire W[7].IMUX_LOGICIN[30]          GTP.USRCODEERR0
			// wire W[7].IMUX_LOGICIN[34]          GTP.TSTIN0[11]
			// wire W[7].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE0[3]
			// wire W[7].IMUX_LOGICIN[45]          GTP.TXPDOWNASYNCH0
			// wire W[7].IMUX_LOGICIN[47]          GTP.CLKTESTSIG01
			// wire W[7].IMUX_LOGICIN[52]          GTP.TXCHARISK0[3]
			// wire W[7].IMUX_LOGICIN[62]          GTP.TSTIN0[10]
			// wire W[7].OUT_BEL[1]                GTP.TXRUNDISP0[3]
			// wire W[7].OUT_BEL[3]                GTP.TXBUFSTATUS0[1]
			// wire W[7].OUT_BEL[5]                GTP.TXKERR0[3]
			// wire W[7].OUT_BEL[6]                GTP.DRPDO[12]
			// wire W[7].OUT_BEL[7]                GTP.SCANOUT[3]
			// wire W[7].OUT_BEL[9]                GTP.DRPDO[14]
			// wire W[7].OUT_BEL[11]               GTP.TSTOUT0[3]
			// wire W[7].OUT_BEL[13]               GTP.DRPDO[13]
			// wire W[7].OUT_BEL[16]               GTP.DRPDO[15]
			// wire W[7].OUT_BEL[18]               GTP.TSTOUT0[4]
			// wire W[7].OUT_BEL[21]               GTP.TXOUTCLK0
			// wire E[0].IMUX_LOGICIN[4]           GTP.RXCHBONDSLAVE1
			// wire E[0].IMUX_LOGICIN[9]           GTP.RXCOMMADETUSE1
			// wire E[0].IMUX_LOGICIN[14]          GTP.RXENPCOMMAALIGN1
			// wire E[0].IMUX_LOGICIN[25]          GTP.GTPTEST1[0]
			// wire E[0].IMUX_LOGICIN[28]          GTP.RXENPRBSTST1[0]
			// wire E[0].IMUX_LOGICIN[31]          GTP.RXENMCOMMAALIGN1
			// wire E[0].IMUX_LOGICIN[34]          GTP.TSTIN1[1]
			// wire E[0].IMUX_LOGICIN[44]          GTP.RXSLIDE1
			// wire E[0].IMUX_LOGICIN[54]          GTP.GTPTEST1[4]
			// wire E[0].IMUX_LOGICIN[62]          GTP.TSTIN1[0]
			// wire E[0].OUT_BEL[0]                GTP.RXDATA1[0]
			// wire E[0].OUT_BEL[1]                GTP.RXDATA1[16]
			// wire E[0].OUT_BEL[2]                GTP.RXDATA1[4]
			// wire E[0].OUT_BEL[3]                GTP.RXDATA1[8]
			// wire E[0].OUT_BEL[4]                GTP.RXDATA1[24]
			// wire E[0].OUT_BEL[5]                GTP.RXDATA1[12]
			// wire E[0].OUT_BEL[8]                GTP.RXDATA1[20]
			// wire E[0].OUT_BEL[11]               GTP.RXDATA1[28]
			// wire E[0].OUT_BEL[14]               GTP.RXRUNDISP1[0]
			// wire E[0].OUT_BEL[17]               GTP.RXDISPERR1[0]
			// wire E[0].OUT_BEL[18]               GTP.RXBUFSTATUS1[0]
			// wire E[0].OUT_BEL[19]               GTP.RXNOTINTABLE1[0]
			// wire E[0].OUT_BEL[20]               GTP.RXCHARISCOMMA1[0]
			// wire E[0].OUT_BEL[21]               GTP.RXSTATUS1[0]
			// wire E[0].OUT_BEL[22]               GTP.RXCHARISK1[0]
			// wire E[0].OUT_BEL[23]               GTP.RXCLKCORCNT1[0]
			// wire E[1].IMUX_CLK[0]               GTP.TSTCLK1
			// wire E[1].IMUX_SR[0]                GTP.RXRESET1
			// wire E[1].IMUX_LOGICIN[3]           GTP.RXENCHANSYNC1
			// wire E[1].IMUX_LOGICIN[4]           GTP.RXCHBONDMASTER1
			// wire E[1].IMUX_LOGICIN[25]          GTP.GTPTEST1[1]
			// wire E[1].IMUX_LOGICIN[28]          GTP.RXENPRBSTST1[1]
			// wire E[1].IMUX_LOGICIN[34]          GTP.TSTIN1[3]
			// wire E[1].IMUX_LOGICIN[44]          GTP.RXDEC8B10BUSE1
			// wire E[1].IMUX_LOGICIN[48]          GTP.GATERXELECIDLE1
			// wire E[1].IMUX_LOGICIN[54]          GTP.GTPTEST1[5]
			// wire E[1].IMUX_LOGICIN[58]          GTP.LOOPBACK1[0]
			// wire E[1].IMUX_LOGICIN[62]          GTP.TSTIN1[2]
			// wire E[1].OUT_BEL[0]                GTP.RXDATA1[1]
			// wire E[1].OUT_BEL[1]                GTP.RXDATA1[17]
			// wire E[1].OUT_BEL[2]                GTP.RXDATA1[5]
			// wire E[1].OUT_BEL[3]                GTP.RXDATA1[9]
			// wire E[1].OUT_BEL[4]                GTP.RXDATA1[25]
			// wire E[1].OUT_BEL[5]                GTP.RXDATA1[13]
			// wire E[1].OUT_BEL[8]                GTP.RXDATA1[21]
			// wire E[1].OUT_BEL[11]               GTP.RXDATA1[29]
			// wire E[1].OUT_BEL[14]               GTP.RXRUNDISP1[1]
			// wire E[1].OUT_BEL[17]               GTP.RXDISPERR1[1]
			// wire E[1].OUT_BEL[18]               GTP.RXBUFSTATUS1[1]
			// wire E[1].OUT_BEL[19]               GTP.RXNOTINTABLE1[1]
			// wire E[1].OUT_BEL[20]               GTP.RXCHARISCOMMA1[1]
			// wire E[1].OUT_BEL[21]               GTP.RXSTATUS1[1]
			// wire E[1].OUT_BEL[22]               GTP.RXCHARISK1[1]
			// wire E[1].OUT_BEL[23]               GTP.RXCLKCORCNT1[1]
			// wire E[2].IMUX_SR[1]                GTP.RXBUFRESET1
			// wire E[2].IMUX_LOGICIN[8]           GTP.RXPMASETPHASE1
			// wire E[2].IMUX_LOGICIN[25]          GTP.GTPTEST1[2]
			// wire E[2].IMUX_LOGICIN[27]          GTP.RXEQMIX1[0]
			// wire E[2].IMUX_LOGICIN[28]          GTP.RXENPRBSTST1[2]
			// wire E[2].IMUX_LOGICIN[34]          GTP.TSTIN1[5]
			// wire E[2].IMUX_LOGICIN[44]          GTP.RXPOLARITY1
			// wire E[2].IMUX_LOGICIN[48]          GTP.IGNORESIGDET1
			// wire E[2].IMUX_LOGICIN[54]          GTP.GTPTEST1[6]
			// wire E[2].IMUX_LOGICIN[58]          GTP.LOOPBACK1[1]
			// wire E[2].IMUX_LOGICIN[59]          GTP.RXENPMAPHASEALIGN1
			// wire E[2].IMUX_LOGICIN[62]          GTP.TSTIN1[4]
			// wire E[2].OUT_BEL[0]                GTP.RXDATA1[2]
			// wire E[2].OUT_BEL[1]                GTP.RXDATA1[18]
			// wire E[2].OUT_BEL[2]                GTP.RXDATA1[6]
			// wire E[2].OUT_BEL[3]                GTP.RXDATA1[10]
			// wire E[2].OUT_BEL[4]                GTP.RXDATA1[26]
			// wire E[2].OUT_BEL[5]                GTP.RXDATA1[14]
			// wire E[2].OUT_BEL[8]                GTP.RXDATA1[22]
			// wire E[2].OUT_BEL[11]               GTP.RXDATA1[30]
			// wire E[2].OUT_BEL[14]               GTP.RXRUNDISP1[2]
			// wire E[2].OUT_BEL[17]               GTP.RXDISPERR1[2]
			// wire E[2].OUT_BEL[18]               GTP.RXBUFSTATUS1[2]
			// wire E[2].OUT_BEL[19]               GTP.RXNOTINTABLE1[2]
			// wire E[2].OUT_BEL[20]               GTP.RXCHARISCOMMA1[2]
			// wire E[2].OUT_BEL[21]               GTP.RXSTATUS1[2]
			// wire E[2].OUT_BEL[22]               GTP.RXCHARISK1[2]
			// wire E[2].OUT_BEL[23]               GTP.RXCLKCORCNT1[2]
			// wire E[3].IMUX_CLK[0]               GTP.RXUSRCLK1
			// wire E[3].IMUX_CLK[1]               GTP.RXUSRCLK21
			// wire E[3].IMUX_SR[0]                GTP.GTPRESET1
			// wire E[3].IMUX_SR[1]                GTP.RXCDRRESET1
			// wire E[3].IMUX_LOGICIN[1]           GTP.PLLLKDETEN1
			// wire E[3].IMUX_LOGICIN[4]           GTP.TSTPWRDNOVRD1
			// wire E[3].IMUX_LOGICIN[15]          GTP.TSTPWRDN1[3]
			// wire E[3].IMUX_LOGICIN[17]          GTP.REFCLKPWRDNB1
			// wire E[3].IMUX_LOGICIN[23]          GTP.TXPOWERDOWN1[0]
			// wire E[3].IMUX_LOGICIN[25]          GTP.GTPTEST1[3]
			// wire E[3].IMUX_LOGICIN[27]          GTP.RXEQMIX1[1]
			// wire E[3].IMUX_LOGICIN[31]          GTP.RXDATAWIDTH1[0]
			// wire E[3].IMUX_LOGICIN[34]          GTP.TSTPWRDN1[0]
			// wire E[3].IMUX_LOGICIN[38]          GTP.TSTPWRDN1[4]
			// wire E[3].IMUX_LOGICIN[39]          GTP.TXDATAWIDTH1[0]
			// wire E[3].IMUX_LOGICIN[44]          GTP.RXPOWERDOWN1[0]
			// wire E[3].IMUX_LOGICIN[47]          GTP.TSTPWRDN1[2]
			// wire E[3].IMUX_LOGICIN[54]          GTP.GTPTEST1[7]
			// wire E[3].IMUX_LOGICIN[57]          GTP.PLLPOWERDOWN1
			// wire E[3].IMUX_LOGICIN[58]          GTP.LOOPBACK1[2]
			// wire E[3].IMUX_LOGICIN[62]          GTP.TSTPWRDN1[1]
			// wire E[3].OUT_BEL[0]                GTP.RXDATA1[3]
			// wire E[3].OUT_BEL[1]                GTP.RXDATA1[19]
			// wire E[3].OUT_BEL[2]                GTP.RXDATA1[7]
			// wire E[3].OUT_BEL[3]                GTP.RXDATA1[11]
			// wire E[3].OUT_BEL[4]                GTP.RXDATA1[27]
			// wire E[3].OUT_BEL[5]                GTP.RXDATA1[15]
			// wire E[3].OUT_BEL[8]                GTP.RXDATA1[23]
			// wire E[3].OUT_BEL[11]               GTP.RXDATA1[31]
			// wire E[3].OUT_BEL[14]               GTP.RXRUNDISP1[3]
			// wire E[3].OUT_BEL[17]               GTP.RXDISPERR1[3]
			// wire E[3].OUT_BEL[18]               GTP.RXELECIDLE1
			// wire E[3].OUT_BEL[19]               GTP.RXNOTINTABLE1[3]
			// wire E[3].OUT_BEL[20]               GTP.RXCHARISCOMMA1[3]
			// wire E[3].OUT_BEL[21]               GTP.RESETDONE1
			// wire E[3].OUT_BEL[22]               GTP.RXCHARISK1[3]
			// wire E[3].OUT_BEL[23]               GTP.PHYSTATUS1
			// wire E[4].IMUX_CLK[1]               GTP.GCLK11
			// wire E[4].IMUX_SR[1]                GTP.PRBSCNTRESET1
			// wire E[4].IMUX_LOGICIN[1]           GTP.TXDATA1[16]
			// wire E[4].IMUX_LOGICIN[2]           GTP.TXDATA1[24]
			// wire E[4].IMUX_LOGICIN[3]           GTP.TXDATA1[20]
			// wire E[4].IMUX_LOGICIN[4]           GTP.TXDATA1[8]
			// wire E[4].IMUX_LOGICIN[5]           GTP.TXDATA1[4]
			// wire E[4].IMUX_LOGICIN[9]           GTP.TXDATA1[28]
			// wire E[4].IMUX_LOGICIN[12]          GTP.TXDATA1[0]
			// wire E[4].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL1EAST[0]
			// wire E[4].IMUX_LOGICIN[16]          GTP.TXCOMSTART1
			// wire E[4].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL1[0]
			// wire E[4].IMUX_LOGICIN[20]          GTP.TXDATA1[12]
			// wire E[4].IMUX_LOGICIN[23]          GTP.TXPOWERDOWN1[1]
			// wire E[4].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL1[0]
			// wire E[4].IMUX_LOGICIN[28]          GTP.TXENPRBSTST1[0]
			// wire E[4].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B1[0]
			// wire E[4].IMUX_LOGICIN[31]          GTP.RXDATAWIDTH1[1]
			// wire E[4].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL1[0]
			// wire E[4].IMUX_LOGICIN[34]          GTP.TSTIN1[7]
			// wire E[4].IMUX_LOGICIN[39]          GTP.TXDATAWIDTH1[1]
			// wire E[4].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE1[0]
			// wire E[4].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS1[0]
			// wire E[4].IMUX_LOGICIN[44]          GTP.RXPOWERDOWN1[1]
			// wire E[4].IMUX_LOGICIN[52]          GTP.TXCHARISK1[0]
			// wire E[4].IMUX_LOGICIN[62]          GTP.TSTIN1[6]
			// wire E[4].OUT_BEL[0]                GTP.RXCOMMADET1
			// wire E[4].OUT_BEL[1]                GTP.TXRUNDISP1[0]
			// wire E[4].OUT_BEL[3]                GTP.RXPRBSERR1
			// wire E[4].OUT_BEL[5]                GTP.TXKERR1[0]
			// wire E[4].OUT_BEL[8]                GTP.RXCHANREALIGN1
			// wire E[4].OUT_BEL[17]               GTP.RXVALID1
			// wire E[4].OUT_BEL[19]               GTP.RXCHANBONDSEQ1
			// wire E[4].OUT_BEL[20]               GTP.RXCHANISALIGNED1
			// wire E[4].OUT_BEL[21]               GTP.RXRECCLK1
			// wire E[4].OUT_BEL[22]               GTP.RXLOSSOFSYNC1[0]
			// wire E[5].IMUX_CLK[1]               GTP.GCLK10
			// wire E[5].IMUX_LOGICIN[1]           GTP.TXDATA1[17]
			// wire E[5].IMUX_LOGICIN[2]           GTP.TXDATA1[25]
			// wire E[5].IMUX_LOGICIN[3]           GTP.TXDATA1[21]
			// wire E[5].IMUX_LOGICIN[4]           GTP.TXDATA1[9]
			// wire E[5].IMUX_LOGICIN[5]           GTP.TXDATA1[5]
			// wire E[5].IMUX_LOGICIN[9]           GTP.TXDATA1[29]
			// wire E[5].IMUX_LOGICIN[12]          GTP.TXDATA1[1]
			// wire E[5].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL1EAST[1]
			// wire E[5].IMUX_LOGICIN[16]          GTP.TXCOMTYPE1
			// wire E[5].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL1[1]
			// wire E[5].IMUX_LOGICIN[20]          GTP.TXDATA1[13]
			// wire E[5].IMUX_LOGICIN[23]          GTP.TXPOLARITY1
			// wire E[5].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL1[1]
			// wire E[5].IMUX_LOGICIN[26]          GTP.REFSELDYPLL1[0]
			// wire E[5].IMUX_LOGICIN[28]          GTP.TXENPRBSTST1[1]
			// wire E[5].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B1[1]
			// wire E[5].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL1[1]
			// wire E[5].IMUX_LOGICIN[34]          GTP.TSTIN1[9]
			// wire E[5].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE1[1]
			// wire E[5].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS1[1]
			// wire E[5].IMUX_LOGICIN[44]          GTP.TXINHIBIT1
			// wire E[5].IMUX_LOGICIN[45]          GTP.TXELECIDLE1
			// wire E[5].IMUX_LOGICIN[52]          GTP.TXCHARISK1[1]
			// wire E[5].IMUX_LOGICIN[62]          GTP.TSTIN1[8]
			// wire E[5].OUT_BEL[1]                GTP.TXRUNDISP1[1]
			// wire E[5].OUT_BEL[4]                GTP.PLLLKDET1
			// wire E[5].OUT_BEL[5]                GTP.TXKERR1[1]
			// wire E[5].OUT_BEL[8]                GTP.RXBYTEREALIGN1
			// wire E[5].OUT_BEL[11]               GTP.RXBYTEISALIGNED1
			// wire E[5].OUT_BEL[18]               GTP.TSTOUT1[0]
			// wire E[5].OUT_BEL[21]               GTP.REFCLKOUT1
			// wire E[5].OUT_BEL[22]               GTP.RXLOSSOFSYNC1[1]
			// wire E[6].IMUX_SR[0]                GTP.TXRESET1
			// wire E[6].IMUX_LOGICIN[1]           GTP.TXDATA1[18]
			// wire E[6].IMUX_LOGICIN[2]           GTP.TXDATA1[26]
			// wire E[6].IMUX_LOGICIN[3]           GTP.TXDATA1[22]
			// wire E[6].IMUX_LOGICIN[4]           GTP.TXDATA1[10]
			// wire E[6].IMUX_LOGICIN[5]           GTP.TXDATA1[6]
			// wire E[6].IMUX_LOGICIN[8]           GTP.TXPMASETPHASE1
			// wire E[6].IMUX_LOGICIN[9]           GTP.TXDATA1[30]
			// wire E[6].IMUX_LOGICIN[12]          GTP.TXDATA1[2]
			// wire E[6].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL0EAST[0]
			// wire E[6].IMUX_LOGICIN[16]          GTP.TXDETECTRX1
			// wire E[6].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL1[2]
			// wire E[6].IMUX_LOGICIN[20]          GTP.TXDATA1[14]
			// wire E[6].IMUX_LOGICIN[23]          GTP.INTDATAWIDTH1
			// wire E[6].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL1[2]
			// wire E[6].IMUX_LOGICIN[26]          GTP.REFSELDYPLL1[1]
			// wire E[6].IMUX_LOGICIN[28]          GTP.TXENPRBSTST1[2]
			// wire E[6].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B1[2]
			// wire E[6].IMUX_LOGICIN[32]          GTP.TXBUFDIFFCTRL1[2]
			// wire E[6].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE1[2]
			// wire E[6].IMUX_LOGICIN[42]          GTP.TXPREEMPHASIS1[2]
			// wire E[6].IMUX_LOGICIN[44]          GTP.TXENC8B10BUSE1
			// wire E[6].IMUX_LOGICIN[47]          GTP.CLKTESTSIG10
			// wire E[6].IMUX_LOGICIN[52]          GTP.TXCHARISK1[2]
			// wire E[6].IMUX_LOGICIN[59]          GTP.TXENPMAPHASEALIGN1
			// wire E[6].OUT_BEL[1]                GTP.TXRUNDISP1[2]
			// wire E[6].OUT_BEL[3]                GTP.TXBUFSTATUS1[0]
			// wire E[6].OUT_BEL[5]                GTP.TXKERR1[2]
			// wire E[6].OUT_BEL[11]               GTP.TSTOUT1[1]
			// wire E[6].OUT_BEL[18]               GTP.TSTOUT1[2]
			// wire E[7].IMUX_CLK[0]               GTP.TXUSRCLK1
			// wire E[7].IMUX_CLK[1]               GTP.TXUSRCLK21
			// wire E[7].IMUX_LOGICIN[1]           GTP.TXDATA1[19]
			// wire E[7].IMUX_LOGICIN[2]           GTP.TXDATA1[27]
			// wire E[7].IMUX_LOGICIN[3]           GTP.TXDATA1[23]
			// wire E[7].IMUX_LOGICIN[4]           GTP.TXDATA1[11]
			// wire E[7].IMUX_LOGICIN[5]           GTP.TXDATA1[7]
			// wire E[7].IMUX_LOGICIN[9]           GTP.TXDATA1[31]
			// wire E[7].IMUX_LOGICIN[12]          GTP.TXDATA1[3]
			// wire E[7].IMUX_LOGICIN[15]          GTP.GTPCLKFBSEL0EAST[1]
			// wire E[7].IMUX_LOGICIN[19]          GTP.TXDIFFCTRL1[3]
			// wire E[7].IMUX_LOGICIN[20]          GTP.TXDATA1[15]
			// wire E[7].IMUX_LOGICIN[25]          GTP.TXCHARDISPVAL1[3]
			// wire E[7].IMUX_LOGICIN[26]          GTP.REFSELDYPLL1[2]
			// wire E[7].IMUX_LOGICIN[28]          GTP.TXPRBSFORCEERR1
			// wire E[7].IMUX_LOGICIN[29]          GTP.TXBYPASS8B10B1[3]
			// wire E[7].IMUX_LOGICIN[30]          GTP.USRCODEERR1
			// wire E[7].IMUX_LOGICIN[34]          GTP.TSTIN1[11]
			// wire E[7].IMUX_LOGICIN[41]          GTP.TXCHARDISPMODE1[3]
			// wire E[7].IMUX_LOGICIN[45]          GTP.TXPDOWNASYNCH1
			// wire E[7].IMUX_LOGICIN[47]          GTP.CLKTESTSIG11
			// wire E[7].IMUX_LOGICIN[52]          GTP.TXCHARISK1[3]
			// wire E[7].IMUX_LOGICIN[62]          GTP.TSTIN1[10]
			// wire E[7].OUT_BEL[1]                GTP.TXRUNDISP1[3]
			// wire E[7].OUT_BEL[3]                GTP.TXBUFSTATUS1[1]
			// wire E[7].OUT_BEL[5]                GTP.TXKERR1[3]
			// wire E[7].OUT_BEL[11]               GTP.TSTOUT1[3]
			// wire E[7].OUT_BEL[18]               GTP.TSTOUT1[4]
			// wire E[7].OUT_BEL[21]               GTP.TXOUTCLK1
		}

		tile_class PCILOGICSE {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel PCILOGICSE {
				input I1 = IMUX_LOGICIN[24];
				input I2 = IMUX_LOGICIN[7];
				input I3 = IMUX_LOGICIN[5];
				attribute ENABLE @MAIN[22][5];
				attribute PCI_CE_DELAY @[MAIN[22][4], MAIN[22][3], MAIN[22][2], MAIN[22][1], MAIN[22][0]] {
					TAP2 = 0b11110,
					TAP3 = 0b11101,
					TAP4 = 0b11100,
					TAP5 = 0b11011,
					TAP6 = 0b11010,
					TAP7 = 0b11001,
					TAP8 = 0b11000,
					TAP9 = 0b10111,
					TAP10 = 0b10110,
					TAP11 = 0b10101,
					TAP12 = 0b10100,
					TAP13 = 0b10011,
					TAP14 = 0b10010,
					TAP15 = 0b10001,
					TAP16 = 0b10000,
					TAP17 = 0b01111,
					TAP18 = 0b01110,
					TAP19 = 0b01101,
					TAP20 = 0b01100,
					TAP21 = 0b01011,
					TAP22 = 0b01010,
					TAP23 = 0b01001,
					TAP24 = 0b01000,
					TAP25 = 0b00111,
					TAP26 = 0b00110,
					TAP27 = 0b00101,
					TAP28 = 0b00100,
					TAP29 = 0b00011,
					TAP30 = 0b00010,
					TAP31 = 0b00001,
				}
			}

			// wire IMUX_LOGICIN[5]                PCILOGICSE.I3
			// wire IMUX_LOGICIN[7]                PCILOGICSE.I2
			// wire IMUX_LOGICIN[24]               PCILOGICSE.I1
		}

		tile_class CNR_SW {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel OCT_CAL[2] {
				input S[0] = IMUX_LOGICIN[29];
				input S[1] = IMUX_LOGICIN[32];
				attribute VREF_VALUE @[MAIN[23][28], MAIN[23][27]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[23][63]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel OCT_CAL[3] {
				input S[0] = IMUX_LOGICIN[15];
				input S[1] = IMUX_LOGICIN[7];
				attribute VREF_VALUE @[MAIN[23][25], MAIN[23][24]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[23][62]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel MISR_CNR_H {
				attribute ENABLE @MAIN[23][22];
				attribute RESET @MAIN[23][23];
			}

			bel MISR_CNR_V {
				attribute ENABLE @MAIN[23][20];
				attribute RESET @MAIN[23][21];
			}

			bel BANK[2] {
				attribute LVDSBIAS @[
					[MAIN[23][40], MAIN[23][39], MAIN[23][38], MAIN[23][37], MAIN[23][36], MAIN[23][35], MAIN[23][34], MAIN[23][33], MAIN[23][32], MAIN[23][31], MAIN[23][30], MAIN[23][29]],
					[MAIN[23][52], MAIN[23][51], MAIN[23][50], MAIN[23][49], MAIN[23][48], MAIN[23][47], MAIN[23][46], MAIN[23][45], MAIN[23][44], MAIN[23][43], MAIN[23][42], MAIN[23][41]],
				];
			}

			bel BANK[3] {
			}

			bel MISC_SW {
				attribute PROG_PULL @[MAIN[23][56]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute MISO2_PULL @[MAIN[23][59], MAIN[23][58]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute LEAKER_GAIN_OPTIONS @[MAIN[23][4], MAIN[23][5], MAIN[23][6], MAIN[23][7]];
				attribute LEAKER_SLOPE_OPTIONS @[MAIN[23][0], MAIN[23][1], MAIN[23][2], MAIN[23][3]];
				attribute VBG_SLOPE_OPTIONS @[MAIN[23][12], MAIN[23][13], MAIN[23][14], MAIN[23][15]];
				attribute VGG_SLOPE_OPTIONS @[MAIN[23][8], MAIN[23][9], MAIN[23][10], MAIN[23][11]];
				attribute VGG_TEST_OPTIONS @[MAIN[23][16], MAIN[23][17], MAIN[23][18]];
				attribute VGG_COMP_OPTION @[MAIN[23][19]];
			}

			// wire IMUX_LOGICIN[7]                OCT_CAL[3].S[1]
			// wire IMUX_LOGICIN[15]               OCT_CAL[3].S[0]
			// wire IMUX_LOGICIN[29]               OCT_CAL[2].S[0]
			// wire IMUX_LOGICIN[32]               OCT_CAL[2].S[1]
		}

		tile_class CNR_NW {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 64);

			bel OCT_CAL[0] {
				input S[0] = IMUX_LOGICIN[29];
				input S[1] = IMUX_LOGICIN[32];
				attribute VREF_VALUE @[MAIN[22][42], MAIN[22][43]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[22][38]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel OCT_CAL[4] {
				input S[0] = IMUX_LOGICIN[15];
				input S[1] = IMUX_LOGICIN[7];
				attribute VREF_VALUE @[MAIN[22][45], MAIN[22][46]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[22][39]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel PMV {
				input SELECTB[0] = IMUX_LOGICIN[54];
				input SELECTB[1] = IMUX_LOGICIN[48];
				input SELECTB[2] = IMUX_LOGICIN[23];
				input SELECTB[3] = IMUX_LOGICIN[57];
				input SELECTB[4] = IMUX_LOGICIN[44];
				input SELECTB[5] = IMUX_LOGICIN[4];
				input ENABLEB = IMUX_LOGICIN[20];
				output OUT = OUT_BEL[0];
				output OUT_DIV2 = OUT_BEL[1];
				output OUT_DIV4 = OUT_BEL[2];
				attribute PSLEW @[MAIN[22][51], MAIN[22][52], MAIN[22][53], MAIN[22][54]];
				attribute NSLEW @[MAIN[22][55], MAIN[22][56], MAIN[22][57], MAIN[22][58]];
			}

			bel DNA_PORT {
				input CLK = IMUX_CLK[0];
				input READ = IMUX_LOGICIN[31];
				input SHIFT = IMUX_LOGICIN[8];
				input TEST = IMUX_LOGICIN[14];
				input DIN = IMUX_LOGICIN[39];
				output DOUT = OUT_BEL[23];
				attribute ENABLE @MAIN[22][3];
				attribute OPTIONS @[MAIN[22][0], MAIN[22][2], MAIN[22][1]] {
					READ = 0b000,
					PROGRAM = 0b011,
					ANALOG_READ = 0b111,
				}
			}

			bel MISR_CNR_H {
				attribute ENABLE @MAIN[22][49];
				attribute RESET @MAIN[22][50];
			}

			bel MISR_CNR_V {
				attribute ENABLE @MAIN[22][47];
				attribute RESET @MAIN[22][48];
			}

			bel BANK[0] {
				attribute LVDSBIAS @[
					[MAIN[22][11], MAIN[22][12], MAIN[22][13], MAIN[22][14], MAIN[22][15], MAIN[22][16], MAIN[22][17], MAIN[22][18], MAIN[22][19], MAIN[22][20], MAIN[22][21], MAIN[22][9]],
					[MAIN[22][28], MAIN[22][29], MAIN[22][30], MAIN[22][31], MAIN[22][32], MAIN[22][22], MAIN[22][23], MAIN[22][24], MAIN[22][25], MAIN[22][26], MAIN[22][27], MAIN[22][10]],
				];
			}

			bel BANK[4] {
			}

			bel MISC_NW {
				attribute M2_PULL @[MAIN[22][5], MAIN[22][6]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute SELECTHS_PULL @[MAIN[22][8], MAIN[22][7]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute VREF_LV @[MAIN[22][35], MAIN[22][34]];
			}

			// wire IMUX_CLK[0]                    DNA_PORT.CLK
			// wire IMUX_LOGICIN[4]                PMV.SELECTB[5]
			// wire IMUX_LOGICIN[7]                OCT_CAL[4].S[1]
			// wire IMUX_LOGICIN[8]                DNA_PORT.SHIFT
			// wire IMUX_LOGICIN[14]               DNA_PORT.TEST
			// wire IMUX_LOGICIN[15]               OCT_CAL[4].S[0]
			// wire IMUX_LOGICIN[20]               PMV.ENABLEB
			// wire IMUX_LOGICIN[23]               PMV.SELECTB[2]
			// wire IMUX_LOGICIN[29]               OCT_CAL[0].S[0]
			// wire IMUX_LOGICIN[31]               DNA_PORT.READ
			// wire IMUX_LOGICIN[32]               OCT_CAL[0].S[1]
			// wire IMUX_LOGICIN[39]               DNA_PORT.DIN
			// wire IMUX_LOGICIN[44]               PMV.SELECTB[4]
			// wire IMUX_LOGICIN[48]               PMV.SELECTB[1]
			// wire IMUX_LOGICIN[54]               PMV.SELECTB[0]
			// wire IMUX_LOGICIN[57]               PMV.SELECTB[3]
			// wire OUT_BEL[0]                     PMV.OUT
			// wire OUT_BEL[1]                     PMV.OUT_DIV2
			// wire OUT_BEL[2]                     PMV.OUT_DIV4
			// wire OUT_BEL[23]                    DNA_PORT.DOUT
		}

		tile_class CNR_SE {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Vertical (30, rev 64);
			bitrect MAIN[1]: Vertical (30, rev 64);

			bel OCT_CAL[1] {
				input S[0] = CELL[0].IMUX_LOGICIN[29];
				input S[1] = CELL[0].IMUX_LOGICIN[32];
				attribute VREF_VALUE @[MAIN[0][22][53], MAIN[0][22][52]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[0][22][54]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel ICAP {
				input CLK = CELL[0].IMUX_CLK[1];
				input CE = CELL[0].IMUX_LOGICIN[7];
				input WRITE = CELL[0].IMUX_LOGICIN[42];
				input I[0] = CELL[0].IMUX_LOGICIN[16];
				input I[1] = CELL[0].IMUX_LOGICIN[5];
				input I[2] = CELL[0].IMUX_LOGICIN[12];
				input I[3] = CELL[0].IMUX_LOGICIN[47];
				input I[4] = CELL[0].IMUX_LOGICIN[20];
				input I[5] = CELL[0].IMUX_LOGICIN[45];
				input I[6] = CELL[0].IMUX_LOGICIN[36];
				input I[7] = CELL[0].IMUX_LOGICIN[17];
				input I[8] = CELL[0].IMUX_LOGICIN[25];
				input I[9] = CELL[0].IMUX_LOGICIN[34];
				input I[10] = CELL[0].IMUX_LOGICIN[54];
				input I[11] = CELL[0].IMUX_LOGICIN[48];
				input I[12] = CELL[0].IMUX_LOGICIN[23];
				input I[13] = CELL[0].IMUX_LOGICIN[57];
				input I[14] = CELL[0].IMUX_LOGICIN[44];
				input I[15] = CELL[0].IMUX_LOGICIN[4];
				output BUSY = CELL[0].OUT_BEL[3];
				output O[0] = CELL[0].OUT_BEL[4];
				output O[1] = CELL[0].OUT_BEL[5];
				output O[2] = CELL[0].OUT_BEL[6];
				output O[3] = CELL[0].OUT_BEL[7];
				output O[4] = CELL[0].OUT_BEL[8];
				output O[5] = CELL[0].OUT_BEL[9];
				output O[6] = CELL[0].OUT_BEL[10];
				output O[7] = CELL[0].OUT_BEL[11];
				output O[8] = CELL[0].OUT_BEL[12];
				output O[9] = CELL[0].OUT_BEL[13];
				output O[10] = CELL[0].OUT_BEL[14];
				output O[11] = CELL[0].OUT_BEL[15];
				output O[12] = CELL[0].OUT_BEL[16];
				output O[13] = CELL[0].OUT_BEL[17];
				output O[14] = CELL[0].OUT_BEL[18];
				output O[15] = CELL[0].OUT_BEL[19];
				attribute ENABLE @MAIN[1][22][8];
			}

			bel SPI_ACCESS {
				input CLK = CELL[0].IMUX_CLK[0];
				input CSB = CELL[0].IMUX_LOGICIN[24];
				input MOSI = CELL[0].IMUX_SR[0];
				output MISO = CELL[0].OUT_BEL[1];
				attribute ENABLE @MAIN[1][22][7];
			}

			bel SUSPEND_SYNC {
				input CLK = CELL[1].IMUX_CLK[0];
				input SACK = CELL[1].IMUX_SR[0];
				output SREQ = CELL[1].OUT_BEL[0];
				attribute ENABLE @MAIN[1][22][2];
			}

			bel POST_CRC_INTERNAL {
				output CRCERROR = CELL[1].OUT_BEL[8];
			}

			bel STARTUP {
				input CLK = CELL[1].IMUX_CLK[1];
				input GSR = CELL[1].IMUX_SR[1];
				input GTS = CELL[1].IMUX_LOGICIN[24];
				input KEYCLEARB = CELL[1].IMUX_LOGICIN[1];
				output EOS = CELL[1].OUT_BEL[3];
				output CFGCLK = CELL[1].OUT_BEL[2];
				output CFGMCLK = CELL[1].OUT_BEL[1];
				attribute USER_GTS_GSR_ENABLE @MAIN[1][22][4];
				attribute GTS_SYNC @MAIN[1][22][6];
				attribute GSR_SYNC @MAIN[1][22][5];
				attribute CFGCLK_ENABLE @MAIN[1][22][0];
				attribute CFGMCLK_ENABLE @MAIN[1][22][1];
				attribute KEYCLEARB_ENABLE @MAIN[1][22][9];
			}

			bel SLAVE_SPI {
				input CMPMISO = CELL[1].IMUX_LOGICIN[15];
				output CMPACTIVEB = CELL[1].OUT_BEL[7];
				output CMPCLK = CELL[1].OUT_BEL[4];
				output CMPCSB = CELL[1].OUT_BEL[5];
				output CMPMOSI = CELL[1].OUT_BEL[6];
			}

			bel MISR_CNR_H {
				attribute ENABLE @MAIN[1][22][12];
				attribute RESET @MAIN[1][22][13];
			}

			bel MISR_CNR_V {
				attribute ENABLE @MAIN[1][22][10];
				attribute RESET @MAIN[1][22][11];
			}

			bel BANK[1] {
			}

			bel MISC_SE {
				attribute DONE_PULL @[MAIN[0][22][63]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute CMP_CS_PULL @[MAIN[0][22][60], MAIN[0][22][61]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute CCLK2_PULL @[MAIN[0][22][56], MAIN[0][22][57]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute MOSI2_PULL @[MAIN[0][22][58], MAIN[0][22][59]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute GLUTMASK_IOB @MAIN[0][22][51];
			}

			// wire CELL[0].IMUX_CLK[0]            SPI_ACCESS.CLK
			// wire CELL[0].IMUX_CLK[1]            ICAP.CLK
			// wire CELL[0].IMUX_SR[0]             SPI_ACCESS.MOSI
			// wire CELL[0].IMUX_LOGICIN[4]        ICAP.I[15]
			// wire CELL[0].IMUX_LOGICIN[5]        ICAP.I[1]
			// wire CELL[0].IMUX_LOGICIN[7]        ICAP.CE
			// wire CELL[0].IMUX_LOGICIN[12]       ICAP.I[2]
			// wire CELL[0].IMUX_LOGICIN[16]       ICAP.I[0]
			// wire CELL[0].IMUX_LOGICIN[17]       ICAP.I[7]
			// wire CELL[0].IMUX_LOGICIN[20]       ICAP.I[4]
			// wire CELL[0].IMUX_LOGICIN[23]       ICAP.I[12]
			// wire CELL[0].IMUX_LOGICIN[24]       SPI_ACCESS.CSB
			// wire CELL[0].IMUX_LOGICIN[25]       ICAP.I[8]
			// wire CELL[0].IMUX_LOGICIN[29]       OCT_CAL[1].S[0]
			// wire CELL[0].IMUX_LOGICIN[32]       OCT_CAL[1].S[1]
			// wire CELL[0].IMUX_LOGICIN[34]       ICAP.I[9]
			// wire CELL[0].IMUX_LOGICIN[36]       ICAP.I[6]
			// wire CELL[0].IMUX_LOGICIN[42]       ICAP.WRITE
			// wire CELL[0].IMUX_LOGICIN[44]       ICAP.I[14]
			// wire CELL[0].IMUX_LOGICIN[45]       ICAP.I[5]
			// wire CELL[0].IMUX_LOGICIN[47]       ICAP.I[3]
			// wire CELL[0].IMUX_LOGICIN[48]       ICAP.I[11]
			// wire CELL[0].IMUX_LOGICIN[54]       ICAP.I[10]
			// wire CELL[0].IMUX_LOGICIN[57]       ICAP.I[13]
			// wire CELL[0].OUT_BEL[1]             SPI_ACCESS.MISO
			// wire CELL[0].OUT_BEL[3]             ICAP.BUSY
			// wire CELL[0].OUT_BEL[4]             ICAP.O[0]
			// wire CELL[0].OUT_BEL[5]             ICAP.O[1]
			// wire CELL[0].OUT_BEL[6]             ICAP.O[2]
			// wire CELL[0].OUT_BEL[7]             ICAP.O[3]
			// wire CELL[0].OUT_BEL[8]             ICAP.O[4]
			// wire CELL[0].OUT_BEL[9]             ICAP.O[5]
			// wire CELL[0].OUT_BEL[10]            ICAP.O[6]
			// wire CELL[0].OUT_BEL[11]            ICAP.O[7]
			// wire CELL[0].OUT_BEL[12]            ICAP.O[8]
			// wire CELL[0].OUT_BEL[13]            ICAP.O[9]
			// wire CELL[0].OUT_BEL[14]            ICAP.O[10]
			// wire CELL[0].OUT_BEL[15]            ICAP.O[11]
			// wire CELL[0].OUT_BEL[16]            ICAP.O[12]
			// wire CELL[0].OUT_BEL[17]            ICAP.O[13]
			// wire CELL[0].OUT_BEL[18]            ICAP.O[14]
			// wire CELL[0].OUT_BEL[19]            ICAP.O[15]
			// wire CELL[1].IMUX_CLK[0]            SUSPEND_SYNC.CLK
			// wire CELL[1].IMUX_CLK[1]            STARTUP.CLK
			// wire CELL[1].IMUX_SR[0]             SUSPEND_SYNC.SACK
			// wire CELL[1].IMUX_SR[1]             STARTUP.GSR
			// wire CELL[1].IMUX_LOGICIN[1]        STARTUP.KEYCLEARB
			// wire CELL[1].IMUX_LOGICIN[15]       SLAVE_SPI.CMPMISO
			// wire CELL[1].IMUX_LOGICIN[24]       STARTUP.GTS
			// wire CELL[1].OUT_BEL[0]             SUSPEND_SYNC.SREQ
			// wire CELL[1].OUT_BEL[1]             STARTUP.CFGMCLK
			// wire CELL[1].OUT_BEL[2]             STARTUP.CFGCLK
			// wire CELL[1].OUT_BEL[3]             STARTUP.EOS
			// wire CELL[1].OUT_BEL[4]             SLAVE_SPI.CMPCLK
			// wire CELL[1].OUT_BEL[5]             SLAVE_SPI.CMPCSB
			// wire CELL[1].OUT_BEL[6]             SLAVE_SPI.CMPMOSI
			// wire CELL[1].OUT_BEL[7]             SLAVE_SPI.CMPACTIVEB
			// wire CELL[1].OUT_BEL[8]             POST_CRC_INTERNAL.CRCERROR
		}

		tile_class CNR_NE {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Vertical (30, rev 64);
			bitrect MAIN[1]: Vertical (30, rev 64);

			bel OCT_CAL[5] {
				input S[0] = CELL[0].IMUX_LOGICIN[29];
				input S[1] = CELL[0].IMUX_LOGICIN[32];
				attribute VREF_VALUE @[MAIN[1][22][52], MAIN[1][22][51]] {
					NONE = 0b00,
					_0P25 = 0b01,
					_0P5 = 0b11,
					_0P75 = 0b10,
				}
				attribute ACCESS_MODE @[MAIN[1][22][49]] {
					STATIC = 0b0,
					USER = 0b1,
				}
			}

			bel BSCAN[0] {
				input TDO = CELL[1].IMUX_LOGICIN[1];
				output TCK = CELL[1].OUT_BEL[5];
				output TMS = CELL[1].OUT_BEL[7];
				output TDI = CELL[1].OUT_BEL[6];
				output DRCK = CELL[1].OUT_BEL[1];
				output SEL = CELL[1].OUT_BEL[9];
				output RESET = CELL[1].OUT_BEL[2];
				output RUNTEST = CELL[1].OUT_BEL[3];
				output CAPTURE = CELL[1].OUT_BEL[0];
				output SHIFT = CELL[1].OUT_BEL[4];
				output UPDATE = CELL[1].OUT_BEL[8];
				attribute ENABLE @MAIN[1][22][32];
			}

			bel BSCAN[1] {
				input TDO = CELL[1].IMUX_LOGICIN[2];
				output TCK = CELL[1].OUT_BEL[15];
				output TMS = CELL[1].OUT_BEL[17];
				output TDI = CELL[1].OUT_BEL[16];
				output DRCK = CELL[1].OUT_BEL[11];
				output SEL = CELL[1].OUT_BEL[19];
				output RESET = CELL[1].OUT_BEL[12];
				output RUNTEST = CELL[1].OUT_BEL[13];
				output CAPTURE = CELL[1].OUT_BEL[10];
				output SHIFT = CELL[1].OUT_BEL[14];
				output UPDATE = CELL[1].OUT_BEL[18];
				attribute ENABLE @MAIN[1][22][33];
			}

			bel BSCAN[2] {
				input TDO = CELL[0].IMUX_LOGICIN[1];
				output TCK = CELL[0].OUT_BEL[5];
				output TMS = CELL[0].OUT_BEL[7];
				output TDI = CELL[0].OUT_BEL[6];
				output DRCK = CELL[0].OUT_BEL[1];
				output SEL = CELL[0].OUT_BEL[9];
				output RESET = CELL[0].OUT_BEL[2];
				output RUNTEST = CELL[0].OUT_BEL[3];
				output CAPTURE = CELL[0].OUT_BEL[0];
				output SHIFT = CELL[0].OUT_BEL[4];
				output UPDATE = CELL[0].OUT_BEL[8];
				attribute ENABLE @MAIN[1][22][34];
			}

			bel BSCAN[3] {
				input TDO = CELL[0].IMUX_LOGICIN[2];
				output TCK = CELL[0].OUT_BEL[15];
				output TMS = CELL[0].OUT_BEL[17];
				output TDI = CELL[0].OUT_BEL[16];
				output DRCK = CELL[0].OUT_BEL[11];
				output SEL = CELL[0].OUT_BEL[19];
				output RESET = CELL[0].OUT_BEL[12];
				output RUNTEST = CELL[0].OUT_BEL[13];
				output CAPTURE = CELL[0].OUT_BEL[10];
				output SHIFT = CELL[0].OUT_BEL[14];
				output UPDATE = CELL[0].OUT_BEL[18];
				attribute ENABLE @MAIN[1][22][35];
			}

			bel MISR_CNR_H {
				attribute ENABLE @MAIN[1][22][55];
				attribute RESET @MAIN[1][22][56];
			}

			bel MISR_CNR_V {
				attribute ENABLE @MAIN[1][22][53];
				attribute RESET @MAIN[1][22][54];
			}

			bel BANK[5] {
			}

			bel MISC_NE {
				attribute CSO2_PULL @[MAIN[1][22][42], MAIN[1][22][43]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TCK_PULL @[MAIN[1][22][38], MAIN[1][22][39]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TMS_PULL @[MAIN[1][22][44], MAIN[1][22][45]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TDI_PULL @[MAIN[1][22][40], MAIN[1][22][41]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute TDO_PULL @[MAIN[1][22][46], MAIN[1][22][47]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b11,
				}
				attribute JTAG_TEST @MAIN[1][22][36];
				attribute USERCODE @[!MAIN[1][22][31], !MAIN[1][22][30], !MAIN[1][22][29], !MAIN[1][22][28], !MAIN[1][22][27], !MAIN[1][22][26], !MAIN[1][22][25], !MAIN[1][22][24], !MAIN[1][22][23], !MAIN[1][22][22], !MAIN[1][22][21], !MAIN[1][22][20], !MAIN[1][22][19], !MAIN[1][22][18], !MAIN[1][22][17], !MAIN[1][22][16], !MAIN[1][22][15], !MAIN[1][22][14], !MAIN[1][22][13], !MAIN[1][22][12], !MAIN[1][22][11], !MAIN[1][22][10], !MAIN[1][22][9], !MAIN[1][22][8], !MAIN[1][22][7], !MAIN[1][22][6], !MAIN[1][22][5], !MAIN[1][22][4], !MAIN[1][22][3], !MAIN[1][22][2], !MAIN[1][22][1], !MAIN[1][22][0]];
			}

			// wire CELL[0].IMUX_LOGICIN[1]        BSCAN[2].TDO
			// wire CELL[0].IMUX_LOGICIN[2]        BSCAN[3].TDO
			// wire CELL[0].IMUX_LOGICIN[29]       OCT_CAL[5].S[0]
			// wire CELL[0].IMUX_LOGICIN[32]       OCT_CAL[5].S[1]
			// wire CELL[0].OUT_BEL[0]             BSCAN[2].CAPTURE
			// wire CELL[0].OUT_BEL[1]             BSCAN[2].DRCK
			// wire CELL[0].OUT_BEL[2]             BSCAN[2].RESET
			// wire CELL[0].OUT_BEL[3]             BSCAN[2].RUNTEST
			// wire CELL[0].OUT_BEL[4]             BSCAN[2].SHIFT
			// wire CELL[0].OUT_BEL[5]             BSCAN[2].TCK
			// wire CELL[0].OUT_BEL[6]             BSCAN[2].TDI
			// wire CELL[0].OUT_BEL[7]             BSCAN[2].TMS
			// wire CELL[0].OUT_BEL[8]             BSCAN[2].UPDATE
			// wire CELL[0].OUT_BEL[9]             BSCAN[2].SEL
			// wire CELL[0].OUT_BEL[10]            BSCAN[3].CAPTURE
			// wire CELL[0].OUT_BEL[11]            BSCAN[3].DRCK
			// wire CELL[0].OUT_BEL[12]            BSCAN[3].RESET
			// wire CELL[0].OUT_BEL[13]            BSCAN[3].RUNTEST
			// wire CELL[0].OUT_BEL[14]            BSCAN[3].SHIFT
			// wire CELL[0].OUT_BEL[15]            BSCAN[3].TCK
			// wire CELL[0].OUT_BEL[16]            BSCAN[3].TDI
			// wire CELL[0].OUT_BEL[17]            BSCAN[3].TMS
			// wire CELL[0].OUT_BEL[18]            BSCAN[3].UPDATE
			// wire CELL[0].OUT_BEL[19]            BSCAN[3].SEL
			// wire CELL[1].IMUX_LOGICIN[1]        BSCAN[0].TDO
			// wire CELL[1].IMUX_LOGICIN[2]        BSCAN[1].TDO
			// wire CELL[1].OUT_BEL[0]             BSCAN[0].CAPTURE
			// wire CELL[1].OUT_BEL[1]             BSCAN[0].DRCK
			// wire CELL[1].OUT_BEL[2]             BSCAN[0].RESET
			// wire CELL[1].OUT_BEL[3]             BSCAN[0].RUNTEST
			// wire CELL[1].OUT_BEL[4]             BSCAN[0].SHIFT
			// wire CELL[1].OUT_BEL[5]             BSCAN[0].TCK
			// wire CELL[1].OUT_BEL[6]             BSCAN[0].TDI
			// wire CELL[1].OUT_BEL[7]             BSCAN[0].TMS
			// wire CELL[1].OUT_BEL[8]             BSCAN[0].UPDATE
			// wire CELL[1].OUT_BEL[9]             BSCAN[0].SEL
			// wire CELL[1].OUT_BEL[10]            BSCAN[1].CAPTURE
			// wire CELL[1].OUT_BEL[11]            BSCAN[1].DRCK
			// wire CELL[1].OUT_BEL[12]            BSCAN[1].RESET
			// wire CELL[1].OUT_BEL[13]            BSCAN[1].RUNTEST
			// wire CELL[1].OUT_BEL[14]            BSCAN[1].SHIFT
			// wire CELL[1].OUT_BEL[15]            BSCAN[1].TCK
			// wire CELL[1].OUT_BEL[16]            BSCAN[1].TDI
			// wire CELL[1].OUT_BEL[17]            BSCAN[1].TMS
			// wire CELL[1].OUT_BEL[18]            BSCAN[1].UPDATE
			// wire CELL[1].OUT_BEL[19]            BSCAN[1].SEL
		}

		tile_class CLKC {
			cell S;
			cell N;
			cell EDGE_W;
			cell EDGE_E;
			cell EDGE_S;
			cell EDGE_N;
			bitrect MAIN: Vertical (31, rev 64);

			bel BUFGMUX[0] {
				input I0 = N.IMUX_BUFG[0];
				input I1 = N.IMUX_BUFG[1];
				input S = ^N.IMUX_LOGICIN[24] @!MAIN[28][0];
				output O = N.GCLK[0];
				attribute INIT_OUT @[MAIN[27][16]];
				attribute CLK_SEL_TYPE @[MAIN[26][0]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[1] {
				input I0 = N.IMUX_BUFG[1];
				input I1 = N.IMUX_BUFG[0];
				input S = ^N.IMUX_LOGICIN[15] @!MAIN[28][1];
				output O = N.GCLK[1];
				attribute INIT_OUT @[MAIN[27][17]];
				attribute CLK_SEL_TYPE @[MAIN[26][1]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[2] {
				input I0 = N.IMUX_BUFG[2];
				input I1 = N.IMUX_BUFG[4];
				input S = ^N.IMUX_LOGICIN[7] @!MAIN[28][2];
				output O = N.GCLK[2];
				attribute INIT_OUT @[MAIN[27][18]];
				attribute CLK_SEL_TYPE @[MAIN[26][2]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[3] {
				input I0 = N.IMUX_BUFG[4];
				input I1 = N.IMUX_BUFG[2];
				input S = ^N.IMUX_LOGICIN[42] @!MAIN[28][3];
				output O = N.GCLK[3];
				attribute INIT_OUT @[MAIN[27][19]];
				attribute CLK_SEL_TYPE @[MAIN[26][3]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[4] {
				input I0 = N.IMUX_BUFG[3];
				input I1 = N.IMUX_BUFG[5];
				input S = ^N.IMUX_LOGICIN[5] @!MAIN[28][4];
				output O = N.GCLK[4];
				attribute INIT_OUT @[MAIN[27][20]];
				attribute CLK_SEL_TYPE @[MAIN[26][4]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[5] {
				input I0 = N.IMUX_BUFG[5];
				input I1 = N.IMUX_BUFG[3];
				input S = ^N.IMUX_LOGICIN[12] @!MAIN[28][5];
				output O = N.GCLK[5];
				attribute INIT_OUT @[MAIN[27][21]];
				attribute CLK_SEL_TYPE @[MAIN[26][5]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[6] {
				input I0 = N.IMUX_BUFG[6];
				input I1 = N.IMUX_BUFG[7];
				input S = ^N.IMUX_LOGICIN[62] @!MAIN[28][6];
				output O = N.GCLK[6];
				attribute INIT_OUT @[MAIN[27][22]];
				attribute CLK_SEL_TYPE @[MAIN[26][6]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[7] {
				input I0 = N.IMUX_BUFG[7];
				input I1 = N.IMUX_BUFG[6];
				input S = ^N.IMUX_LOGICIN[16] @!MAIN[28][7];
				output O = N.GCLK[7];
				attribute INIT_OUT @[MAIN[27][23]];
				attribute CLK_SEL_TYPE @[MAIN[26][7]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[8] {
				input I0 = N.IMUX_BUFG[8];
				input I1 = N.IMUX_BUFG[9];
				input S = ^N.IMUX_LOGICIN[47] @!MAIN[28][8];
				output O = N.GCLK[8];
				attribute INIT_OUT @[MAIN[27][24]];
				attribute CLK_SEL_TYPE @[MAIN[26][8]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[9] {
				input I0 = N.IMUX_BUFG[9];
				input I1 = N.IMUX_BUFG[8];
				input S = ^N.IMUX_LOGICIN[20] @!MAIN[28][9];
				output O = N.GCLK[9];
				attribute INIT_OUT @[MAIN[27][25]];
				attribute CLK_SEL_TYPE @[MAIN[26][9]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[10] {
				input I0 = N.IMUX_BUFG[10];
				input I1 = N.IMUX_BUFG[12];
				input S = ^N.IMUX_LOGICIN[38] @!MAIN[28][10];
				output O = N.GCLK[10];
				attribute INIT_OUT @[MAIN[27][26]];
				attribute CLK_SEL_TYPE @[MAIN[26][10]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[11] {
				input I0 = N.IMUX_BUFG[12];
				input I1 = N.IMUX_BUFG[10];
				input S = ^N.IMUX_LOGICIN[23] @!MAIN[28][11];
				output O = N.GCLK[11];
				attribute INIT_OUT @[MAIN[27][27]];
				attribute CLK_SEL_TYPE @[MAIN[26][11]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[12] {
				input I0 = N.IMUX_BUFG[11];
				input I1 = N.IMUX_BUFG[13];
				input S = ^N.IMUX_LOGICIN[48] @!MAIN[28][12];
				output O = N.GCLK[12];
				attribute INIT_OUT @[MAIN[27][28]];
				attribute CLK_SEL_TYPE @[MAIN[26][12]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[13] {
				input I0 = N.IMUX_BUFG[13];
				input I1 = N.IMUX_BUFG[11];
				input S = ^N.IMUX_LOGICIN[57] @!MAIN[28][13];
				output O = N.GCLK[13];
				attribute INIT_OUT @[MAIN[27][29]];
				attribute CLK_SEL_TYPE @[MAIN[26][13]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[14] {
				input I0 = N.IMUX_BUFG[14];
				input I1 = N.IMUX_BUFG[15];
				input S = ^N.IMUX_LOGICIN[44] @!MAIN[28][14];
				output O = N.GCLK[14];
				attribute INIT_OUT @[MAIN[27][30]];
				attribute CLK_SEL_TYPE @[MAIN[26][14]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			bel BUFGMUX[15] {
				input I0 = N.IMUX_BUFG[15];
				input I1 = N.IMUX_BUFG[14];
				input S = ^N.IMUX_LOGICIN[4] @!MAIN[28][15];
				output O = N.GCLK[15];
				attribute INIT_OUT @[MAIN[27][31]];
				attribute CLK_SEL_TYPE @[MAIN[26][15]] {
					SYNC = 0b0,
					ASYNC = 0b1,
				}
			}

			switchbox CLKC_INT {
				mux N.IMUX_BUFG[0] @[MAIN[25][32], MAIN[25][48], MAIN[25][0], MAIN[25][16]] {
					S.CMT_CLKC_I[0] = 0b0001,
					N.CMT_CLKC_I[0] = 0b0010,
					EDGE_E.DIVCLK_CLKC[0] = 0b0100,
					EDGE_N.DIVCLK_CLKC[0] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[1] @[MAIN[25][33], MAIN[25][49], MAIN[25][1], MAIN[25][17]] {
					S.CMT_CLKC_I[1] = 0b0001,
					N.CMT_CLKC_I[1] = 0b0010,
					EDGE_E.DIVCLK_CLKC[1] = 0b0100,
					EDGE_N.DIVCLK_CLKC[1] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[2] @[MAIN[25][34], MAIN[25][50], MAIN[25][2], MAIN[25][18]] {
					S.CMT_CLKC_I[2] = 0b0001,
					N.CMT_CLKC_I[2] = 0b0010,
					EDGE_E.DIVCLK_CLKC[2] = 0b0100,
					EDGE_N.DIVCLK_CLKC[2] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[3] @[MAIN[25][35], MAIN[25][51], MAIN[25][3], MAIN[25][19]] {
					S.CMT_CLKC_I[3] = 0b0001,
					N.CMT_CLKC_I[3] = 0b0010,
					EDGE_E.DIVCLK_CLKC[3] = 0b0100,
					EDGE_N.DIVCLK_CLKC[3] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[4] @[MAIN[25][36], MAIN[25][52], MAIN[25][4], MAIN[25][20]] {
					S.CMT_CLKC_I[4] = 0b0001,
					N.CMT_CLKC_I[4] = 0b0010,
					EDGE_E.DIVCLK_CLKC[4] = 0b0100,
					EDGE_N.DIVCLK_CLKC[4] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[5] @[MAIN[25][37], MAIN[25][53], MAIN[25][5], MAIN[25][21]] {
					S.CMT_CLKC_I[5] = 0b0001,
					N.CMT_CLKC_I[5] = 0b0010,
					EDGE_E.DIVCLK_CLKC[5] = 0b0100,
					EDGE_N.DIVCLK_CLKC[5] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[6] @[MAIN[25][38], MAIN[25][54], MAIN[25][6], MAIN[25][22]] {
					S.CMT_CLKC_I[6] = 0b0001,
					N.CMT_CLKC_I[6] = 0b0010,
					EDGE_E.DIVCLK_CLKC[6] = 0b0100,
					EDGE_N.DIVCLK_CLKC[6] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[7] @[MAIN[25][39], MAIN[25][55], MAIN[25][7], MAIN[25][23]] {
					S.CMT_CLKC_I[7] = 0b0001,
					N.CMT_CLKC_I[7] = 0b0010,
					EDGE_E.DIVCLK_CLKC[7] = 0b0100,
					EDGE_N.DIVCLK_CLKC[7] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[8] @[MAIN[25][40], MAIN[25][56], MAIN[25][8], MAIN[25][24]] {
					S.CMT_CLKC_I[8] = 0b0001,
					N.CMT_CLKC_I[8] = 0b0010,
					EDGE_W.DIVCLK_CLKC[0] = 0b0100,
					EDGE_S.DIVCLK_CLKC[0] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[9] @[MAIN[25][41], MAIN[25][57], MAIN[25][9], MAIN[25][25]] {
					S.CMT_CLKC_I[9] = 0b0001,
					N.CMT_CLKC_I[9] = 0b0010,
					EDGE_W.DIVCLK_CLKC[1] = 0b0100,
					EDGE_S.DIVCLK_CLKC[1] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[10] @[MAIN[25][42], MAIN[25][58], MAIN[25][10], MAIN[25][26]] {
					S.CMT_CLKC_I[10] = 0b0001,
					N.CMT_CLKC_I[10] = 0b0010,
					EDGE_W.DIVCLK_CLKC[2] = 0b0100,
					EDGE_S.DIVCLK_CLKC[2] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[11] @[MAIN[25][43], MAIN[25][59], MAIN[25][11], MAIN[25][27]] {
					S.CMT_CLKC_I[11] = 0b0001,
					N.CMT_CLKC_I[11] = 0b0010,
					EDGE_W.DIVCLK_CLKC[3] = 0b0100,
					EDGE_S.DIVCLK_CLKC[3] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[12] @[MAIN[25][44], MAIN[25][60], MAIN[25][12], MAIN[25][28]] {
					S.CMT_CLKC_I[12] = 0b0001,
					N.CMT_CLKC_I[12] = 0b0010,
					EDGE_W.DIVCLK_CLKC[4] = 0b0100,
					EDGE_S.DIVCLK_CLKC[4] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[13] @[MAIN[25][45], MAIN[25][61], MAIN[25][13], MAIN[25][29]] {
					S.CMT_CLKC_I[13] = 0b0001,
					N.CMT_CLKC_I[13] = 0b0010,
					EDGE_W.DIVCLK_CLKC[5] = 0b0100,
					EDGE_S.DIVCLK_CLKC[5] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[14] @[MAIN[25][46], MAIN[25][62], MAIN[25][14], MAIN[25][30]] {
					S.CMT_CLKC_I[14] = 0b0001,
					N.CMT_CLKC_I[14] = 0b0010,
					EDGE_W.DIVCLK_CLKC[6] = 0b0100,
					EDGE_S.DIVCLK_CLKC[6] = 0b1000,
					off = 0b0000,
				}
				mux N.IMUX_BUFG[15] @[MAIN[25][47], MAIN[25][63], MAIN[25][15], MAIN[25][31]] {
					S.CMT_CLKC_I[15] = 0b0001,
					N.CMT_CLKC_I[15] = 0b0010,
					EDGE_W.DIVCLK_CLKC[7] = 0b0100,
					EDGE_S.DIVCLK_CLKC[7] = 0b1000,
					off = 0b0000,
				}
				mux N.CMT_BUFPLL_V_CLKOUT_S[4] @[MAIN[22][23], MAIN[22][22]] {
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b01,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b00,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b11,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b10,
				}
				mux N.CMT_BUFPLL_V_CLKOUT_S[5] @[MAIN[22][21], MAIN[22][20]] {
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b01,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b00,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b11,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b10,
				}
				mux N.CMT_BUFPLL_V_CLKOUT_N[4] @[MAIN[22][17], MAIN[22][16]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b00,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b01,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b10,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b11,
				}
				mux N.CMT_BUFPLL_V_CLKOUT_N[5] @[MAIN[22][19], MAIN[22][18]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b00,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b01,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b10,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b11,
				}
				mux N.CMT_BUFPLL_V_LOCKED_S[2] @[MAIN[22][32]] {
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b1,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b0,
				}
				mux N.CMT_BUFPLL_V_LOCKED_N[2] @[MAIN[22][33]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b1,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b0,
				}
				mux EDGE_W.CMT_BUFPLL_H_CLKOUT[0] @[MAIN[22][2], MAIN[22][1], MAIN[22][0]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b111,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b110,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b101,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b100,
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
				}
				mux EDGE_W.CMT_BUFPLL_H_CLKOUT[1] @[MAIN[22][5], MAIN[22][4], MAIN[22][3]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b111,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b110,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b101,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b100,
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
				}
				mux EDGE_W.CMT_BUFPLL_H_LOCKED[0] @[MAIN[22][27], MAIN[22][26]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b11,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b10,
				}
				mux EDGE_W.CMT_BUFPLL_H_LOCKED[1] @[MAIN[22][25], MAIN[22][24]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b11,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b10,
				}
				mux EDGE_E.CMT_BUFPLL_H_CLKOUT[0] @[MAIN[22][10], MAIN[22][9], MAIN[22][8]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b111,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b110,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b101,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b100,
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
				}
				mux EDGE_E.CMT_BUFPLL_H_CLKOUT[1] @[MAIN[22][13], MAIN[22][12], MAIN[22][11]] {
					N.CMT_BUFPLL_V_CLKOUT_S[0] = 0b111,
					N.CMT_BUFPLL_V_CLKOUT_S[1] = 0b110,
					N.CMT_BUFPLL_V_CLKOUT_S[2] = 0b101,
					N.CMT_BUFPLL_V_CLKOUT_S[3] = 0b100,
					N.CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					N.CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					N.CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					N.CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
				}
				mux EDGE_E.CMT_BUFPLL_H_LOCKED[0] @[MAIN[22][31], MAIN[22][30]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b11,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b10,
				}
				mux EDGE_E.CMT_BUFPLL_H_LOCKED[1] @[MAIN[22][29], MAIN[22][28]] {
					N.CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					N.CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					N.CMT_BUFPLL_V_LOCKED_N[0] = 0b11,
					N.CMT_BUFPLL_V_LOCKED_N[1] = 0b10,
				}
			}

			// wire N.IMUX_LOGICIN[4]              BUFGMUX[15].S
			// wire N.IMUX_LOGICIN[5]              BUFGMUX[4].S
			// wire N.IMUX_LOGICIN[7]              BUFGMUX[2].S
			// wire N.IMUX_LOGICIN[12]             BUFGMUX[5].S
			// wire N.IMUX_LOGICIN[15]             BUFGMUX[1].S
			// wire N.IMUX_LOGICIN[16]             BUFGMUX[7].S
			// wire N.IMUX_LOGICIN[20]             BUFGMUX[9].S
			// wire N.IMUX_LOGICIN[23]             BUFGMUX[11].S
			// wire N.IMUX_LOGICIN[24]             BUFGMUX[0].S
			// wire N.IMUX_LOGICIN[38]             BUFGMUX[10].S
			// wire N.IMUX_LOGICIN[42]             BUFGMUX[3].S
			// wire N.IMUX_LOGICIN[44]             BUFGMUX[14].S
			// wire N.IMUX_LOGICIN[47]             BUFGMUX[8].S
			// wire N.IMUX_LOGICIN[48]             BUFGMUX[12].S
			// wire N.IMUX_LOGICIN[57]             BUFGMUX[13].S
			// wire N.IMUX_LOGICIN[62]             BUFGMUX[6].S
			// wire N.IMUX_BUFG[0]                 BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire N.IMUX_BUFG[1]                 BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire N.IMUX_BUFG[2]                 BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire N.IMUX_BUFG[3]                 BUFGMUX[4].I0 BUFGMUX[5].I1
			// wire N.IMUX_BUFG[4]                 BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire N.IMUX_BUFG[5]                 BUFGMUX[4].I1 BUFGMUX[5].I0
			// wire N.IMUX_BUFG[6]                 BUFGMUX[6].I0 BUFGMUX[7].I1
			// wire N.IMUX_BUFG[7]                 BUFGMUX[6].I1 BUFGMUX[7].I0
			// wire N.IMUX_BUFG[8]                 BUFGMUX[8].I0 BUFGMUX[9].I1
			// wire N.IMUX_BUFG[9]                 BUFGMUX[8].I1 BUFGMUX[9].I0
			// wire N.IMUX_BUFG[10]                BUFGMUX[10].I0 BUFGMUX[11].I1
			// wire N.IMUX_BUFG[11]                BUFGMUX[12].I0 BUFGMUX[13].I1
			// wire N.IMUX_BUFG[12]                BUFGMUX[10].I1 BUFGMUX[11].I0
			// wire N.IMUX_BUFG[13]                BUFGMUX[12].I1 BUFGMUX[13].I0
			// wire N.IMUX_BUFG[14]                BUFGMUX[14].I0 BUFGMUX[15].I1
			// wire N.IMUX_BUFG[15]                BUFGMUX[14].I1 BUFGMUX[15].I0
			// wire N.GCLK[0]                      BUFGMUX[0].O
			// wire N.GCLK[1]                      BUFGMUX[1].O
			// wire N.GCLK[2]                      BUFGMUX[2].O
			// wire N.GCLK[3]                      BUFGMUX[3].O
			// wire N.GCLK[4]                      BUFGMUX[4].O
			// wire N.GCLK[5]                      BUFGMUX[5].O
			// wire N.GCLK[6]                      BUFGMUX[6].O
			// wire N.GCLK[7]                      BUFGMUX[7].O
			// wire N.GCLK[8]                      BUFGMUX[8].O
			// wire N.GCLK[9]                      BUFGMUX[9].O
			// wire N.GCLK[10]                     BUFGMUX[10].O
			// wire N.GCLK[11]                     BUFGMUX[11].O
			// wire N.GCLK[12]                     BUFGMUX[12].O
			// wire N.GCLK[13]                     BUFGMUX[13].O
			// wire N.GCLK[14]                     BUFGMUX[14].O
			// wire N.GCLK[15]                     BUFGMUX[15].O
		}
	}

	tile_slot IOB {
		bel_slot IOB[0]: IOB;
		bel_slot IOB[1]: IOB;

		tile_class IOB {
			cell CELL;
			bitrect MAIN: Vertical (1, 128);

			bel IOB[0] {
				output I = OUT_CLKPAD_I[0];
				attribute PDRIVE @[MAIN[0][5], MAIN[0][4], !MAIN[0][3], MAIN[0][2], !MAIN[0][1], !MAIN[0][0]];
				attribute PTERM @[MAIN[0][13], MAIN[0][12], MAIN[0][11], MAIN[0][10], MAIN[0][9], MAIN[0][8]];
				attribute NDRIVE @[MAIN[0][22], !MAIN[0][21], MAIN[0][20], MAIN[0][19], !MAIN[0][18], MAIN[0][17], MAIN[0][16]];
				attribute NTERM @[MAIN[0][30], MAIN[0][29], MAIN[0][28], MAIN[0][27], MAIN[0][26], MAIN[0][25], MAIN[0][24]];
				attribute TML @MAIN[0][15];
				attribute PSLEW @[MAIN[0][35], !MAIN[0][34], MAIN[0][33], MAIN[0][32]];
				attribute NSLEW @[MAIN[0][39], !MAIN[0][38], MAIN[0][37], MAIN[0][36]];
				attribute DIFF_TERM @MAIN[0][40];
				attribute PRE_EMPHASIS @MAIN[0][45];
				attribute OUTPUT_LOW_VOLTAGE @MAIN[0][46];
				attribute PCI_CLAMP @MAIN[0][47];
				attribute PULL @[MAIN[0][50], MAIN[0][49], MAIN[0][48]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute SUSPEND @[MAIN[0][55], MAIN[0][54], MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					_3STATE = 0b00000,
					DRIVE_LAST_VALUE = 0b00001,
					_3STATE_PULLDOWN = 0b00010,
					_3STATE_PULLUP = 0b00100,
					_3STATE_KEEPER = 0b01000,
					_3STATE_OCT_ON = 0b10000,
				}
				attribute IBUF_MODE @[MAIN[0][58], MAIN[0][57], MAIN[0][56]] {
					NONE = 0b000,
					LOOPBACK_T = 0b001,
					LOOPBACK_O = 0b010,
					CMOS_VCCINT = 0b011,
					CMOS_VCCO = 0b100,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCAUX = 0b111,
				}
				attribute VREF_HV @MAIN[0][59];
				attribute PCI_INPUT @MAIN[0][60];
				attribute I_INV @MAIN[0][61];
				attribute VREF @MAIN[0][62];
				attribute OUTPUT_ENABLE @MAIN[0][63];
			}

			bel IOB[1] {
				output I = OUT_CLKPAD_I[1];
				attribute PDRIVE @[MAIN[0][69], MAIN[0][68], !MAIN[0][67], MAIN[0][66], !MAIN[0][65], !MAIN[0][64]];
				attribute PTERM @[MAIN[0][77], MAIN[0][76], MAIN[0][75], MAIN[0][74], MAIN[0][73], MAIN[0][72]];
				attribute NDRIVE @[MAIN[0][86], !MAIN[0][85], MAIN[0][84], MAIN[0][83], !MAIN[0][82], MAIN[0][81], MAIN[0][80]];
				attribute NTERM @[MAIN[0][94], MAIN[0][93], MAIN[0][92], MAIN[0][91], MAIN[0][90], MAIN[0][89], MAIN[0][88]];
				attribute TML @MAIN[0][79];
				attribute PSLEW @[MAIN[0][99], !MAIN[0][98], MAIN[0][97], MAIN[0][96]];
				attribute NSLEW @[MAIN[0][103], !MAIN[0][102], MAIN[0][101], MAIN[0][100]];
				attribute DIFF_OUTPUT_ENABLE @MAIN[0][104];
				attribute LVDS_GROUP @[MAIN[0][105]];
				attribute DIFF_MODE @[MAIN[0][107], MAIN[0][106]] {
					NONE = 0b00,
					LVDS = 0b01,
					TMDS = 0b10,
				}
				attribute PRE_EMPHASIS @MAIN[0][109];
				attribute OUTPUT_LOW_VOLTAGE @MAIN[0][110];
				attribute PCI_CLAMP @MAIN[0][111];
				attribute PULL @[MAIN[0][114], MAIN[0][113], MAIN[0][112]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute SUSPEND @[MAIN[0][119], MAIN[0][118], MAIN[0][117], MAIN[0][116], MAIN[0][115]] {
					_3STATE = 0b00000,
					DRIVE_LAST_VALUE = 0b00001,
					_3STATE_PULLDOWN = 0b00010,
					_3STATE_PULLUP = 0b00100,
					_3STATE_KEEPER = 0b01000,
					_3STATE_OCT_ON = 0b10000,
				}
				attribute IBUF_MODE @[MAIN[0][122], MAIN[0][121], MAIN[0][120]] {
					NONE = 0b000,
					LOOPBACK_T = 0b001,
					LOOPBACK_O = 0b010,
					CMOS_VCCINT = 0b011,
					CMOS_VCCO = 0b100,
					VREF = 0b101,
					DIFF = 0b110,
					CMOS_VCCAUX = 0b111,
				}
				attribute VREF_HV @MAIN[0][123];
				attribute PCI_INPUT @MAIN[0][124];
				attribute I_INV @MAIN[0][125];
				attribute OUTPUT_ENABLE @MAIN[0][127];
			}

			// wire OUT_CLKPAD_I[0]                IOB[0].I
			// wire OUT_CLKPAD_I[1]                IOB[1].I
		}
	}

	tile_slot HCLK {
		bel_slot HCLK: routing;

		tile_class HCLK {
			cell S;
			cell N;
			bitrect MAIN: Vertical (22, rev 16);

			switchbox HCLK {
				progbuf S.HCLK[0] = N.HCLK_ROW[0] @MAIN[0][1];
				progbuf S.HCLK[1] = N.HCLK_ROW[1] @MAIN[1][1];
				progbuf S.HCLK[2] = N.HCLK_ROW[2] @MAIN[2][1];
				progbuf S.HCLK[3] = N.HCLK_ROW[3] @MAIN[3][1];
				progbuf S.HCLK[4] = N.HCLK_ROW[4] @MAIN[4][1];
				progbuf S.HCLK[5] = N.HCLK_ROW[5] @MAIN[5][1];
				progbuf S.HCLK[6] = N.HCLK_ROW[6] @MAIN[6][1];
				progbuf S.HCLK[7] = N.HCLK_ROW[7] @MAIN[7][1];
				progbuf S.HCLK[8] = N.HCLK_ROW[8] @MAIN[8][1];
				progbuf S.HCLK[9] = N.HCLK_ROW[9] @MAIN[9][1];
				progbuf S.HCLK[10] = N.HCLK_ROW[10] @MAIN[10][1];
				progbuf S.HCLK[11] = N.HCLK_ROW[11] @MAIN[11][1];
				progbuf S.HCLK[12] = N.HCLK_ROW[12] @MAIN[12][1];
				progbuf S.HCLK[13] = N.HCLK_ROW[13] @MAIN[13][1];
				progbuf S.HCLK[14] = N.HCLK_ROW[14] @MAIN[14][1];
				progbuf S.HCLK[15] = N.HCLK_ROW[15] @MAIN[15][1];
				progbuf N.HCLK[0] = N.HCLK_ROW[0] @MAIN[0][0];
				progbuf N.HCLK[1] = N.HCLK_ROW[1] @MAIN[1][0];
				progbuf N.HCLK[2] = N.HCLK_ROW[2] @MAIN[2][0];
				progbuf N.HCLK[3] = N.HCLK_ROW[3] @MAIN[3][0];
				progbuf N.HCLK[4] = N.HCLK_ROW[4] @MAIN[4][0];
				progbuf N.HCLK[5] = N.HCLK_ROW[5] @MAIN[5][0];
				progbuf N.HCLK[6] = N.HCLK_ROW[6] @MAIN[6][0];
				progbuf N.HCLK[7] = N.HCLK_ROW[7] @MAIN[7][0];
				progbuf N.HCLK[8] = N.HCLK_ROW[8] @MAIN[8][0];
				progbuf N.HCLK[9] = N.HCLK_ROW[9] @MAIN[9][0];
				progbuf N.HCLK[10] = N.HCLK_ROW[10] @MAIN[10][0];
				progbuf N.HCLK[11] = N.HCLK_ROW[11] @MAIN[11][0];
				progbuf N.HCLK[12] = N.HCLK_ROW[12] @MAIN[12][0];
				progbuf N.HCLK[13] = N.HCLK_ROW[13] @MAIN[13][0];
				progbuf N.HCLK[14] = N.HCLK_ROW[14] @MAIN[14][0];
				progbuf N.HCLK[15] = N.HCLK_ROW[15] @MAIN[15][0];
			}
		}
	}

	tile_slot HCLK_BEL {
		bel_slot GLUTMASK_HCLK: GLUTMASK_HCLK;

		tile_class HCLK_CLEXL {
			bitrect MAIN: Vertical (22, rev 16);

			bel GLUTMASK_HCLK {
				attribute FRAME21 @MAIN[16][0];
				attribute FRAME22 @MAIN[17][0];
				attribute FRAME23 @MAIN[18][0];
				attribute FRAME24 @MAIN[19][0];
				attribute FRAME26 @MAIN[16][1];
				attribute FRAME27 @MAIN[17][1];
				attribute FRAME28 @MAIN[18][1];
				attribute FRAME29 @MAIN[19][1];
			}
		}

		tile_class HCLK_CLEXM {
			bitrect MAIN: Vertical (22, rev 16);

			bel GLUTMASK_HCLK {
				attribute FRAME21 @MAIN[16][0];
				attribute FRAME22 @MAIN[17][0];
				attribute FRAME24 @MAIN[18][0];
				attribute FRAME25 @MAIN[19][0];
				attribute FRAME27 @MAIN[16][1];
				attribute FRAME28 @MAIN[17][1];
				attribute FRAME29 @MAIN[18][1];
				attribute FRAME30 @MAIN[19][1];
			}
		}

		tile_class HCLK_IOI {
			bitrect MAIN: Vertical (22, rev 16);

			bel GLUTMASK_HCLK {
				attribute FRAME21 @MAIN[16][1];
				attribute FRAME23 @MAIN[18][0];
				attribute FRAME24 @MAIN[19][0];
				attribute FRAME25 @MAIN[16][0];
				attribute FRAME27 @MAIN[17][1];
				attribute FRAME28 @MAIN[18][1];
				attribute FRAME29 @MAIN[19][1];
			}
		}

		tile_class HCLK_GTP {
			bitrect MAIN: Vertical (22, rev 16);

			bel GLUTMASK_HCLK {
				attribute FRAME22 @MAIN[17][0];
				attribute FRAME23 @MAIN[18][0];
				attribute FRAME24 @MAIN[19][0];
				attribute FRAME25 @MAIN[16][0];
			}
		}
	}

	tile_slot HCLK_ROW {
		bel_slot HCLK_ROW: routing;

		tile_class HCLK_ROW {
			cell W;
			cell E;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox HCLK_ROW {
				mux W.HCLK_ROW[0] @[MAIN[0][32], MAIN[0][48]] {
					W.GCLK[0] = 0b01,
					W.CMT_OUT[0] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[1] @[MAIN[1][33], MAIN[1][49]] {
					W.GCLK[1] = 0b01,
					W.CMT_OUT[1] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[2] @[MAIN[2][34], MAIN[2][50]] {
					W.GCLK[2] = 0b01,
					W.CMT_OUT[2] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[3] @[MAIN[0][35], MAIN[0][51]] {
					W.GCLK[3] = 0b01,
					W.CMT_OUT[3] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[4] @[MAIN[1][36], MAIN[1][52]] {
					W.GCLK[4] = 0b01,
					W.CMT_OUT[4] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[5] @[MAIN[2][37], MAIN[2][53]] {
					W.GCLK[5] = 0b01,
					W.CMT_OUT[5] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[6] @[MAIN[0][38], MAIN[0][54]] {
					W.GCLK[6] = 0b01,
					W.CMT_OUT[6] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[7] @[MAIN[1][39], MAIN[1][55]] {
					W.GCLK[7] = 0b01,
					W.CMT_OUT[7] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[8] @[MAIN[2][40], MAIN[2][56]] {
					W.GCLK[8] = 0b01,
					W.CMT_OUT[8] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[9] @[MAIN[0][41], MAIN[0][57]] {
					W.GCLK[9] = 0b01,
					W.CMT_OUT[9] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[10] @[MAIN[1][42], MAIN[1][58]] {
					W.GCLK[10] = 0b01,
					W.CMT_OUT[10] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[11] @[MAIN[2][43], MAIN[2][59]] {
					W.GCLK[11] = 0b01,
					W.CMT_OUT[11] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[12] @[MAIN[0][44], MAIN[0][60]] {
					W.GCLK[12] = 0b01,
					W.CMT_OUT[12] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[13] @[MAIN[1][45], MAIN[1][61]] {
					W.GCLK[13] = 0b01,
					W.CMT_OUT[13] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[14] @[MAIN[2][46], MAIN[2][62]] {
					W.GCLK[14] = 0b01,
					W.CMT_OUT[14] = 0b10,
					off = 0b00,
				}
				mux W.HCLK_ROW[15] @[MAIN[0][47], MAIN[0][63]] {
					W.GCLK[15] = 0b01,
					W.CMT_OUT[15] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[0] @[MAIN[0][0], MAIN[0][16]] {
					W.GCLK[0] = 0b01,
					W.CMT_OUT[0] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[1] @[MAIN[1][1], MAIN[1][17]] {
					W.GCLK[1] = 0b01,
					W.CMT_OUT[1] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[2] @[MAIN[2][2], MAIN[2][18]] {
					W.GCLK[2] = 0b01,
					W.CMT_OUT[2] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[3] @[MAIN[0][3], MAIN[0][19]] {
					W.GCLK[3] = 0b01,
					W.CMT_OUT[3] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[4] @[MAIN[1][4], MAIN[1][20]] {
					W.GCLK[4] = 0b01,
					W.CMT_OUT[4] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[5] @[MAIN[2][5], MAIN[2][21]] {
					W.GCLK[5] = 0b01,
					W.CMT_OUT[5] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[6] @[MAIN[0][6], MAIN[0][22]] {
					W.GCLK[6] = 0b01,
					W.CMT_OUT[6] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[7] @[MAIN[1][7], MAIN[1][23]] {
					W.GCLK[7] = 0b01,
					W.CMT_OUT[7] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[8] @[MAIN[2][8], MAIN[2][24]] {
					W.GCLK[8] = 0b01,
					W.CMT_OUT[8] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[9] @[MAIN[0][9], MAIN[0][25]] {
					W.GCLK[9] = 0b01,
					W.CMT_OUT[9] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[10] @[MAIN[1][10], MAIN[1][26]] {
					W.GCLK[10] = 0b01,
					W.CMT_OUT[10] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[11] @[MAIN[2][11], MAIN[2][27]] {
					W.GCLK[11] = 0b01,
					W.CMT_OUT[11] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[12] @[MAIN[0][12], MAIN[0][28]] {
					W.GCLK[12] = 0b01,
					W.CMT_OUT[12] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[13] @[MAIN[1][13], MAIN[1][29]] {
					W.GCLK[13] = 0b01,
					W.CMT_OUT[13] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[14] @[MAIN[2][14], MAIN[2][30]] {
					W.GCLK[14] = 0b01,
					W.CMT_OUT[14] = 0b10,
					off = 0b00,
				}
				mux E.HCLK_ROW[15] @[MAIN[0][15], MAIN[0][31]] {
					W.GCLK[15] = 0b01,
					W.CMT_OUT[15] = 0b10,
					off = 0b00,
				}
			}
		}
	}

	tile_slot CLK {
		bel_slot CLK_INT: routing;
		bel_slot BUFIO2[0]: BUFIO2;
		bel_slot BUFIO2[1]: BUFIO2;
		bel_slot BUFIO2[2]: BUFIO2;
		bel_slot BUFIO2[3]: BUFIO2;
		bel_slot BUFIO2[4]: BUFIO2;
		bel_slot BUFIO2[5]: BUFIO2;
		bel_slot BUFIO2[6]: BUFIO2;
		bel_slot BUFIO2[7]: BUFIO2;
		bel_slot BUFIO2FB[0]: BUFIO2FB;
		bel_slot BUFIO2FB[1]: BUFIO2FB;
		bel_slot BUFIO2FB[2]: BUFIO2FB;
		bel_slot BUFIO2FB[3]: BUFIO2FB;
		bel_slot BUFIO2FB[4]: BUFIO2FB;
		bel_slot BUFIO2FB[5]: BUFIO2FB;
		bel_slot BUFIO2FB[6]: BUFIO2FB;
		bel_slot BUFIO2FB[7]: BUFIO2FB;
		bel_slot BUFPLL: BUFPLL;
		bel_slot MISR_CLK: MISR;

		tile_class CLK_W {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			bitrect MAIN: Vertical (1, 384);

			switchbox CLK_INT {
				mux CELL[1].IMUX_BUFIO2_I[0] @[MAIN[0][290], MAIN[0][289], MAIN[0][288]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[1].GTPCLK[0] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b101,
					CELL[4].OUT_CLKPAD_I[1] = 0b100,
					CELL[4].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[1] @[MAIN[0][338], MAIN[0][337], MAIN[0][336]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[1].GTPCLK[1] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b100,
					CELL[4].OUT_CLKPAD_I[1] = 0b101,
					CELL[4].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[2] @[MAIN[0][194], MAIN[0][193], MAIN[0][192]] {
					CELL[1].GTPCLK[2] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b101,
					CELL[5].OUT_CLKPAD_I[1] = 0b100,
					CELL[5].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[3] @[MAIN[0][242], MAIN[0][241], MAIN[0][240]] {
					CELL[1].GTPCLK[3] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b100,
					CELL[5].OUT_CLKPAD_I[1] = 0b101,
					CELL[5].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[0] @[MAIN[0][293], MAIN[0][292], MAIN[0][291]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[4].OUT_CLKPAD_I[0] = 0b101,
					CELL[4].OUT_CLKPAD_I[1] = 0b100,
					CELL[4].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[1] @[MAIN[0][341], MAIN[0][340], MAIN[0][339]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[4].OUT_CLKPAD_I[0] = 0b100,
					CELL[4].OUT_CLKPAD_I[1] = 0b101,
					CELL[4].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[2] @[MAIN[0][197], MAIN[0][196], MAIN[0][195]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b101,
					CELL[5].OUT_CLKPAD_I[1] = 0b100,
					CELL[5].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[3] @[MAIN[0][245], MAIN[0][244], MAIN[0][243]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b100,
					CELL[5].OUT_CLKPAD_I[1] = 0b101,
					CELL[5].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2FB[0] @[MAIN[0][296], MAIN[0][295], MAIN[0][294]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[1] = 0b011,
					CELL[1].GTPFB[0] = 0b111,
				}
				mux CELL[1].IMUX_BUFIO2FB[1] @[MAIN[0][344], MAIN[0][343], MAIN[0][342]] {
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[0] = 0b011,
					CELL[1].GTPFB[1] = 0b111,
				}
				mux CELL[1].IMUX_BUFIO2FB[2] @[MAIN[0][200], MAIN[0][199], MAIN[0][198]] {
					CELL[1].GTPFB[2] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[3] @[MAIN[0][248], MAIN[0][247], MAIN[0][246]] {
					CELL[1].GTPFB[3] = 0b111,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[0] @[MAIN[0][98], MAIN[0][97], MAIN[0][96]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[0] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b001,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[4].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[1] @[MAIN[0][146], MAIN[0][145], MAIN[0][144]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[1] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_I[1] = 0b001,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[4].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[2] @[MAIN[0][2], MAIN[0][1], MAIN[0][0]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[2] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b001,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[5].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[3] @[MAIN[0][50], MAIN[0][49], MAIN[0][48]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[3] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_I[1] = 0b001,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[5].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[0] @[MAIN[0][101], MAIN[0][100], MAIN[0][99]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[4].OUT_CLKPAD_I[0] = 0b001,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[4].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[1] @[MAIN[0][149], MAIN[0][148], MAIN[0][147]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_I[1] = 0b001,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[4].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[2] @[MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[5].OUT_CLKPAD_I[0] = 0b001,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[5].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[3] @[MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_I[1] = 0b001,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[5].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[0] @[MAIN[0][104], MAIN[0][103], MAIN[0][102]] {
					CELL[2].GTPFB[0] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[4].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[4].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[1] @[MAIN[0][152], MAIN[0][151], MAIN[0][150]] {
					CELL[2].GTPFB[1] = 0b111,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[4].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[4].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[2] @[MAIN[0][8], MAIN[0][7], MAIN[0][6]] {
					CELL[2].GTPFB[2] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[5].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[5].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[3] @[MAIN[0][56], MAIN[0][55], MAIN[0][54]] {
					CELL[2].GTPFB[3] = 0b111,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[5].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[5].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].DIVCLK_CLKC[0] @[MAIN[0][323], MAIN[0][325]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[1] = 0b01,
					CELL[1].OUT_DIVCLK[0] = 0b11,
				}
				mux CELL[2].DIVCLK_CLKC[1] @[MAIN[0][371], MAIN[0][373]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[0] = 0b01,
					CELL[1].OUT_DIVCLK[1] = 0b11,
				}
				mux CELL[2].DIVCLK_CLKC[2] @[MAIN[0][227], MAIN[0][229]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[2] = 0b11,
					CELL[1].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[3] @[MAIN[0][275], MAIN[0][277]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[3] = 0b11,
					CELL[1].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[4] @[MAIN[0][131], MAIN[0][133]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[0] = 0b11,
					CELL[4].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[5] @[MAIN[0][179], MAIN[0][181]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[1] = 0b11,
					CELL[4].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[6] @[MAIN[0][35], MAIN[0][37]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[2] = 0b11,
					CELL[5].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[7] @[MAIN[0][83], MAIN[0][85]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[3] = 0b11,
					CELL[5].OUT_CLKPAD_I[0] = 0b01,
				}
			}

			bel BUFIO2[0] {
				input I = CELL[1].IMUX_BUFIO2_I[0];
				input IB = CELL[1].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[1].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_W[0];
				output IOCLK = CELL[1].IOCLK[0];
				output SERDESSTROBE = CELL[1].IOCE[0];
				attribute ENABLE @MAIN[0][307];
				attribute ENABLE_2CLK @MAIN[0][308];
				attribute CMT_ENABLE @MAIN[0][326];
				attribute IOCLK_ENABLE @MAIN[0][324];
				attribute DIVIDE @[MAIN[0][305], MAIN[0][304], MAIN[0][303]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][321];
				attribute R_EDGE @MAIN[0][306];
				attribute POS_EDGE @[MAIN[0][299], MAIN[0][298], MAIN[0][297]];
				attribute NEG_EDGE @[MAIN[0][301], MAIN[0][300]];
			}

			bel BUFIO2[1] {
				input I = CELL[1].IMUX_BUFIO2_I[1];
				input IB = CELL[1].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[1].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_W[1];
				output IOCLK = CELL[1].IOCLK[1];
				output SERDESSTROBE = CELL[1].IOCE[1];
				attribute ENABLE @MAIN[0][355];
				attribute ENABLE_2CLK @MAIN[0][356];
				attribute CMT_ENABLE @MAIN[0][374];
				attribute IOCLK_ENABLE @MAIN[0][372];
				attribute DIVIDE @[MAIN[0][353], MAIN[0][352], MAIN[0][351]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][369];
				attribute R_EDGE @MAIN[0][354];
				attribute POS_EDGE @[MAIN[0][347], MAIN[0][346], MAIN[0][345]];
				attribute NEG_EDGE @[MAIN[0][349], MAIN[0][348]];
			}

			bel BUFIO2[2] {
				input I = CELL[1].IMUX_BUFIO2_I[2];
				input IB = CELL[1].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[1].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_W[2];
				output IOCLK = CELL[1].IOCLK[2];
				output SERDESSTROBE = CELL[1].IOCE[2];
				attribute ENABLE @MAIN[0][211];
				attribute ENABLE_2CLK @MAIN[0][212];
				attribute CMT_ENABLE @MAIN[0][230];
				attribute IOCLK_ENABLE @MAIN[0][228];
				attribute DIVIDE @[MAIN[0][209], MAIN[0][208], MAIN[0][207]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][225];
				attribute R_EDGE @MAIN[0][210];
				attribute POS_EDGE @[MAIN[0][203], MAIN[0][202], MAIN[0][201]];
				attribute NEG_EDGE @[MAIN[0][205], MAIN[0][204]];
			}

			bel BUFIO2[3] {
				input I = CELL[1].IMUX_BUFIO2_I[3];
				input IB = CELL[1].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[1].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_W[3];
				output IOCLK = CELL[1].IOCLK[3];
				output SERDESSTROBE = CELL[1].IOCE[3];
				attribute ENABLE @MAIN[0][259];
				attribute ENABLE_2CLK @MAIN[0][260];
				attribute CMT_ENABLE @MAIN[0][278];
				attribute IOCLK_ENABLE @MAIN[0][276];
				attribute DIVIDE @[MAIN[0][257], MAIN[0][256], MAIN[0][255]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][273];
				attribute R_EDGE @MAIN[0][258];
				attribute POS_EDGE @[MAIN[0][251], MAIN[0][250], MAIN[0][249]];
				attribute NEG_EDGE @[MAIN[0][253], MAIN[0][252]];
			}

			bel BUFIO2[4] {
				input I = CELL[2].IMUX_BUFIO2_I[0];
				input IB = CELL[2].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[2].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_W[0];
				output IOCLK = CELL[2].IOCLK[0];
				output SERDESSTROBE = CELL[2].IOCE[0];
				attribute ENABLE @MAIN[0][115];
				attribute ENABLE_2CLK @MAIN[0][116];
				attribute CMT_ENABLE @MAIN[0][134];
				attribute IOCLK_ENABLE @MAIN[0][132];
				attribute DIVIDE @[MAIN[0][113], MAIN[0][112], MAIN[0][111]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][129];
				attribute R_EDGE @MAIN[0][114];
				attribute POS_EDGE @[MAIN[0][107], MAIN[0][106], MAIN[0][105]];
				attribute NEG_EDGE @[MAIN[0][109], MAIN[0][108]];
			}

			bel BUFIO2[5] {
				input I = CELL[2].IMUX_BUFIO2_I[1];
				input IB = CELL[2].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[2].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_W[1];
				output IOCLK = CELL[2].IOCLK[1];
				output SERDESSTROBE = CELL[2].IOCE[1];
				attribute ENABLE @MAIN[0][163];
				attribute ENABLE_2CLK @MAIN[0][164];
				attribute CMT_ENABLE @MAIN[0][182];
				attribute IOCLK_ENABLE @MAIN[0][180];
				attribute DIVIDE @[MAIN[0][161], MAIN[0][160], MAIN[0][159]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][177];
				attribute R_EDGE @MAIN[0][162];
				attribute POS_EDGE @[MAIN[0][155], MAIN[0][154], MAIN[0][153]];
				attribute NEG_EDGE @[MAIN[0][157], MAIN[0][156]];
			}

			bel BUFIO2[6] {
				input I = CELL[2].IMUX_BUFIO2_I[2];
				input IB = CELL[2].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[2].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_W[2];
				output IOCLK = CELL[2].IOCLK[2];
				output SERDESSTROBE = CELL[2].IOCE[2];
				attribute ENABLE @MAIN[0][19];
				attribute ENABLE_2CLK @MAIN[0][20];
				attribute CMT_ENABLE @MAIN[0][38];
				attribute IOCLK_ENABLE @MAIN[0][36];
				attribute DIVIDE @[MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][33];
				attribute R_EDGE @MAIN[0][18];
				attribute POS_EDGE @[MAIN[0][11], MAIN[0][10], MAIN[0][9]];
				attribute NEG_EDGE @[MAIN[0][13], MAIN[0][12]];
			}

			bel BUFIO2[7] {
				input I = CELL[2].IMUX_BUFIO2_I[3];
				input IB = CELL[2].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[2].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_W[3];
				output IOCLK = CELL[2].IOCLK[3];
				output SERDESSTROBE = CELL[2].IOCE[3];
				attribute ENABLE @MAIN[0][67];
				attribute ENABLE_2CLK @MAIN[0][68];
				attribute CMT_ENABLE @MAIN[0][86];
				attribute IOCLK_ENABLE @MAIN[0][84];
				attribute DIVIDE @[MAIN[0][65], MAIN[0][64], MAIN[0][63]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][81];
				attribute R_EDGE @MAIN[0][66];
				attribute POS_EDGE @[MAIN[0][59], MAIN[0][58], MAIN[0][57]];
				attribute NEG_EDGE @[MAIN[0][61], MAIN[0][60]];
			}

			bel BUFIO2FB[0] {
				input I = CELL[1].IMUX_BUFIO2FB[0];
				output O = CELL[1].IOFBCLK_CMT_W[0];
				attribute ENABLE @MAIN[0][319];
				attribute DIVIDE_BYPASS @[!MAIN[0][322], !MAIN[0][317], !MAIN[0][316], !MAIN[0][315]];
			}

			bel BUFIO2FB[1] {
				input I = CELL[1].IMUX_BUFIO2FB[1];
				output O = CELL[1].IOFBCLK_CMT_W[1];
				attribute ENABLE @MAIN[0][367];
				attribute DIVIDE_BYPASS @[!MAIN[0][370], !MAIN[0][365], !MAIN[0][364], !MAIN[0][363]];
			}

			bel BUFIO2FB[2] {
				input I = CELL[1].IMUX_BUFIO2FB[2];
				output O = CELL[1].IOFBCLK_CMT_W[2];
				attribute ENABLE @MAIN[0][223];
				attribute DIVIDE_BYPASS @[!MAIN[0][226], !MAIN[0][221], !MAIN[0][220], !MAIN[0][219]];
			}

			bel BUFIO2FB[3] {
				input I = CELL[1].IMUX_BUFIO2FB[3];
				output O = CELL[1].IOFBCLK_CMT_W[3];
				attribute ENABLE @MAIN[0][271];
				attribute DIVIDE_BYPASS @[!MAIN[0][274], !MAIN[0][269], !MAIN[0][268], !MAIN[0][267]];
			}

			bel BUFIO2FB[4] {
				input I = CELL[2].IMUX_BUFIO2FB[0];
				output O = CELL[2].IOFBCLK_CMT_W[0];
				attribute ENABLE @MAIN[0][127];
				attribute DIVIDE_BYPASS @[!MAIN[0][130], !MAIN[0][125], !MAIN[0][124], !MAIN[0][123]];
			}

			bel BUFIO2FB[5] {
				input I = CELL[2].IMUX_BUFIO2FB[1];
				output O = CELL[2].IOFBCLK_CMT_W[1];
				attribute ENABLE @MAIN[0][175];
				attribute DIVIDE_BYPASS @[!MAIN[0][178], !MAIN[0][173], !MAIN[0][172], !MAIN[0][171]];
			}

			bel BUFIO2FB[6] {
				input I = CELL[2].IMUX_BUFIO2FB[2];
				output O = CELL[2].IOFBCLK_CMT_W[2];
				attribute ENABLE @MAIN[0][31];
				attribute DIVIDE_BYPASS @[!MAIN[0][34], !MAIN[0][29], !MAIN[0][28], !MAIN[0][27]];
			}

			bel BUFIO2FB[7] {
				input I = CELL[2].IMUX_BUFIO2FB[3];
				output O = CELL[2].IOFBCLK_CMT_W[3];
				attribute ENABLE @MAIN[0][79];
				attribute DIVIDE_BYPASS @[!MAIN[0][82], !MAIN[0][77], !MAIN[0][76], !MAIN[0][75]];
			}

			bel BUFPLL {
				input GCLK[0] = CELL[2].IMUX_CLK[0];
				input GCLK[1] = CELL[2].IMUX_CLK[1];
				input PLLIN_CMT[0] = CELL[2].CMT_BUFPLL_H_CLKOUT[0];
				input PLLIN_CMT[1] = CELL[2].CMT_BUFPLL_H_CLKOUT[1];
				input PLLIN_GCLK[0] = CELL[3].IMUX_CLK[0];
				input PLLIN_GCLK[1] = CELL[3].IMUX_CLK[1];
				input LOCKED[0] = CELL[2].CMT_BUFPLL_H_LOCKED[0];
				input LOCKED[1] = CELL[2].CMT_BUFPLL_H_LOCKED[1];
				output PLLCLK[0] = CELL[2].PLLCLK[0];
				output PLLCLK[1] = CELL[2].PLLCLK[1];
				output PLLCE[0] = CELL[2].PLLCE[0];
				output PLLCE[1] = CELL[2].PLLCE[1];
				output LOCK[0] = CELL[2].OUT_BEL[0];
				output LOCK[1] = CELL[2].OUT_BEL[1];
				attribute ENABLE @MAIN[0][135];
				attribute MUX_PLLIN @[MAIN[0][330]] {
					CMT = 0b0,
					GCLK = 0b1,
				}
				attribute LOCK_SRC @[MAIN[0][139], MAIN[0][184]] {
					NONE = 0b00,
					LOCK_TO_0 = 0b01,
					LOCK_TO_1 = 0b10,
				}
				attribute DATA_RATE0 @[MAIN[0][141]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DATA_RATE1 @[MAIN[0][186]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DIVIDE0 @[MAIN[0][190], MAIN[0][189], MAIN[0][187], MAIN[0][138], MAIN[0][137], MAIN[0][136]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute DIVIDE1 @[MAIN[0][233], MAIN[0][232], MAIN[0][191], MAIN[0][183], MAIN[0][143], MAIN[0][142]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute ENABLE_BOTH_SYNC0 @[MAIN[0][286], MAIN[0][280], MAIN[0][234]];
				attribute ENABLE_BOTH_SYNC1 @[MAIN[0][329], MAIN[0][282], MAIN[0][237]];
				attribute ENABLE_NONE_SYNC0 @[MAIN[0][285], MAIN[0][279]];
				attribute ENABLE_NONE_SYNC1 @[MAIN[0][328], MAIN[0][281]];
				attribute ENABLE_SYNC0 @!MAIN[0][140];
				attribute ENABLE_SYNC1 @!MAIN[0][185];
			}

			// wire CELL[1].IOCLK[0]               BUFIO2[0].IOCLK
			// wire CELL[1].IOCLK[1]               BUFIO2[1].IOCLK
			// wire CELL[1].IOCLK[2]               BUFIO2[2].IOCLK
			// wire CELL[1].IOCLK[3]               BUFIO2[3].IOCLK
			// wire CELL[1].IOCE[0]                BUFIO2[0].SERDESSTROBE
			// wire CELL[1].IOCE[1]                BUFIO2[1].SERDESSTROBE
			// wire CELL[1].IOCE[2]                BUFIO2[2].SERDESSTROBE
			// wire CELL[1].IOCE[3]                BUFIO2[3].SERDESSTROBE
			// wire CELL[1].IMUX_BUFIO2_I[0]       BUFIO2[0].I
			// wire CELL[1].IMUX_BUFIO2_I[1]       BUFIO2[1].I
			// wire CELL[1].IMUX_BUFIO2_I[2]       BUFIO2[2].I
			// wire CELL[1].IMUX_BUFIO2_I[3]       BUFIO2[3].I
			// wire CELL[1].IMUX_BUFIO2_IB[0]      BUFIO2[0].IB
			// wire CELL[1].IMUX_BUFIO2_IB[1]      BUFIO2[1].IB
			// wire CELL[1].IMUX_BUFIO2_IB[2]      BUFIO2[2].IB
			// wire CELL[1].IMUX_BUFIO2_IB[3]      BUFIO2[3].IB
			// wire CELL[1].IMUX_BUFIO2FB[0]       BUFIO2FB[0].I
			// wire CELL[1].IMUX_BUFIO2FB[1]       BUFIO2FB[1].I
			// wire CELL[1].IMUX_BUFIO2FB[2]       BUFIO2FB[2].I
			// wire CELL[1].IMUX_BUFIO2FB[3]       BUFIO2FB[3].I
			// wire CELL[1].OUT_DIVCLK[0]          BUFIO2[0].DIVCLK
			// wire CELL[1].OUT_DIVCLK[1]          BUFIO2[1].DIVCLK
			// wire CELL[1].OUT_DIVCLK[2]          BUFIO2[2].DIVCLK
			// wire CELL[1].OUT_DIVCLK[3]          BUFIO2[3].DIVCLK
			// wire CELL[1].DIVCLK_CMT_W[0]        BUFIO2[0].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_W[1]        BUFIO2[1].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_W[2]        BUFIO2[2].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_W[3]        BUFIO2[3].DIVCLK_CMT
			// wire CELL[1].IOFBCLK_CMT_W[0]       BUFIO2FB[0].O
			// wire CELL[1].IOFBCLK_CMT_W[1]       BUFIO2FB[1].O
			// wire CELL[1].IOFBCLK_CMT_W[2]       BUFIO2FB[2].O
			// wire CELL[1].IOFBCLK_CMT_W[3]       BUFIO2FB[3].O
			// wire CELL[2].IMUX_CLK[0]            BUFPLL.GCLK[0]
			// wire CELL[2].IMUX_CLK[1]            BUFPLL.GCLK[1]
			// wire CELL[2].OUT_BEL[0]             BUFPLL.LOCK[0]
			// wire CELL[2].OUT_BEL[1]             BUFPLL.LOCK[1]
			// wire CELL[2].IOCLK[0]               BUFIO2[4].IOCLK
			// wire CELL[2].IOCLK[1]               BUFIO2[5].IOCLK
			// wire CELL[2].IOCLK[2]               BUFIO2[6].IOCLK
			// wire CELL[2].IOCLK[3]               BUFIO2[7].IOCLK
			// wire CELL[2].IOCE[0]                BUFIO2[4].SERDESSTROBE
			// wire CELL[2].IOCE[1]                BUFIO2[5].SERDESSTROBE
			// wire CELL[2].IOCE[2]                BUFIO2[6].SERDESSTROBE
			// wire CELL[2].IOCE[3]                BUFIO2[7].SERDESSTROBE
			// wire CELL[2].PLLCLK[0]              BUFPLL.PLLCLK[0]
			// wire CELL[2].PLLCLK[1]              BUFPLL.PLLCLK[1]
			// wire CELL[2].PLLCE[0]               BUFPLL.PLLCE[0]
			// wire CELL[2].PLLCE[1]               BUFPLL.PLLCE[1]
			// wire CELL[2].IMUX_BUFIO2_I[0]       BUFIO2[4].I
			// wire CELL[2].IMUX_BUFIO2_I[1]       BUFIO2[5].I
			// wire CELL[2].IMUX_BUFIO2_I[2]       BUFIO2[6].I
			// wire CELL[2].IMUX_BUFIO2_I[3]       BUFIO2[7].I
			// wire CELL[2].IMUX_BUFIO2_IB[0]      BUFIO2[4].IB
			// wire CELL[2].IMUX_BUFIO2_IB[1]      BUFIO2[5].IB
			// wire CELL[2].IMUX_BUFIO2_IB[2]      BUFIO2[6].IB
			// wire CELL[2].IMUX_BUFIO2_IB[3]      BUFIO2[7].IB
			// wire CELL[2].IMUX_BUFIO2FB[0]       BUFIO2FB[4].I
			// wire CELL[2].IMUX_BUFIO2FB[1]       BUFIO2FB[5].I
			// wire CELL[2].IMUX_BUFIO2FB[2]       BUFIO2FB[6].I
			// wire CELL[2].IMUX_BUFIO2FB[3]       BUFIO2FB[7].I
			// wire CELL[2].OUT_DIVCLK[0]          BUFIO2[4].DIVCLK
			// wire CELL[2].OUT_DIVCLK[1]          BUFIO2[5].DIVCLK
			// wire CELL[2].OUT_DIVCLK[2]          BUFIO2[6].DIVCLK
			// wire CELL[2].OUT_DIVCLK[3]          BUFIO2[7].DIVCLK
			// wire CELL[2].DIVCLK_CMT_W[0]        BUFIO2[4].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_W[1]        BUFIO2[5].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_W[2]        BUFIO2[6].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_W[3]        BUFIO2[7].DIVCLK_CMT
			// wire CELL[2].IOFBCLK_CMT_W[0]       BUFIO2FB[4].O
			// wire CELL[2].IOFBCLK_CMT_W[1]       BUFIO2FB[5].O
			// wire CELL[2].IOFBCLK_CMT_W[2]       BUFIO2FB[6].O
			// wire CELL[2].IOFBCLK_CMT_W[3]       BUFIO2FB[7].O
			// wire CELL[2].CMT_BUFPLL_H_CLKOUT[0] BUFPLL.PLLIN_CMT[0]
			// wire CELL[2].CMT_BUFPLL_H_CLKOUT[1] BUFPLL.PLLIN_CMT[1]
			// wire CELL[2].CMT_BUFPLL_H_LOCKED[0] BUFPLL.LOCKED[0]
			// wire CELL[2].CMT_BUFPLL_H_LOCKED[1] BUFPLL.LOCKED[1]
			// wire CELL[3].IMUX_CLK[0]            BUFPLL.PLLIN_GCLK[0]
			// wire CELL[3].IMUX_CLK[1]            BUFPLL.PLLIN_GCLK[1]
		}

		tile_class CLK_E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			bitrect MAIN: Vertical (1, 384);

			switchbox CLK_INT {
				mux CELL[1].IMUX_BUFIO2_I[0] @[MAIN[0][98], MAIN[0][97], MAIN[0][96]] {
					CELL[1].GTPCLK[0] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b101,
					CELL[5].OUT_CLKPAD_I[1] = 0b100,
					CELL[5].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[1] @[MAIN[0][146], MAIN[0][145], MAIN[0][144]] {
					CELL[1].GTPCLK[1] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b100,
					CELL[5].OUT_CLKPAD_I[1] = 0b101,
					CELL[5].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[2] @[MAIN[0][2], MAIN[0][1], MAIN[0][0]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[1].GTPCLK[2] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b101,
					CELL[4].OUT_CLKPAD_I[1] = 0b100,
					CELL[4].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[3] @[MAIN[0][50], MAIN[0][49], MAIN[0][48]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[1].GTPCLK[3] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b100,
					CELL[4].OUT_CLKPAD_I[1] = 0b101,
					CELL[4].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[0] @[MAIN[0][101], MAIN[0][100], MAIN[0][99]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b101,
					CELL[5].OUT_CLKPAD_I[1] = 0b100,
					CELL[5].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[1] @[MAIN[0][149], MAIN[0][148], MAIN[0][147]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[5].OUT_CLKPAD_I[0] = 0b100,
					CELL[5].OUT_CLKPAD_I[1] = 0b101,
					CELL[5].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[2] @[MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[4].OUT_CLKPAD_I[0] = 0b101,
					CELL[4].OUT_CLKPAD_I[1] = 0b100,
					CELL[4].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[3] @[MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[4].OUT_CLKPAD_I[0] = 0b100,
					CELL[4].OUT_CLKPAD_I[1] = 0b101,
					CELL[4].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2FB[0] @[MAIN[0][104], MAIN[0][103], MAIN[0][102]] {
					CELL[1].GTPFB[0] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[1] @[MAIN[0][152], MAIN[0][151], MAIN[0][150]] {
					CELL[1].GTPFB[1] = 0b111,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[2] @[MAIN[0][8], MAIN[0][7], MAIN[0][6]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[1] = 0b011,
					CELL[1].GTPFB[2] = 0b111,
				}
				mux CELL[1].IMUX_BUFIO2FB[3] @[MAIN[0][56], MAIN[0][55], MAIN[0][54]] {
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[0] = 0b011,
					CELL[1].GTPFB[3] = 0b111,
				}
				mux CELL[2].IMUX_BUFIO2_I[0] @[MAIN[0][290], MAIN[0][289], MAIN[0][288]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[0] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b001,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[5].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[1] @[MAIN[0][338], MAIN[0][337], MAIN[0][336]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[1] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_I[1] = 0b001,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[5].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[2] @[MAIN[0][194], MAIN[0][193], MAIN[0][192]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[2] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b001,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[4].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[3] @[MAIN[0][242], MAIN[0][241], MAIN[0][240]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[3] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_I[1] = 0b001,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[4].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[0] @[MAIN[0][293], MAIN[0][292], MAIN[0][291]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[5].OUT_CLKPAD_I[0] = 0b001,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[5].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[1] @[MAIN[0][341], MAIN[0][340], MAIN[0][339]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_I[1] = 0b001,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[5].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[2] @[MAIN[0][197], MAIN[0][196], MAIN[0][195]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[4].OUT_CLKPAD_I[0] = 0b001,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[4].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[3] @[MAIN[0][245], MAIN[0][244], MAIN[0][243]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_I[1] = 0b001,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[4].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[0] @[MAIN[0][296], MAIN[0][295], MAIN[0][294]] {
					CELL[2].GTPFB[0] = 0b111,
					CELL[5].OUT_CLKPAD_I[0] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[5].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[5].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[1] @[MAIN[0][344], MAIN[0][343], MAIN[0][342]] {
					CELL[2].GTPFB[1] = 0b111,
					CELL[5].OUT_CLKPAD_I[1] = 0b000,
					CELL[5].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[5].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[5].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[2] @[MAIN[0][200], MAIN[0][199], MAIN[0][198]] {
					CELL[2].GTPFB[2] = 0b111,
					CELL[4].OUT_CLKPAD_I[0] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[4].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[4].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[3] @[MAIN[0][248], MAIN[0][247], MAIN[0][246]] {
					CELL[2].GTPFB[3] = 0b111,
					CELL[4].OUT_CLKPAD_I[1] = 0b000,
					CELL[4].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[4].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[4].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].DIVCLK_CLKC[0] @[MAIN[0][323], MAIN[0][325]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[0] = 0b11,
					CELL[5].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[1] @[MAIN[0][371], MAIN[0][373]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[1] = 0b11,
					CELL[5].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[2] @[MAIN[0][227], MAIN[0][229]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[2] = 0b11,
					CELL[4].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[3] @[MAIN[0][275], MAIN[0][277]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[3] = 0b11,
					CELL[4].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[4] @[MAIN[0][131], MAIN[0][133]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[0] = 0b11,
					CELL[1].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[5] @[MAIN[0][179], MAIN[0][181]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[1] = 0b11,
					CELL[1].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[2].DIVCLK_CLKC[6] @[MAIN[0][35], MAIN[0][37]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[1] = 0b01,
					CELL[1].OUT_DIVCLK[2] = 0b11,
				}
				mux CELL[2].DIVCLK_CLKC[7] @[MAIN[0][83], MAIN[0][85]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[0] = 0b01,
					CELL[1].OUT_DIVCLK[3] = 0b11,
				}
			}

			bel BUFIO2[0] {
				input I = CELL[2].IMUX_BUFIO2_I[0];
				input IB = CELL[2].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[2].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_E[0];
				output IOCLK = CELL[2].IOCLK[0];
				output SERDESSTROBE = CELL[2].IOCE[0];
				attribute ENABLE @MAIN[0][307];
				attribute ENABLE_2CLK @MAIN[0][308];
				attribute CMT_ENABLE @MAIN[0][326];
				attribute IOCLK_ENABLE @MAIN[0][324];
				attribute DIVIDE @[MAIN[0][305], MAIN[0][304], MAIN[0][303]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][321];
				attribute R_EDGE @MAIN[0][306];
				attribute POS_EDGE @[MAIN[0][299], MAIN[0][298], MAIN[0][297]];
				attribute NEG_EDGE @[MAIN[0][301], MAIN[0][300]];
			}

			bel BUFIO2[1] {
				input I = CELL[2].IMUX_BUFIO2_I[1];
				input IB = CELL[2].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[2].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_E[1];
				output IOCLK = CELL[2].IOCLK[1];
				output SERDESSTROBE = CELL[2].IOCE[1];
				attribute ENABLE @MAIN[0][355];
				attribute ENABLE_2CLK @MAIN[0][356];
				attribute CMT_ENABLE @MAIN[0][374];
				attribute IOCLK_ENABLE @MAIN[0][372];
				attribute DIVIDE @[MAIN[0][353], MAIN[0][352], MAIN[0][351]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][369];
				attribute R_EDGE @MAIN[0][354];
				attribute POS_EDGE @[MAIN[0][347], MAIN[0][346], MAIN[0][345]];
				attribute NEG_EDGE @[MAIN[0][349], MAIN[0][348]];
			}

			bel BUFIO2[2] {
				input I = CELL[2].IMUX_BUFIO2_I[2];
				input IB = CELL[2].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[2].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_E[2];
				output IOCLK = CELL[2].IOCLK[2];
				output SERDESSTROBE = CELL[2].IOCE[2];
				attribute ENABLE @MAIN[0][211];
				attribute ENABLE_2CLK @MAIN[0][212];
				attribute CMT_ENABLE @MAIN[0][230];
				attribute IOCLK_ENABLE @MAIN[0][228];
				attribute DIVIDE @[MAIN[0][209], MAIN[0][208], MAIN[0][207]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][225];
				attribute R_EDGE @MAIN[0][210];
				attribute POS_EDGE @[MAIN[0][203], MAIN[0][202], MAIN[0][201]];
				attribute NEG_EDGE @[MAIN[0][205], MAIN[0][204]];
			}

			bel BUFIO2[3] {
				input I = CELL[2].IMUX_BUFIO2_I[3];
				input IB = CELL[2].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[2].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[2].DIVCLK_CMT_E[3];
				output IOCLK = CELL[2].IOCLK[3];
				output SERDESSTROBE = CELL[2].IOCE[3];
				attribute ENABLE @MAIN[0][259];
				attribute ENABLE_2CLK @MAIN[0][260];
				attribute CMT_ENABLE @MAIN[0][278];
				attribute IOCLK_ENABLE @MAIN[0][276];
				attribute DIVIDE @[MAIN[0][257], MAIN[0][256], MAIN[0][255]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][273];
				attribute R_EDGE @MAIN[0][258];
				attribute POS_EDGE @[MAIN[0][251], MAIN[0][250], MAIN[0][249]];
				attribute NEG_EDGE @[MAIN[0][253], MAIN[0][252]];
			}

			bel BUFIO2[4] {
				input I = CELL[1].IMUX_BUFIO2_I[0];
				input IB = CELL[1].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[1].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_E[0];
				output IOCLK = CELL[1].IOCLK[0];
				output SERDESSTROBE = CELL[1].IOCE[0];
				attribute ENABLE @MAIN[0][115];
				attribute ENABLE_2CLK @MAIN[0][116];
				attribute CMT_ENABLE @MAIN[0][134];
				attribute IOCLK_ENABLE @MAIN[0][132];
				attribute DIVIDE @[MAIN[0][113], MAIN[0][112], MAIN[0][111]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][129];
				attribute R_EDGE @MAIN[0][114];
				attribute POS_EDGE @[MAIN[0][107], MAIN[0][106], MAIN[0][105]];
				attribute NEG_EDGE @[MAIN[0][109], MAIN[0][108]];
			}

			bel BUFIO2[5] {
				input I = CELL[1].IMUX_BUFIO2_I[1];
				input IB = CELL[1].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[1].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_E[1];
				output IOCLK = CELL[1].IOCLK[1];
				output SERDESSTROBE = CELL[1].IOCE[1];
				attribute ENABLE @MAIN[0][163];
				attribute ENABLE_2CLK @MAIN[0][164];
				attribute CMT_ENABLE @MAIN[0][182];
				attribute IOCLK_ENABLE @MAIN[0][180];
				attribute DIVIDE @[MAIN[0][161], MAIN[0][160], MAIN[0][159]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][177];
				attribute R_EDGE @MAIN[0][162];
				attribute POS_EDGE @[MAIN[0][155], MAIN[0][154], MAIN[0][153]];
				attribute NEG_EDGE @[MAIN[0][157], MAIN[0][156]];
			}

			bel BUFIO2[6] {
				input I = CELL[1].IMUX_BUFIO2_I[2];
				input IB = CELL[1].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[1].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_E[2];
				output IOCLK = CELL[1].IOCLK[2];
				output SERDESSTROBE = CELL[1].IOCE[2];
				attribute ENABLE @MAIN[0][19];
				attribute ENABLE_2CLK @MAIN[0][20];
				attribute CMT_ENABLE @MAIN[0][38];
				attribute IOCLK_ENABLE @MAIN[0][36];
				attribute DIVIDE @[MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][33];
				attribute R_EDGE @MAIN[0][18];
				attribute POS_EDGE @[MAIN[0][11], MAIN[0][10], MAIN[0][9]];
				attribute NEG_EDGE @[MAIN[0][13], MAIN[0][12]];
			}

			bel BUFIO2[7] {
				input I = CELL[1].IMUX_BUFIO2_I[3];
				input IB = CELL[1].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[1].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_E[3];
				output IOCLK = CELL[1].IOCLK[3];
				output SERDESSTROBE = CELL[1].IOCE[3];
				attribute ENABLE @MAIN[0][67];
				attribute ENABLE_2CLK @MAIN[0][68];
				attribute CMT_ENABLE @MAIN[0][86];
				attribute IOCLK_ENABLE @MAIN[0][84];
				attribute DIVIDE @[MAIN[0][65], MAIN[0][64], MAIN[0][63]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][81];
				attribute R_EDGE @MAIN[0][66];
				attribute POS_EDGE @[MAIN[0][59], MAIN[0][58], MAIN[0][57]];
				attribute NEG_EDGE @[MAIN[0][61], MAIN[0][60]];
			}

			bel BUFIO2FB[0] {
				input I = CELL[2].IMUX_BUFIO2FB[0];
				output O = CELL[2].IOFBCLK_CMT_E[0];
				attribute ENABLE @MAIN[0][319];
				attribute DIVIDE_BYPASS @[!MAIN[0][322], !MAIN[0][317], !MAIN[0][316], !MAIN[0][315]];
			}

			bel BUFIO2FB[1] {
				input I = CELL[2].IMUX_BUFIO2FB[1];
				output O = CELL[2].IOFBCLK_CMT_E[1];
				attribute ENABLE @MAIN[0][367];
				attribute DIVIDE_BYPASS @[!MAIN[0][370], !MAIN[0][365], !MAIN[0][364], !MAIN[0][363]];
			}

			bel BUFIO2FB[2] {
				input I = CELL[2].IMUX_BUFIO2FB[2];
				output O = CELL[2].IOFBCLK_CMT_E[2];
				attribute ENABLE @MAIN[0][223];
				attribute DIVIDE_BYPASS @[!MAIN[0][226], !MAIN[0][221], !MAIN[0][220], !MAIN[0][219]];
			}

			bel BUFIO2FB[3] {
				input I = CELL[2].IMUX_BUFIO2FB[3];
				output O = CELL[2].IOFBCLK_CMT_E[3];
				attribute ENABLE @MAIN[0][271];
				attribute DIVIDE_BYPASS @[!MAIN[0][274], !MAIN[0][269], !MAIN[0][268], !MAIN[0][267]];
			}

			bel BUFIO2FB[4] {
				input I = CELL[1].IMUX_BUFIO2FB[0];
				output O = CELL[1].IOFBCLK_CMT_E[0];
				attribute ENABLE @MAIN[0][127];
				attribute DIVIDE_BYPASS @[!MAIN[0][130], !MAIN[0][125], !MAIN[0][124], !MAIN[0][123]];
			}

			bel BUFIO2FB[5] {
				input I = CELL[1].IMUX_BUFIO2FB[1];
				output O = CELL[1].IOFBCLK_CMT_E[1];
				attribute ENABLE @MAIN[0][175];
				attribute DIVIDE_BYPASS @[!MAIN[0][178], !MAIN[0][173], !MAIN[0][172], !MAIN[0][171]];
			}

			bel BUFIO2FB[6] {
				input I = CELL[1].IMUX_BUFIO2FB[2];
				output O = CELL[1].IOFBCLK_CMT_E[2];
				attribute ENABLE @MAIN[0][31];
				attribute DIVIDE_BYPASS @[!MAIN[0][34], !MAIN[0][29], !MAIN[0][28], !MAIN[0][27]];
			}

			bel BUFIO2FB[7] {
				input I = CELL[1].IMUX_BUFIO2FB[3];
				output O = CELL[1].IOFBCLK_CMT_E[3];
				attribute ENABLE @MAIN[0][79];
				attribute DIVIDE_BYPASS @[!MAIN[0][82], !MAIN[0][77], !MAIN[0][76], !MAIN[0][75]];
			}

			bel BUFPLL {
				input GCLK[0] = CELL[2].IMUX_CLK[0];
				input GCLK[1] = CELL[2].IMUX_CLK[1];
				input PLLIN_CMT[0] = CELL[2].CMT_BUFPLL_H_CLKOUT[0];
				input PLLIN_CMT[1] = CELL[2].CMT_BUFPLL_H_CLKOUT[1];
				input PLLIN_GCLK[0] = CELL[3].IMUX_CLK[0];
				input PLLIN_GCLK[1] = CELL[3].IMUX_CLK[1];
				input LOCKED[0] = CELL[2].CMT_BUFPLL_H_LOCKED[0];
				input LOCKED[1] = CELL[2].CMT_BUFPLL_H_LOCKED[1];
				output PLLCLK[0] = CELL[2].PLLCLK[0];
				output PLLCLK[1] = CELL[2].PLLCLK[1];
				output PLLCE[0] = CELL[2].PLLCE[0];
				output PLLCE[1] = CELL[2].PLLCE[1];
				output LOCK[0] = CELL[2].OUT_BEL[0];
				output LOCK[1] = CELL[2].OUT_BEL[1];
				attribute ENABLE @MAIN[0][135];
				attribute MUX_PLLIN @[MAIN[0][330]] {
					CMT = 0b0,
					GCLK = 0b1,
				}
				attribute LOCK_SRC @[MAIN[0][139], MAIN[0][184]] {
					NONE = 0b00,
					LOCK_TO_0 = 0b01,
					LOCK_TO_1 = 0b10,
				}
				attribute DATA_RATE0 @[MAIN[0][141]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DATA_RATE1 @[MAIN[0][186]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DIVIDE0 @[MAIN[0][190], MAIN[0][189], MAIN[0][187], MAIN[0][138], MAIN[0][137], MAIN[0][136]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute DIVIDE1 @[MAIN[0][233], MAIN[0][232], MAIN[0][191], MAIN[0][183], MAIN[0][143], MAIN[0][142]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute ENABLE_BOTH_SYNC0 @[MAIN[0][286], MAIN[0][280], MAIN[0][234]];
				attribute ENABLE_BOTH_SYNC1 @[MAIN[0][329], MAIN[0][282], MAIN[0][237]];
				attribute ENABLE_NONE_SYNC0 @[MAIN[0][285], MAIN[0][279]];
				attribute ENABLE_NONE_SYNC1 @[MAIN[0][328], MAIN[0][281]];
				attribute ENABLE_SYNC0 @!MAIN[0][140];
				attribute ENABLE_SYNC1 @!MAIN[0][185];
			}

			// wire CELL[1].IOCLK[0]               BUFIO2[4].IOCLK
			// wire CELL[1].IOCLK[1]               BUFIO2[5].IOCLK
			// wire CELL[1].IOCLK[2]               BUFIO2[6].IOCLK
			// wire CELL[1].IOCLK[3]               BUFIO2[7].IOCLK
			// wire CELL[1].IOCE[0]                BUFIO2[4].SERDESSTROBE
			// wire CELL[1].IOCE[1]                BUFIO2[5].SERDESSTROBE
			// wire CELL[1].IOCE[2]                BUFIO2[6].SERDESSTROBE
			// wire CELL[1].IOCE[3]                BUFIO2[7].SERDESSTROBE
			// wire CELL[1].IMUX_BUFIO2_I[0]       BUFIO2[4].I
			// wire CELL[1].IMUX_BUFIO2_I[1]       BUFIO2[5].I
			// wire CELL[1].IMUX_BUFIO2_I[2]       BUFIO2[6].I
			// wire CELL[1].IMUX_BUFIO2_I[3]       BUFIO2[7].I
			// wire CELL[1].IMUX_BUFIO2_IB[0]      BUFIO2[4].IB
			// wire CELL[1].IMUX_BUFIO2_IB[1]      BUFIO2[5].IB
			// wire CELL[1].IMUX_BUFIO2_IB[2]      BUFIO2[6].IB
			// wire CELL[1].IMUX_BUFIO2_IB[3]      BUFIO2[7].IB
			// wire CELL[1].IMUX_BUFIO2FB[0]       BUFIO2FB[4].I
			// wire CELL[1].IMUX_BUFIO2FB[1]       BUFIO2FB[5].I
			// wire CELL[1].IMUX_BUFIO2FB[2]       BUFIO2FB[6].I
			// wire CELL[1].IMUX_BUFIO2FB[3]       BUFIO2FB[7].I
			// wire CELL[1].OUT_DIVCLK[0]          BUFIO2[4].DIVCLK
			// wire CELL[1].OUT_DIVCLK[1]          BUFIO2[5].DIVCLK
			// wire CELL[1].OUT_DIVCLK[2]          BUFIO2[6].DIVCLK
			// wire CELL[1].OUT_DIVCLK[3]          BUFIO2[7].DIVCLK
			// wire CELL[1].DIVCLK_CMT_E[0]        BUFIO2[4].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_E[1]        BUFIO2[5].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_E[2]        BUFIO2[6].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_E[3]        BUFIO2[7].DIVCLK_CMT
			// wire CELL[1].IOFBCLK_CMT_E[0]       BUFIO2FB[4].O
			// wire CELL[1].IOFBCLK_CMT_E[1]       BUFIO2FB[5].O
			// wire CELL[1].IOFBCLK_CMT_E[2]       BUFIO2FB[6].O
			// wire CELL[1].IOFBCLK_CMT_E[3]       BUFIO2FB[7].O
			// wire CELL[2].IMUX_CLK[0]            BUFPLL.GCLK[0]
			// wire CELL[2].IMUX_CLK[1]            BUFPLL.GCLK[1]
			// wire CELL[2].OUT_BEL[0]             BUFPLL.LOCK[0]
			// wire CELL[2].OUT_BEL[1]             BUFPLL.LOCK[1]
			// wire CELL[2].IOCLK[0]               BUFIO2[0].IOCLK
			// wire CELL[2].IOCLK[1]               BUFIO2[1].IOCLK
			// wire CELL[2].IOCLK[2]               BUFIO2[2].IOCLK
			// wire CELL[2].IOCLK[3]               BUFIO2[3].IOCLK
			// wire CELL[2].IOCE[0]                BUFIO2[0].SERDESSTROBE
			// wire CELL[2].IOCE[1]                BUFIO2[1].SERDESSTROBE
			// wire CELL[2].IOCE[2]                BUFIO2[2].SERDESSTROBE
			// wire CELL[2].IOCE[3]                BUFIO2[3].SERDESSTROBE
			// wire CELL[2].PLLCLK[0]              BUFPLL.PLLCLK[0]
			// wire CELL[2].PLLCLK[1]              BUFPLL.PLLCLK[1]
			// wire CELL[2].PLLCE[0]               BUFPLL.PLLCE[0]
			// wire CELL[2].PLLCE[1]               BUFPLL.PLLCE[1]
			// wire CELL[2].IMUX_BUFIO2_I[0]       BUFIO2[0].I
			// wire CELL[2].IMUX_BUFIO2_I[1]       BUFIO2[1].I
			// wire CELL[2].IMUX_BUFIO2_I[2]       BUFIO2[2].I
			// wire CELL[2].IMUX_BUFIO2_I[3]       BUFIO2[3].I
			// wire CELL[2].IMUX_BUFIO2_IB[0]      BUFIO2[0].IB
			// wire CELL[2].IMUX_BUFIO2_IB[1]      BUFIO2[1].IB
			// wire CELL[2].IMUX_BUFIO2_IB[2]      BUFIO2[2].IB
			// wire CELL[2].IMUX_BUFIO2_IB[3]      BUFIO2[3].IB
			// wire CELL[2].IMUX_BUFIO2FB[0]       BUFIO2FB[0].I
			// wire CELL[2].IMUX_BUFIO2FB[1]       BUFIO2FB[1].I
			// wire CELL[2].IMUX_BUFIO2FB[2]       BUFIO2FB[2].I
			// wire CELL[2].IMUX_BUFIO2FB[3]       BUFIO2FB[3].I
			// wire CELL[2].OUT_DIVCLK[0]          BUFIO2[0].DIVCLK
			// wire CELL[2].OUT_DIVCLK[1]          BUFIO2[1].DIVCLK
			// wire CELL[2].OUT_DIVCLK[2]          BUFIO2[2].DIVCLK
			// wire CELL[2].OUT_DIVCLK[3]          BUFIO2[3].DIVCLK
			// wire CELL[2].DIVCLK_CMT_E[0]        BUFIO2[0].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_E[1]        BUFIO2[1].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_E[2]        BUFIO2[2].DIVCLK_CMT
			// wire CELL[2].DIVCLK_CMT_E[3]        BUFIO2[3].DIVCLK_CMT
			// wire CELL[2].IOFBCLK_CMT_E[0]       BUFIO2FB[0].O
			// wire CELL[2].IOFBCLK_CMT_E[1]       BUFIO2FB[1].O
			// wire CELL[2].IOFBCLK_CMT_E[2]       BUFIO2FB[2].O
			// wire CELL[2].IOFBCLK_CMT_E[3]       BUFIO2FB[3].O
			// wire CELL[2].CMT_BUFPLL_H_CLKOUT[0] BUFPLL.PLLIN_CMT[0]
			// wire CELL[2].CMT_BUFPLL_H_CLKOUT[1] BUFPLL.PLLIN_CMT[1]
			// wire CELL[2].CMT_BUFPLL_H_LOCKED[0] BUFPLL.LOCKED[0]
			// wire CELL[2].CMT_BUFPLL_H_LOCKED[1] BUFPLL.LOCKED[1]
			// wire CELL[3].IMUX_CLK[0]            BUFPLL.PLLIN_GCLK[0]
			// wire CELL[3].IMUX_CLK[1]            BUFPLL.PLLIN_GCLK[1]
		}

		tile_class CLK_S {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN: Vertical (1, 384);

			switchbox CLK_INT {
				mux CELL[1].IMUX_CLK_GCLK[0] @[MAIN[0][90], MAIN[0][91], MAIN[0][92], MAIN[0][93], MAIN[0][47], MAIN[0][87], MAIN[0][88], MAIN[0][89]] {
					CELL[2].HCLK[0] = 0b01010001,
					CELL[2].HCLK[1] = 0b01010010,
					CELL[2].HCLK[2] = 0b01010100,
					CELL[2].HCLK[3] = 0b01011000,
					CELL[2].HCLK[4] = 0b10010001,
					CELL[2].HCLK[5] = 0b10010010,
					CELL[2].HCLK[6] = 0b10010100,
					CELL[2].HCLK[7] = 0b10011000,
					CELL[2].HCLK[8] = 0b01100001,
					CELL[2].HCLK[9] = 0b01100010,
					CELL[2].HCLK[10] = 0b01100100,
					CELL[2].HCLK[11] = 0b01101000,
					CELL[2].HCLK[12] = 0b10100001,
					CELL[2].HCLK[13] = 0b10100010,
					CELL[2].HCLK[14] = 0b10100100,
					CELL[2].HCLK[15] = 0b10101000,
					off = 0b00000000,
				}
				mux CELL[1].IMUX_CLK_GCLK[1] @[MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39], MAIN[0][46], MAIN[0][45], MAIN[0][44], MAIN[0][43]] {
					CELL[2].HCLK[0] = 0b01010001,
					CELL[2].HCLK[1] = 0b01010010,
					CELL[2].HCLK[2] = 0b01010100,
					CELL[2].HCLK[3] = 0b01011000,
					CELL[2].HCLK[4] = 0b10010001,
					CELL[2].HCLK[5] = 0b10010010,
					CELL[2].HCLK[6] = 0b10010100,
					CELL[2].HCLK[7] = 0b10011000,
					CELL[2].HCLK[8] = 0b01100001,
					CELL[2].HCLK[9] = 0b01100010,
					CELL[2].HCLK[10] = 0b01100100,
					CELL[2].HCLK[11] = 0b01101000,
					CELL[2].HCLK[12] = 0b10100001,
					CELL[2].HCLK[13] = 0b10100010,
					CELL[2].HCLK[14] = 0b10100100,
					CELL[2].HCLK[15] = 0b10101000,
					off = 0b00000000,
				}
				mux CELL[1].IMUX_BUFIO2_I[0] @[MAIN[0][98], MAIN[0][97], MAIN[0][96]] {
					CELL[1].GTPCLK[0] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b101,
					CELL[3].OUT_CLKPAD_I[1] = 0b100,
					CELL[3].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[1] @[MAIN[0][146], MAIN[0][145], MAIN[0][144]] {
					CELL[1].GTPCLK[1] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b100,
					CELL[3].OUT_CLKPAD_I[1] = 0b101,
					CELL[3].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[2] @[MAIN[0][2], MAIN[0][1], MAIN[0][0]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[1].GTPCLK[2] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b101,
					CELL[2].OUT_CLKPAD_I[1] = 0b100,
					CELL[2].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_I[3] @[MAIN[0][50], MAIN[0][49], MAIN[0][48]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[1].GTPCLK[3] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b100,
					CELL[2].OUT_CLKPAD_I[1] = 0b101,
					CELL[2].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[0] @[MAIN[0][101], MAIN[0][100], MAIN[0][99]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b101,
					CELL[3].OUT_CLKPAD_I[1] = 0b100,
					CELL[3].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[1] @[MAIN[0][149], MAIN[0][148], MAIN[0][147]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b100,
					CELL[3].OUT_CLKPAD_I[1] = 0b101,
					CELL[3].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[2] @[MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b101,
					CELL[2].OUT_CLKPAD_I[1] = 0b100,
					CELL[2].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2_IB[3] @[MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b100,
					CELL[2].OUT_CLKPAD_I[1] = 0b101,
					CELL[2].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[1].IMUX_BUFIO2FB[0] @[MAIN[0][104], MAIN[0][103], MAIN[0][102]] {
					CELL[1].GTPFB[0] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[1] @[MAIN[0][152], MAIN[0][151], MAIN[0][150]] {
					CELL[1].GTPFB[1] = 0b111,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[1].IMUX_BUFIO2FB[2] @[MAIN[0][8], MAIN[0][7], MAIN[0][6]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[1] = 0b011,
					CELL[1].GTPFB[2] = 0b111,
				}
				mux CELL[1].IMUX_BUFIO2FB[3] @[MAIN[0][56], MAIN[0][55], MAIN[0][54]] {
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[0] = 0b011,
					CELL[1].GTPFB[3] = 0b111,
				}
				mux CELL[1].DIVCLK_CLKC[0] @[MAIN[0][323], MAIN[0][325]] {
					CELL[0].TIE_1 = 0b00,
					CELL[3].OUT_DIVCLK[0] = 0b11,
					CELL[3].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[1].DIVCLK_CLKC[1] @[MAIN[0][371], MAIN[0][373]] {
					CELL[0].TIE_1 = 0b00,
					CELL[3].OUT_DIVCLK[1] = 0b11,
					CELL[3].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[1].DIVCLK_CLKC[2] @[MAIN[0][227], MAIN[0][229]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_CLKPAD_I[1] = 0b01,
					CELL[3].OUT_DIVCLK[2] = 0b11,
				}
				mux CELL[1].DIVCLK_CLKC[3] @[MAIN[0][275], MAIN[0][277]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_CLKPAD_I[0] = 0b01,
					CELL[3].OUT_DIVCLK[3] = 0b11,
				}
				mux CELL[1].DIVCLK_CLKC[4] @[MAIN[0][131], MAIN[0][133]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[0] = 0b11,
					CELL[1].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[1].DIVCLK_CLKC[5] @[MAIN[0][179], MAIN[0][181]] {
					CELL[0].TIE_1 = 0b00,
					CELL[1].OUT_DIVCLK[1] = 0b11,
					CELL[1].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[1].DIVCLK_CLKC[6] @[MAIN[0][35], MAIN[0][37]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[1] = 0b01,
					CELL[1].OUT_DIVCLK[2] = 0b11,
				}
				mux CELL[1].DIVCLK_CLKC[7] @[MAIN[0][83], MAIN[0][85]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_CLKPAD_I[0] = 0b01,
					CELL[1].OUT_DIVCLK[3] = 0b11,
				}
				mux CELL[1].IMUX_BUFPLL_PLLIN[0] @[MAIN[0][332], MAIN[0][331], MAIN[0][330]] {
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[4] = 0b100,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[5] = 0b101,
				}
				mux CELL[1].IMUX_BUFPLL_PLLIN[1] @[MAIN[0][335], MAIN[0][334], MAIN[0][333]] {
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[0] = 0b000,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[1] = 0b001,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[2] = 0b010,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[3] = 0b011,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[4] = 0b100,
					CELL[1].CMT_BUFPLL_V_CLKOUT_N[5] = 0b101,
				}
				mux CELL[1].IMUX_BUFPLL_LOCKED[0] @[MAIN[0][376], MAIN[0][375]] {
					CELL[1].CMT_BUFPLL_V_LOCKED_N[0] = 0b00,
					CELL[1].CMT_BUFPLL_V_LOCKED_N[1] = 0b01,
					CELL[1].CMT_BUFPLL_V_LOCKED_N[2] = 0b10,
				}
				mux CELL[1].IMUX_BUFPLL_LOCKED[1] @[MAIN[0][378], MAIN[0][377]] {
					CELL[1].CMT_BUFPLL_V_LOCKED_N[0] = 0b00,
					CELL[1].CMT_BUFPLL_V_LOCKED_N[1] = 0b01,
					CELL[1].CMT_BUFPLL_V_LOCKED_N[2] = 0b10,
				}
				mux CELL[3].IMUX_BUFIO2_I[0] @[MAIN[0][290], MAIN[0][289], MAIN[0][288]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[3].GTPCLK[0] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b001,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[3].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_I[1] @[MAIN[0][338], MAIN[0][337], MAIN[0][336]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[3].GTPCLK[1] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_I[1] = 0b001,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[3].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_I[2] @[MAIN[0][194], MAIN[0][193], MAIN[0][192]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b001,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[2].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].GTPCLK[2] = 0b111,
				}
				mux CELL[3].IMUX_BUFIO2_I[3] @[MAIN[0][242], MAIN[0][241], MAIN[0][240]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_I[1] = 0b001,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[2].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].GTPCLK[3] = 0b111,
				}
				mux CELL[3].IMUX_BUFIO2_IB[0] @[MAIN[0][293], MAIN[0][292], MAIN[0][291]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[3].OUT_CLKPAD_I[0] = 0b001,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[3].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_IB[1] @[MAIN[0][341], MAIN[0][340], MAIN[0][339]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_I[1] = 0b001,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[3].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_IB[2] @[MAIN[0][197], MAIN[0][196], MAIN[0][195]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b001,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[2].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2_IB[3] @[MAIN[0][245], MAIN[0][244], MAIN[0][243]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_I[1] = 0b001,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[2].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2FB[0] @[MAIN[0][296], MAIN[0][295], MAIN[0][294]] {
					CELL[3].GTPFB[0] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[3].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[3].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2FB[1] @[MAIN[0][344], MAIN[0][343], MAIN[0][342]] {
					CELL[3].GTPFB[1] = 0b111,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[3].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[3].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[3].IMUX_BUFIO2FB[2] @[MAIN[0][200], MAIN[0][199], MAIN[0][198]] {
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[2].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[2].OUT_CLKPAD_CFB1[1] = 0b011,
					CELL[3].GTPFB[2] = 0b111,
				}
				mux CELL[3].IMUX_BUFIO2FB[3] @[MAIN[0][248], MAIN[0][247], MAIN[0][246]] {
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[2].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[2].OUT_CLKPAD_CFB1[0] = 0b011,
					CELL[3].GTPFB[3] = 0b111,
				}
			}

			bel BUFIO2[0] {
				input I = CELL[3].IMUX_BUFIO2_I[0];
				input IB = CELL[3].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[3].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[0];
				output IOCLK = CELL[3].IOCLK[0];
				output SERDESSTROBE = CELL[3].IOCE[0];
				attribute ENABLE @MAIN[0][307];
				attribute ENABLE_2CLK @MAIN[0][308];
				attribute CMT_ENABLE @MAIN[0][326];
				attribute IOCLK_ENABLE @MAIN[0][324];
				attribute DIVIDE @[MAIN[0][305], MAIN[0][304], MAIN[0][303]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][321];
				attribute R_EDGE @MAIN[0][306];
				attribute POS_EDGE @[MAIN[0][299], MAIN[0][298], MAIN[0][297]];
				attribute NEG_EDGE @[MAIN[0][301], MAIN[0][300]];
			}

			bel BUFIO2[1] {
				input I = CELL[3].IMUX_BUFIO2_I[1];
				input IB = CELL[3].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[3].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[1];
				output IOCLK = CELL[3].IOCLK[1];
				output SERDESSTROBE = CELL[3].IOCE[1];
				attribute ENABLE @MAIN[0][355];
				attribute ENABLE_2CLK @MAIN[0][356];
				attribute CMT_ENABLE @MAIN[0][374];
				attribute IOCLK_ENABLE @MAIN[0][372];
				attribute DIVIDE @[MAIN[0][353], MAIN[0][352], MAIN[0][351]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][369];
				attribute R_EDGE @MAIN[0][354];
				attribute POS_EDGE @[MAIN[0][347], MAIN[0][346], MAIN[0][345]];
				attribute NEG_EDGE @[MAIN[0][349], MAIN[0][348]];
			}

			bel BUFIO2[2] {
				input I = CELL[3].IMUX_BUFIO2_I[2];
				input IB = CELL[3].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[3].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[2];
				output IOCLK = CELL[3].IOCLK[2];
				output SERDESSTROBE = CELL[3].IOCE[2];
				attribute ENABLE @MAIN[0][211];
				attribute ENABLE_2CLK @MAIN[0][212];
				attribute CMT_ENABLE @MAIN[0][230];
				attribute IOCLK_ENABLE @MAIN[0][228];
				attribute DIVIDE @[MAIN[0][209], MAIN[0][208], MAIN[0][207]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][225];
				attribute R_EDGE @MAIN[0][210];
				attribute POS_EDGE @[MAIN[0][203], MAIN[0][202], MAIN[0][201]];
				attribute NEG_EDGE @[MAIN[0][205], MAIN[0][204]];
			}

			bel BUFIO2[3] {
				input I = CELL[3].IMUX_BUFIO2_I[3];
				input IB = CELL[3].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[3].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[3];
				output IOCLK = CELL[3].IOCLK[3];
				output SERDESSTROBE = CELL[3].IOCE[3];
				attribute ENABLE @MAIN[0][259];
				attribute ENABLE_2CLK @MAIN[0][260];
				attribute CMT_ENABLE @MAIN[0][278];
				attribute IOCLK_ENABLE @MAIN[0][276];
				attribute DIVIDE @[MAIN[0][257], MAIN[0][256], MAIN[0][255]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][273];
				attribute R_EDGE @MAIN[0][258];
				attribute POS_EDGE @[MAIN[0][251], MAIN[0][250], MAIN[0][249]];
				attribute NEG_EDGE @[MAIN[0][253], MAIN[0][252]];
			}

			bel BUFIO2[4] {
				input I = CELL[1].IMUX_BUFIO2_I[0];
				input IB = CELL[1].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[1].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[4];
				output IOCLK = CELL[1].IOCLK[0];
				output SERDESSTROBE = CELL[1].IOCE[0];
				attribute ENABLE @MAIN[0][115];
				attribute ENABLE_2CLK @MAIN[0][116];
				attribute CMT_ENABLE @MAIN[0][134];
				attribute IOCLK_ENABLE @MAIN[0][132];
				attribute DIVIDE @[MAIN[0][113], MAIN[0][112], MAIN[0][111]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][129];
				attribute R_EDGE @MAIN[0][114];
				attribute POS_EDGE @[MAIN[0][107], MAIN[0][106], MAIN[0][105]];
				attribute NEG_EDGE @[MAIN[0][109], MAIN[0][108]];
			}

			bel BUFIO2[5] {
				input I = CELL[1].IMUX_BUFIO2_I[1];
				input IB = CELL[1].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[1].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[5];
				output IOCLK = CELL[1].IOCLK[1];
				output SERDESSTROBE = CELL[1].IOCE[1];
				attribute ENABLE @MAIN[0][163];
				attribute ENABLE_2CLK @MAIN[0][164];
				attribute CMT_ENABLE @MAIN[0][182];
				attribute IOCLK_ENABLE @MAIN[0][180];
				attribute DIVIDE @[MAIN[0][161], MAIN[0][160], MAIN[0][159]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][177];
				attribute R_EDGE @MAIN[0][162];
				attribute POS_EDGE @[MAIN[0][155], MAIN[0][154], MAIN[0][153]];
				attribute NEG_EDGE @[MAIN[0][157], MAIN[0][156]];
			}

			bel BUFIO2[6] {
				input I = CELL[1].IMUX_BUFIO2_I[2];
				input IB = CELL[1].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[1].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[6];
				output IOCLK = CELL[1].IOCLK[2];
				output SERDESSTROBE = CELL[1].IOCE[2];
				attribute ENABLE @MAIN[0][19];
				attribute ENABLE_2CLK @MAIN[0][20];
				attribute CMT_ENABLE @MAIN[0][38];
				attribute IOCLK_ENABLE @MAIN[0][36];
				attribute DIVIDE @[MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][33];
				attribute R_EDGE @MAIN[0][18];
				attribute POS_EDGE @[MAIN[0][11], MAIN[0][10], MAIN[0][9]];
				attribute NEG_EDGE @[MAIN[0][13], MAIN[0][12]];
			}

			bel BUFIO2[7] {
				input I = CELL[1].IMUX_BUFIO2_I[3];
				input IB = CELL[1].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[1].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[1].DIVCLK_CMT_V[7];
				output IOCLK = CELL[1].IOCLK[3];
				output SERDESSTROBE = CELL[1].IOCE[3];
				attribute ENABLE @MAIN[0][67];
				attribute ENABLE_2CLK @MAIN[0][68];
				attribute CMT_ENABLE @MAIN[0][86];
				attribute IOCLK_ENABLE @MAIN[0][84];
				attribute DIVIDE @[MAIN[0][65], MAIN[0][64], MAIN[0][63]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][81];
				attribute R_EDGE @MAIN[0][66];
				attribute POS_EDGE @[MAIN[0][59], MAIN[0][58], MAIN[0][57]];
				attribute NEG_EDGE @[MAIN[0][61], MAIN[0][60]];
			}

			bel BUFIO2FB[0] {
				input I = CELL[3].IMUX_BUFIO2FB[0];
				output O = CELL[1].IOFBCLK_CMT_V[0];
				attribute ENABLE @MAIN[0][319];
				attribute DIVIDE_BYPASS @[!MAIN[0][322], !MAIN[0][317], !MAIN[0][316], !MAIN[0][315]];
			}

			bel BUFIO2FB[1] {
				input I = CELL[3].IMUX_BUFIO2FB[1];
				output O = CELL[1].IOFBCLK_CMT_V[1];
				attribute ENABLE @MAIN[0][367];
				attribute DIVIDE_BYPASS @[!MAIN[0][370], !MAIN[0][365], !MAIN[0][364], !MAIN[0][363]];
			}

			bel BUFIO2FB[2] {
				input I = CELL[3].IMUX_BUFIO2FB[2];
				output O = CELL[1].IOFBCLK_CMT_V[2];
				attribute ENABLE @MAIN[0][223];
				attribute DIVIDE_BYPASS @[!MAIN[0][226], !MAIN[0][221], !MAIN[0][220], !MAIN[0][219]];
			}

			bel BUFIO2FB[3] {
				input I = CELL[3].IMUX_BUFIO2FB[3];
				output O = CELL[1].IOFBCLK_CMT_V[3];
				attribute ENABLE @MAIN[0][271];
				attribute DIVIDE_BYPASS @[!MAIN[0][274], !MAIN[0][269], !MAIN[0][268], !MAIN[0][267]];
			}

			bel BUFIO2FB[4] {
				input I = CELL[1].IMUX_BUFIO2FB[0];
				output O = CELL[1].IOFBCLK_CMT_V[4];
				attribute ENABLE @MAIN[0][127];
				attribute DIVIDE_BYPASS @[!MAIN[0][130], !MAIN[0][125], !MAIN[0][124], !MAIN[0][123]];
			}

			bel BUFIO2FB[5] {
				input I = CELL[1].IMUX_BUFIO2FB[1];
				output O = CELL[1].IOFBCLK_CMT_V[5];
				attribute ENABLE @MAIN[0][175];
				attribute DIVIDE_BYPASS @[!MAIN[0][178], !MAIN[0][173], !MAIN[0][172], !MAIN[0][171]];
			}

			bel BUFIO2FB[6] {
				input I = CELL[1].IMUX_BUFIO2FB[2];
				output O = CELL[1].IOFBCLK_CMT_V[6];
				attribute ENABLE @MAIN[0][31];
				attribute DIVIDE_BYPASS @[!MAIN[0][34], !MAIN[0][29], !MAIN[0][28], !MAIN[0][27]];
			}

			bel BUFIO2FB[7] {
				input I = CELL[1].IMUX_BUFIO2FB[3];
				output O = CELL[1].IOFBCLK_CMT_V[7];
				attribute ENABLE @MAIN[0][79];
				attribute DIVIDE_BYPASS @[!MAIN[0][82], !MAIN[0][77], !MAIN[0][76], !MAIN[0][75]];
			}

			bel BUFPLL {
				input GCLK[0] = CELL[1].IMUX_CLK_GCLK[0];
				input GCLK[1] = CELL[1].IMUX_CLK_GCLK[1];
				input PLLIN_CMT[0] = CELL[1].IMUX_BUFPLL_PLLIN[0];
				input PLLIN_CMT[1] = CELL[1].IMUX_BUFPLL_PLLIN[1];
				input LOCKED[0] = CELL[1].IMUX_BUFPLL_LOCKED[0];
				input LOCKED[1] = CELL[1].IMUX_BUFPLL_LOCKED[1];
				output PLLCLK[0] = CELL[1].PLLCLK[0];
				output PLLCLK[1] = CELL[1].PLLCLK[1];
				output PLLCE[0] = CELL[1].PLLCE[0];
				output PLLCE[1] = CELL[1].PLLCE[1];
				output LOCK[0] = CELL[2].OUT_BEL[18];
				output LOCK[1] = CELL[2].OUT_BEL[19];
				attribute ENABLE @MAIN[0][135];
				attribute LOCK_SRC @[MAIN[0][139], MAIN[0][184]] {
					NONE = 0b00,
					LOCK_TO_0 = 0b01,
					LOCK_TO_1 = 0b10,
				}
				attribute DATA_RATE0 @[MAIN[0][141]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DATA_RATE1 @[MAIN[0][186]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DIVIDE0 @[MAIN[0][190], MAIN[0][189], MAIN[0][187], MAIN[0][138], MAIN[0][137], MAIN[0][136]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute DIVIDE1 @[MAIN[0][233], MAIN[0][232], MAIN[0][191], MAIN[0][183], MAIN[0][143], MAIN[0][142]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute ENABLE_BOTH_SYNC0 @[MAIN[0][286], MAIN[0][280], MAIN[0][234]];
				attribute ENABLE_BOTH_SYNC1 @[MAIN[0][329], MAIN[0][282], MAIN[0][237]];
				attribute ENABLE_NONE_SYNC0 @[MAIN[0][285], MAIN[0][279]];
				attribute ENABLE_NONE_SYNC1 @[MAIN[0][328], MAIN[0][281]];
				attribute ENABLE_SYNC0 @!MAIN[0][140];
				attribute ENABLE_SYNC1 @!MAIN[0][185];
			}

			bel MISR_CLK {
				attribute ENABLE @MAIN[0][379];
				attribute RESET @MAIN[0][380];
			}

			// wire CELL[1].IMUX_CLK_GCLK[0]       BUFPLL.GCLK[0]
			// wire CELL[1].IMUX_CLK_GCLK[1]       BUFPLL.GCLK[1]
			// wire CELL[1].IOCLK[0]               BUFIO2[4].IOCLK
			// wire CELL[1].IOCLK[1]               BUFIO2[5].IOCLK
			// wire CELL[1].IOCLK[2]               BUFIO2[6].IOCLK
			// wire CELL[1].IOCLK[3]               BUFIO2[7].IOCLK
			// wire CELL[1].IOCE[0]                BUFIO2[4].SERDESSTROBE
			// wire CELL[1].IOCE[1]                BUFIO2[5].SERDESSTROBE
			// wire CELL[1].IOCE[2]                BUFIO2[6].SERDESSTROBE
			// wire CELL[1].IOCE[3]                BUFIO2[7].SERDESSTROBE
			// wire CELL[1].PLLCLK[0]              BUFPLL.PLLCLK[0]
			// wire CELL[1].PLLCLK[1]              BUFPLL.PLLCLK[1]
			// wire CELL[1].PLLCE[0]               BUFPLL.PLLCE[0]
			// wire CELL[1].PLLCE[1]               BUFPLL.PLLCE[1]
			// wire CELL[1].IMUX_BUFIO2_I[0]       BUFIO2[4].I
			// wire CELL[1].IMUX_BUFIO2_I[1]       BUFIO2[5].I
			// wire CELL[1].IMUX_BUFIO2_I[2]       BUFIO2[6].I
			// wire CELL[1].IMUX_BUFIO2_I[3]       BUFIO2[7].I
			// wire CELL[1].IMUX_BUFIO2_IB[0]      BUFIO2[4].IB
			// wire CELL[1].IMUX_BUFIO2_IB[1]      BUFIO2[5].IB
			// wire CELL[1].IMUX_BUFIO2_IB[2]      BUFIO2[6].IB
			// wire CELL[1].IMUX_BUFIO2_IB[3]      BUFIO2[7].IB
			// wire CELL[1].IMUX_BUFIO2FB[0]       BUFIO2FB[4].I
			// wire CELL[1].IMUX_BUFIO2FB[1]       BUFIO2FB[5].I
			// wire CELL[1].IMUX_BUFIO2FB[2]       BUFIO2FB[6].I
			// wire CELL[1].IMUX_BUFIO2FB[3]       BUFIO2FB[7].I
			// wire CELL[1].OUT_DIVCLK[0]          BUFIO2[4].DIVCLK
			// wire CELL[1].OUT_DIVCLK[1]          BUFIO2[5].DIVCLK
			// wire CELL[1].OUT_DIVCLK[2]          BUFIO2[6].DIVCLK
			// wire CELL[1].OUT_DIVCLK[3]          BUFIO2[7].DIVCLK
			// wire CELL[1].DIVCLK_CMT_V[0]        BUFIO2[0].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[1]        BUFIO2[1].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[2]        BUFIO2[2].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[3]        BUFIO2[3].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[4]        BUFIO2[4].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[5]        BUFIO2[5].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[6]        BUFIO2[6].DIVCLK_CMT
			// wire CELL[1].DIVCLK_CMT_V[7]        BUFIO2[7].DIVCLK_CMT
			// wire CELL[1].IOFBCLK_CMT_V[0]       BUFIO2FB[0].O
			// wire CELL[1].IOFBCLK_CMT_V[1]       BUFIO2FB[1].O
			// wire CELL[1].IOFBCLK_CMT_V[2]       BUFIO2FB[2].O
			// wire CELL[1].IOFBCLK_CMT_V[3]       BUFIO2FB[3].O
			// wire CELL[1].IOFBCLK_CMT_V[4]       BUFIO2FB[4].O
			// wire CELL[1].IOFBCLK_CMT_V[5]       BUFIO2FB[5].O
			// wire CELL[1].IOFBCLK_CMT_V[6]       BUFIO2FB[6].O
			// wire CELL[1].IOFBCLK_CMT_V[7]       BUFIO2FB[7].O
			// wire CELL[1].IMUX_BUFPLL_PLLIN[0]   BUFPLL.PLLIN_CMT[0]
			// wire CELL[1].IMUX_BUFPLL_PLLIN[1]   BUFPLL.PLLIN_CMT[1]
			// wire CELL[1].IMUX_BUFPLL_LOCKED[0]  BUFPLL.LOCKED[0]
			// wire CELL[1].IMUX_BUFPLL_LOCKED[1]  BUFPLL.LOCKED[1]
			// wire CELL[2].OUT_BEL[18]            BUFPLL.LOCK[0]
			// wire CELL[2].OUT_BEL[19]            BUFPLL.LOCK[1]
			// wire CELL[3].IOCLK[0]               BUFIO2[0].IOCLK
			// wire CELL[3].IOCLK[1]               BUFIO2[1].IOCLK
			// wire CELL[3].IOCLK[2]               BUFIO2[2].IOCLK
			// wire CELL[3].IOCLK[3]               BUFIO2[3].IOCLK
			// wire CELL[3].IOCE[0]                BUFIO2[0].SERDESSTROBE
			// wire CELL[3].IOCE[1]                BUFIO2[1].SERDESSTROBE
			// wire CELL[3].IOCE[2]                BUFIO2[2].SERDESSTROBE
			// wire CELL[3].IOCE[3]                BUFIO2[3].SERDESSTROBE
			// wire CELL[3].IMUX_BUFIO2_I[0]       BUFIO2[0].I
			// wire CELL[3].IMUX_BUFIO2_I[1]       BUFIO2[1].I
			// wire CELL[3].IMUX_BUFIO2_I[2]       BUFIO2[2].I
			// wire CELL[3].IMUX_BUFIO2_I[3]       BUFIO2[3].I
			// wire CELL[3].IMUX_BUFIO2_IB[0]      BUFIO2[0].IB
			// wire CELL[3].IMUX_BUFIO2_IB[1]      BUFIO2[1].IB
			// wire CELL[3].IMUX_BUFIO2_IB[2]      BUFIO2[2].IB
			// wire CELL[3].IMUX_BUFIO2_IB[3]      BUFIO2[3].IB
			// wire CELL[3].IMUX_BUFIO2FB[0]       BUFIO2FB[0].I
			// wire CELL[3].IMUX_BUFIO2FB[1]       BUFIO2FB[1].I
			// wire CELL[3].IMUX_BUFIO2FB[2]       BUFIO2FB[2].I
			// wire CELL[3].IMUX_BUFIO2FB[3]       BUFIO2FB[3].I
			// wire CELL[3].OUT_DIVCLK[0]          BUFIO2[0].DIVCLK
			// wire CELL[3].OUT_DIVCLK[1]          BUFIO2[1].DIVCLK
			// wire CELL[3].OUT_DIVCLK[2]          BUFIO2[2].DIVCLK
			// wire CELL[3].OUT_DIVCLK[3]          BUFIO2[3].DIVCLK
		}

		tile_class CLK_N {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN: Vertical (1, 384);

			switchbox CLK_INT {
				mux CELL[0].IMUX_CLK_GCLK[0] @[MAIN[0][90], MAIN[0][91], MAIN[0][92], MAIN[0][93], MAIN[0][47], MAIN[0][87], MAIN[0][88], MAIN[0][89]] {
					CELL[2].HCLK[0] = 0b01010001,
					CELL[2].HCLK[1] = 0b01010010,
					CELL[2].HCLK[2] = 0b01010100,
					CELL[2].HCLK[3] = 0b01011000,
					CELL[2].HCLK[4] = 0b10010001,
					CELL[2].HCLK[5] = 0b10010010,
					CELL[2].HCLK[6] = 0b10010100,
					CELL[2].HCLK[7] = 0b10011000,
					CELL[2].HCLK[8] = 0b01100001,
					CELL[2].HCLK[9] = 0b01100010,
					CELL[2].HCLK[10] = 0b01100100,
					CELL[2].HCLK[11] = 0b01101000,
					CELL[2].HCLK[12] = 0b10100001,
					CELL[2].HCLK[13] = 0b10100010,
					CELL[2].HCLK[14] = 0b10100100,
					CELL[2].HCLK[15] = 0b10101000,
					off = 0b00000000,
				}
				mux CELL[0].IMUX_CLK_GCLK[1] @[MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39], MAIN[0][46], MAIN[0][45], MAIN[0][44], MAIN[0][43]] {
					CELL[2].HCLK[0] = 0b01010001,
					CELL[2].HCLK[1] = 0b01010010,
					CELL[2].HCLK[2] = 0b01010100,
					CELL[2].HCLK[3] = 0b01011000,
					CELL[2].HCLK[4] = 0b10010001,
					CELL[2].HCLK[5] = 0b10010010,
					CELL[2].HCLK[6] = 0b10010100,
					CELL[2].HCLK[7] = 0b10011000,
					CELL[2].HCLK[8] = 0b01100001,
					CELL[2].HCLK[9] = 0b01100010,
					CELL[2].HCLK[10] = 0b01100100,
					CELL[2].HCLK[11] = 0b01101000,
					CELL[2].HCLK[12] = 0b10100001,
					CELL[2].HCLK[13] = 0b10100010,
					CELL[2].HCLK[14] = 0b10100100,
					CELL[2].HCLK[15] = 0b10101000,
					off = 0b00000000,
				}
				mux CELL[0].IMUX_BUFIO2_I[0] @[MAIN[0][290], MAIN[0][289], MAIN[0][288]] {
					CELL[0].GTPCLK[0] = 0b111,
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b101,
					CELL[2].OUT_CLKPAD_I[1] = 0b100,
					CELL[2].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_I[1] @[MAIN[0][338], MAIN[0][337], MAIN[0][336]] {
					CELL[0].GTPCLK[1] = 0b111,
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b100,
					CELL[2].OUT_CLKPAD_I[1] = 0b101,
					CELL[2].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_I[2] @[MAIN[0][194], MAIN[0][193], MAIN[0][192]] {
					CELL[0].GTPCLK[2] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b101,
					CELL[3].OUT_CLKPAD_I[1] = 0b100,
					CELL[3].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_I[3] @[MAIN[0][242], MAIN[0][241], MAIN[0][240]] {
					CELL[0].GTPCLK[3] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b100,
					CELL[3].OUT_CLKPAD_I[1] = 0b101,
					CELL[3].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_IB[0] @[MAIN[0][293], MAIN[0][292], MAIN[0][291]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b001,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[0].OUT_CLKPAD_DQSN = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b101,
					CELL[2].OUT_CLKPAD_I[1] = 0b100,
					CELL[2].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_IB[1] @[MAIN[0][341], MAIN[0][340], MAIN[0][339]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_I[1] = 0b001,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[0].OUT_CLKPAD_DQSP = 0b011,
					CELL[2].OUT_CLKPAD_I[0] = 0b100,
					CELL[2].OUT_CLKPAD_I[1] = 0b101,
					CELL[2].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_IB[2] @[MAIN[0][197], MAIN[0][196], MAIN[0][195]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b001,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[1].OUT_CLKPAD_DQSN = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b101,
					CELL[3].OUT_CLKPAD_I[1] = 0b100,
					CELL[3].OUT_CLKPAD_DQSN = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2_IB[3] @[MAIN[0][245], MAIN[0][244], MAIN[0][243]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_I[1] = 0b001,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[1].OUT_CLKPAD_DQSP = 0b011,
					CELL[3].OUT_CLKPAD_I[0] = 0b100,
					CELL[3].OUT_CLKPAD_I[1] = 0b101,
					CELL[3].OUT_CLKPAD_DQSP = 0b110,
				}
				mux CELL[0].IMUX_BUFIO2FB[0] @[MAIN[0][296], MAIN[0][295], MAIN[0][294]] {
					CELL[0].GTPFB[0] = 0b111,
					CELL[0].OUT_CLKPAD_I[0] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[0].IMUX_BUFIO2FB[1] @[MAIN[0][344], MAIN[0][343], MAIN[0][342]] {
					CELL[0].GTPFB[1] = 0b111,
					CELL[0].OUT_CLKPAD_I[1] = 0b000,
					CELL[0].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[0].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[0].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[0].IMUX_BUFIO2FB[2] @[MAIN[0][200], MAIN[0][199], MAIN[0][198]] {
					CELL[0].GTPFB[2] = 0b111,
					CELL[1].OUT_CLKPAD_I[0] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[0].IMUX_BUFIO2FB[3] @[MAIN[0][248], MAIN[0][247], MAIN[0][246]] {
					CELL[0].GTPFB[3] = 0b111,
					CELL[1].OUT_CLKPAD_I[1] = 0b000,
					CELL[1].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[1].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[1].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[0].DIVCLK_CLKC[0] @[MAIN[0][323], MAIN[0][325]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_DIVCLK[0] = 0b11,
					CELL[0].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[1] @[MAIN[0][371], MAIN[0][373]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_DIVCLK[1] = 0b11,
					CELL[0].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[2] @[MAIN[0][227], MAIN[0][229]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_DIVCLK[2] = 0b11,
					CELL[1].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[3] @[MAIN[0][275], MAIN[0][277]] {
					CELL[0].TIE_1 = 0b00,
					CELL[0].OUT_DIVCLK[3] = 0b11,
					CELL[1].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[4] @[MAIN[0][131], MAIN[0][133]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[0] = 0b11,
					CELL[2].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[5] @[MAIN[0][179], MAIN[0][181]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[1] = 0b11,
					CELL[2].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[6] @[MAIN[0][35], MAIN[0][37]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[2] = 0b11,
					CELL[3].OUT_CLKPAD_I[1] = 0b01,
				}
				mux CELL[0].DIVCLK_CLKC[7] @[MAIN[0][83], MAIN[0][85]] {
					CELL[0].TIE_1 = 0b00,
					CELL[2].OUT_DIVCLK[3] = 0b11,
					CELL[3].OUT_CLKPAD_I[0] = 0b01,
				}
				mux CELL[0].IMUX_BUFPLL_PLLIN[0] @[MAIN[0][332], MAIN[0][331], MAIN[0][330]] {
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[0] = 0b000,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[1] = 0b001,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[2] = 0b010,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[3] = 0b011,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[4] = 0b100,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[5] = 0b101,
				}
				mux CELL[0].IMUX_BUFPLL_PLLIN[1] @[MAIN[0][335], MAIN[0][334], MAIN[0][333]] {
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[0] = 0b000,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[1] = 0b001,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[2] = 0b010,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[3] = 0b011,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[4] = 0b100,
					CELL[0].CMT_BUFPLL_V_CLKOUT_S[5] = 0b101,
				}
				mux CELL[0].IMUX_BUFPLL_LOCKED[0] @[MAIN[0][376], MAIN[0][375]] {
					CELL[0].CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					CELL[0].CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					CELL[0].CMT_BUFPLL_V_LOCKED_S[2] = 0b10,
				}
				mux CELL[0].IMUX_BUFPLL_LOCKED[1] @[MAIN[0][378], MAIN[0][377]] {
					CELL[0].CMT_BUFPLL_V_LOCKED_S[0] = 0b00,
					CELL[0].CMT_BUFPLL_V_LOCKED_S[1] = 0b01,
					CELL[0].CMT_BUFPLL_V_LOCKED_S[2] = 0b10,
				}
				mux CELL[2].IMUX_BUFIO2_I[0] @[MAIN[0][98], MAIN[0][97], MAIN[0][96]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[0] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b001,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[2].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[1] @[MAIN[0][146], MAIN[0][145], MAIN[0][144]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[1] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_I[1] = 0b001,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[2].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[2] @[MAIN[0][2], MAIN[0][1], MAIN[0][0]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].GTPCLK[2] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b001,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[3].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_I[3] @[MAIN[0][50], MAIN[0][49], MAIN[0][48]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].GTPCLK[3] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_I[1] = 0b001,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[3].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[0] @[MAIN[0][101], MAIN[0][100], MAIN[0][99]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b101,
					CELL[0].OUT_CLKPAD_I[1] = 0b100,
					CELL[0].OUT_CLKPAD_DQSN = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b001,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[2].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[1] @[MAIN[0][149], MAIN[0][148], MAIN[0][147]] {
					CELL[0].OUT_CLKPAD_I[0] = 0b100,
					CELL[0].OUT_CLKPAD_I[1] = 0b101,
					CELL[0].OUT_CLKPAD_DQSP = 0b110,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_I[1] = 0b001,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[2].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[2] @[MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b101,
					CELL[1].OUT_CLKPAD_I[1] = 0b100,
					CELL[1].OUT_CLKPAD_DQSN = 0b110,
					CELL[3].OUT_CLKPAD_I[0] = 0b001,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b010,
					CELL[3].OUT_CLKPAD_DQSN = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2_IB[3] @[MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[1].OUT_CLKPAD_I[0] = 0b100,
					CELL[1].OUT_CLKPAD_I[1] = 0b101,
					CELL[1].OUT_CLKPAD_DQSP = 0b110,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_I[1] = 0b001,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b010,
					CELL[3].OUT_CLKPAD_DQSP = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[0] @[MAIN[0][104], MAIN[0][103], MAIN[0][102]] {
					CELL[2].GTPFB[0] = 0b111,
					CELL[2].OUT_CLKPAD_I[0] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[2].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[2].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[1] @[MAIN[0][152], MAIN[0][151], MAIN[0][150]] {
					CELL[2].GTPFB[1] = 0b111,
					CELL[2].OUT_CLKPAD_I[1] = 0b000,
					CELL[2].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[2].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[2].OUT_CLKPAD_CFB1[0] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[2] @[MAIN[0][8], MAIN[0][7], MAIN[0][6]] {
					CELL[2].GTPFB[2] = 0b111,
					CELL[3].OUT_CLKPAD_I[0] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[1] = 0b001,
					CELL[3].OUT_CLKPAD_CFB0[1] = 0b010,
					CELL[3].OUT_CLKPAD_CFB1[1] = 0b011,
				}
				mux CELL[2].IMUX_BUFIO2FB[3] @[MAIN[0][56], MAIN[0][55], MAIN[0][54]] {
					CELL[2].GTPFB[3] = 0b111,
					CELL[3].OUT_CLKPAD_I[1] = 0b000,
					CELL[3].OUT_CLKPAD_DFB[0] = 0b001,
					CELL[3].OUT_CLKPAD_CFB0[0] = 0b010,
					CELL[3].OUT_CLKPAD_CFB1[0] = 0b011,
				}
			}

			bel BUFIO2[0] {
				input I = CELL[0].IMUX_BUFIO2_I[0];
				input IB = CELL[0].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[0].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[0];
				output IOCLK = CELL[0].IOCLK[0];
				output SERDESSTROBE = CELL[0].IOCE[0];
				attribute ENABLE @MAIN[0][307];
				attribute ENABLE_2CLK @MAIN[0][308];
				attribute CMT_ENABLE @MAIN[0][326];
				attribute IOCLK_ENABLE @MAIN[0][324];
				attribute DIVIDE @[MAIN[0][305], MAIN[0][304], MAIN[0][303]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][321];
				attribute R_EDGE @MAIN[0][306];
				attribute POS_EDGE @[MAIN[0][299], MAIN[0][298], MAIN[0][297]];
				attribute NEG_EDGE @[MAIN[0][301], MAIN[0][300]];
			}

			bel BUFIO2[1] {
				input I = CELL[0].IMUX_BUFIO2_I[1];
				input IB = CELL[0].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[0].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[1];
				output IOCLK = CELL[0].IOCLK[1];
				output SERDESSTROBE = CELL[0].IOCE[1];
				attribute ENABLE @MAIN[0][355];
				attribute ENABLE_2CLK @MAIN[0][356];
				attribute CMT_ENABLE @MAIN[0][374];
				attribute IOCLK_ENABLE @MAIN[0][372];
				attribute DIVIDE @[MAIN[0][353], MAIN[0][352], MAIN[0][351]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][369];
				attribute R_EDGE @MAIN[0][354];
				attribute POS_EDGE @[MAIN[0][347], MAIN[0][346], MAIN[0][345]];
				attribute NEG_EDGE @[MAIN[0][349], MAIN[0][348]];
			}

			bel BUFIO2[2] {
				input I = CELL[0].IMUX_BUFIO2_I[2];
				input IB = CELL[0].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[0].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[2];
				output IOCLK = CELL[0].IOCLK[2];
				output SERDESSTROBE = CELL[0].IOCE[2];
				attribute ENABLE @MAIN[0][211];
				attribute ENABLE_2CLK @MAIN[0][212];
				attribute CMT_ENABLE @MAIN[0][230];
				attribute IOCLK_ENABLE @MAIN[0][228];
				attribute DIVIDE @[MAIN[0][209], MAIN[0][208], MAIN[0][207]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][225];
				attribute R_EDGE @MAIN[0][210];
				attribute POS_EDGE @[MAIN[0][203], MAIN[0][202], MAIN[0][201]];
				attribute NEG_EDGE @[MAIN[0][205], MAIN[0][204]];
			}

			bel BUFIO2[3] {
				input I = CELL[0].IMUX_BUFIO2_I[3];
				input IB = CELL[0].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[0].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[3];
				output IOCLK = CELL[0].IOCLK[3];
				output SERDESSTROBE = CELL[0].IOCE[3];
				attribute ENABLE @MAIN[0][259];
				attribute ENABLE_2CLK @MAIN[0][260];
				attribute CMT_ENABLE @MAIN[0][278];
				attribute IOCLK_ENABLE @MAIN[0][276];
				attribute DIVIDE @[MAIN[0][257], MAIN[0][256], MAIN[0][255]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][273];
				attribute R_EDGE @MAIN[0][258];
				attribute POS_EDGE @[MAIN[0][251], MAIN[0][250], MAIN[0][249]];
				attribute NEG_EDGE @[MAIN[0][253], MAIN[0][252]];
			}

			bel BUFIO2[4] {
				input I = CELL[2].IMUX_BUFIO2_I[0];
				input IB = CELL[2].IMUX_BUFIO2_IB[0];
				output DIVCLK = CELL[2].OUT_DIVCLK[0];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[4];
				output IOCLK = CELL[2].IOCLK[0];
				output SERDESSTROBE = CELL[2].IOCE[0];
				attribute ENABLE @MAIN[0][115];
				attribute ENABLE_2CLK @MAIN[0][116];
				attribute CMT_ENABLE @MAIN[0][134];
				attribute IOCLK_ENABLE @MAIN[0][132];
				attribute DIVIDE @[MAIN[0][113], MAIN[0][112], MAIN[0][111]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][129];
				attribute R_EDGE @MAIN[0][114];
				attribute POS_EDGE @[MAIN[0][107], MAIN[0][106], MAIN[0][105]];
				attribute NEG_EDGE @[MAIN[0][109], MAIN[0][108]];
			}

			bel BUFIO2[5] {
				input I = CELL[2].IMUX_BUFIO2_I[1];
				input IB = CELL[2].IMUX_BUFIO2_IB[1];
				output DIVCLK = CELL[2].OUT_DIVCLK[1];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[5];
				output IOCLK = CELL[2].IOCLK[1];
				output SERDESSTROBE = CELL[2].IOCE[1];
				attribute ENABLE @MAIN[0][163];
				attribute ENABLE_2CLK @MAIN[0][164];
				attribute CMT_ENABLE @MAIN[0][182];
				attribute IOCLK_ENABLE @MAIN[0][180];
				attribute DIVIDE @[MAIN[0][161], MAIN[0][160], MAIN[0][159]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][177];
				attribute R_EDGE @MAIN[0][162];
				attribute POS_EDGE @[MAIN[0][155], MAIN[0][154], MAIN[0][153]];
				attribute NEG_EDGE @[MAIN[0][157], MAIN[0][156]];
			}

			bel BUFIO2[6] {
				input I = CELL[2].IMUX_BUFIO2_I[2];
				input IB = CELL[2].IMUX_BUFIO2_IB[2];
				output DIVCLK = CELL[2].OUT_DIVCLK[2];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[6];
				output IOCLK = CELL[2].IOCLK[2];
				output SERDESSTROBE = CELL[2].IOCE[2];
				attribute ENABLE @MAIN[0][19];
				attribute ENABLE_2CLK @MAIN[0][20];
				attribute CMT_ENABLE @MAIN[0][38];
				attribute IOCLK_ENABLE @MAIN[0][36];
				attribute DIVIDE @[MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][33];
				attribute R_EDGE @MAIN[0][18];
				attribute POS_EDGE @[MAIN[0][11], MAIN[0][10], MAIN[0][9]];
				attribute NEG_EDGE @[MAIN[0][13], MAIN[0][12]];
			}

			bel BUFIO2[7] {
				input I = CELL[2].IMUX_BUFIO2_I[3];
				input IB = CELL[2].IMUX_BUFIO2_IB[3];
				output DIVCLK = CELL[2].OUT_DIVCLK[3];
				output DIVCLK_CMT = CELL[0].DIVCLK_CMT_V[7];
				output IOCLK = CELL[2].IOCLK[3];
				output SERDESSTROBE = CELL[2].IOCE[3];
				attribute ENABLE @MAIN[0][67];
				attribute ENABLE_2CLK @MAIN[0][68];
				attribute CMT_ENABLE @MAIN[0][86];
				attribute IOCLK_ENABLE @MAIN[0][84];
				attribute DIVIDE @[MAIN[0][65], MAIN[0][64], MAIN[0][63]] {
					_1 = 0b111,
					_2 = 0b000,
					_3 = 0b001,
					_4 = 0b010,
					_5 = 0b011,
					_6 = 0b100,
					_7 = 0b101,
					_8 = 0b110,
				}
				attribute DIVIDE_BYPASS @!MAIN[0][81];
				attribute R_EDGE @MAIN[0][66];
				attribute POS_EDGE @[MAIN[0][59], MAIN[0][58], MAIN[0][57]];
				attribute NEG_EDGE @[MAIN[0][61], MAIN[0][60]];
			}

			bel BUFIO2FB[0] {
				input I = CELL[0].IMUX_BUFIO2FB[0];
				output O = CELL[0].IOFBCLK_CMT_V[0];
				attribute ENABLE @MAIN[0][319];
				attribute DIVIDE_BYPASS @[!MAIN[0][322], !MAIN[0][317], !MAIN[0][316], !MAIN[0][315]];
			}

			bel BUFIO2FB[1] {
				input I = CELL[0].IMUX_BUFIO2FB[1];
				output O = CELL[0].IOFBCLK_CMT_V[1];
				attribute ENABLE @MAIN[0][367];
				attribute DIVIDE_BYPASS @[!MAIN[0][370], !MAIN[0][365], !MAIN[0][364], !MAIN[0][363]];
			}

			bel BUFIO2FB[2] {
				input I = CELL[0].IMUX_BUFIO2FB[2];
				output O = CELL[0].IOFBCLK_CMT_V[2];
				attribute ENABLE @MAIN[0][223];
				attribute DIVIDE_BYPASS @[!MAIN[0][226], !MAIN[0][221], !MAIN[0][220], !MAIN[0][219]];
			}

			bel BUFIO2FB[3] {
				input I = CELL[0].IMUX_BUFIO2FB[3];
				output O = CELL[0].IOFBCLK_CMT_V[3];
				attribute ENABLE @MAIN[0][271];
				attribute DIVIDE_BYPASS @[!MAIN[0][274], !MAIN[0][269], !MAIN[0][268], !MAIN[0][267]];
			}

			bel BUFIO2FB[4] {
				input I = CELL[2].IMUX_BUFIO2FB[0];
				output O = CELL[0].IOFBCLK_CMT_V[4];
				attribute ENABLE @MAIN[0][127];
				attribute DIVIDE_BYPASS @[!MAIN[0][130], !MAIN[0][125], !MAIN[0][124], !MAIN[0][123]];
			}

			bel BUFIO2FB[5] {
				input I = CELL[2].IMUX_BUFIO2FB[1];
				output O = CELL[0].IOFBCLK_CMT_V[5];
				attribute ENABLE @MAIN[0][175];
				attribute DIVIDE_BYPASS @[!MAIN[0][178], !MAIN[0][173], !MAIN[0][172], !MAIN[0][171]];
			}

			bel BUFIO2FB[6] {
				input I = CELL[2].IMUX_BUFIO2FB[2];
				output O = CELL[0].IOFBCLK_CMT_V[6];
				attribute ENABLE @MAIN[0][31];
				attribute DIVIDE_BYPASS @[!MAIN[0][34], !MAIN[0][29], !MAIN[0][28], !MAIN[0][27]];
			}

			bel BUFIO2FB[7] {
				input I = CELL[2].IMUX_BUFIO2FB[3];
				output O = CELL[0].IOFBCLK_CMT_V[7];
				attribute ENABLE @MAIN[0][79];
				attribute DIVIDE_BYPASS @[!MAIN[0][82], !MAIN[0][77], !MAIN[0][76], !MAIN[0][75]];
			}

			bel BUFPLL {
				input GCLK[0] = CELL[0].IMUX_CLK_GCLK[0];
				input GCLK[1] = CELL[0].IMUX_CLK_GCLK[1];
				input PLLIN_CMT[0] = CELL[0].IMUX_BUFPLL_PLLIN[0];
				input PLLIN_CMT[1] = CELL[0].IMUX_BUFPLL_PLLIN[1];
				input LOCKED[0] = CELL[0].IMUX_BUFPLL_LOCKED[0];
				input LOCKED[1] = CELL[0].IMUX_BUFPLL_LOCKED[1];
				output PLLCLK[0] = CELL[0].PLLCLK[0];
				output PLLCLK[1] = CELL[0].PLLCLK[1];
				output PLLCE[0] = CELL[0].PLLCE[0];
				output PLLCE[1] = CELL[0].PLLCE[1];
				output LOCK[0] = CELL[2].OUT_BEL[18];
				output LOCK[1] = CELL[2].OUT_BEL[19];
				attribute ENABLE @MAIN[0][135];
				attribute LOCK_SRC @[MAIN[0][139], MAIN[0][184]] {
					NONE = 0b00,
					LOCK_TO_0 = 0b01,
					LOCK_TO_1 = 0b10,
				}
				attribute DATA_RATE0 @[MAIN[0][141]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DATA_RATE1 @[MAIN[0][186]] {
					SDR = 0b0,
					DDR = 0b1,
				}
				attribute DIVIDE0 @[MAIN[0][190], MAIN[0][189], MAIN[0][187], MAIN[0][138], MAIN[0][137], MAIN[0][136]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute DIVIDE1 @[MAIN[0][233], MAIN[0][232], MAIN[0][191], MAIN[0][183], MAIN[0][143], MAIN[0][142]] {
					_1 = 0b110111,
					_2 = 0b001000,
					_3 = 0b000001,
					_4 = 0b011010,
					_5 = 0b010011,
					_6 = 0b101100,
					_7 = 0b100101,
					_8 = 0b111110,
				}
				attribute ENABLE_BOTH_SYNC0 @[MAIN[0][286], MAIN[0][280], MAIN[0][234]];
				attribute ENABLE_BOTH_SYNC1 @[MAIN[0][329], MAIN[0][282], MAIN[0][237]];
				attribute ENABLE_NONE_SYNC0 @[MAIN[0][285], MAIN[0][279]];
				attribute ENABLE_NONE_SYNC1 @[MAIN[0][328], MAIN[0][281]];
				attribute ENABLE_SYNC0 @!MAIN[0][140];
				attribute ENABLE_SYNC1 @!MAIN[0][185];
			}

			bel MISR_CLK {
				attribute ENABLE @MAIN[0][379];
				attribute RESET @MAIN[0][380];
			}

			// wire CELL[0].IMUX_CLK_GCLK[0]       BUFPLL.GCLK[0]
			// wire CELL[0].IMUX_CLK_GCLK[1]       BUFPLL.GCLK[1]
			// wire CELL[0].IOCLK[0]               BUFIO2[0].IOCLK
			// wire CELL[0].IOCLK[1]               BUFIO2[1].IOCLK
			// wire CELL[0].IOCLK[2]               BUFIO2[2].IOCLK
			// wire CELL[0].IOCLK[3]               BUFIO2[3].IOCLK
			// wire CELL[0].IOCE[0]                BUFIO2[0].SERDESSTROBE
			// wire CELL[0].IOCE[1]                BUFIO2[1].SERDESSTROBE
			// wire CELL[0].IOCE[2]                BUFIO2[2].SERDESSTROBE
			// wire CELL[0].IOCE[3]                BUFIO2[3].SERDESSTROBE
			// wire CELL[0].PLLCLK[0]              BUFPLL.PLLCLK[0]
			// wire CELL[0].PLLCLK[1]              BUFPLL.PLLCLK[1]
			// wire CELL[0].PLLCE[0]               BUFPLL.PLLCE[0]
			// wire CELL[0].PLLCE[1]               BUFPLL.PLLCE[1]
			// wire CELL[0].IMUX_BUFIO2_I[0]       BUFIO2[0].I
			// wire CELL[0].IMUX_BUFIO2_I[1]       BUFIO2[1].I
			// wire CELL[0].IMUX_BUFIO2_I[2]       BUFIO2[2].I
			// wire CELL[0].IMUX_BUFIO2_I[3]       BUFIO2[3].I
			// wire CELL[0].IMUX_BUFIO2_IB[0]      BUFIO2[0].IB
			// wire CELL[0].IMUX_BUFIO2_IB[1]      BUFIO2[1].IB
			// wire CELL[0].IMUX_BUFIO2_IB[2]      BUFIO2[2].IB
			// wire CELL[0].IMUX_BUFIO2_IB[3]      BUFIO2[3].IB
			// wire CELL[0].IMUX_BUFIO2FB[0]       BUFIO2FB[0].I
			// wire CELL[0].IMUX_BUFIO2FB[1]       BUFIO2FB[1].I
			// wire CELL[0].IMUX_BUFIO2FB[2]       BUFIO2FB[2].I
			// wire CELL[0].IMUX_BUFIO2FB[3]       BUFIO2FB[3].I
			// wire CELL[0].OUT_DIVCLK[0]          BUFIO2[0].DIVCLK
			// wire CELL[0].OUT_DIVCLK[1]          BUFIO2[1].DIVCLK
			// wire CELL[0].OUT_DIVCLK[2]          BUFIO2[2].DIVCLK
			// wire CELL[0].OUT_DIVCLK[3]          BUFIO2[3].DIVCLK
			// wire CELL[0].DIVCLK_CMT_V[0]        BUFIO2[0].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[1]        BUFIO2[1].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[2]        BUFIO2[2].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[3]        BUFIO2[3].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[4]        BUFIO2[4].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[5]        BUFIO2[5].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[6]        BUFIO2[6].DIVCLK_CMT
			// wire CELL[0].DIVCLK_CMT_V[7]        BUFIO2[7].DIVCLK_CMT
			// wire CELL[0].IOFBCLK_CMT_V[0]       BUFIO2FB[0].O
			// wire CELL[0].IOFBCLK_CMT_V[1]       BUFIO2FB[1].O
			// wire CELL[0].IOFBCLK_CMT_V[2]       BUFIO2FB[2].O
			// wire CELL[0].IOFBCLK_CMT_V[3]       BUFIO2FB[3].O
			// wire CELL[0].IOFBCLK_CMT_V[4]       BUFIO2FB[4].O
			// wire CELL[0].IOFBCLK_CMT_V[5]       BUFIO2FB[5].O
			// wire CELL[0].IOFBCLK_CMT_V[6]       BUFIO2FB[6].O
			// wire CELL[0].IOFBCLK_CMT_V[7]       BUFIO2FB[7].O
			// wire CELL[0].IMUX_BUFPLL_PLLIN[0]   BUFPLL.PLLIN_CMT[0]
			// wire CELL[0].IMUX_BUFPLL_PLLIN[1]   BUFPLL.PLLIN_CMT[1]
			// wire CELL[0].IMUX_BUFPLL_LOCKED[0]  BUFPLL.LOCKED[0]
			// wire CELL[0].IMUX_BUFPLL_LOCKED[1]  BUFPLL.LOCKED[1]
			// wire CELL[2].OUT_BEL[18]            BUFPLL.LOCK[0]
			// wire CELL[2].OUT_BEL[19]            BUFPLL.LOCK[1]
			// wire CELL[2].IOCLK[0]               BUFIO2[4].IOCLK
			// wire CELL[2].IOCLK[1]               BUFIO2[5].IOCLK
			// wire CELL[2].IOCLK[2]               BUFIO2[6].IOCLK
			// wire CELL[2].IOCLK[3]               BUFIO2[7].IOCLK
			// wire CELL[2].IOCE[0]                BUFIO2[4].SERDESSTROBE
			// wire CELL[2].IOCE[1]                BUFIO2[5].SERDESSTROBE
			// wire CELL[2].IOCE[2]                BUFIO2[6].SERDESSTROBE
			// wire CELL[2].IOCE[3]                BUFIO2[7].SERDESSTROBE
			// wire CELL[2].IMUX_BUFIO2_I[0]       BUFIO2[4].I
			// wire CELL[2].IMUX_BUFIO2_I[1]       BUFIO2[5].I
			// wire CELL[2].IMUX_BUFIO2_I[2]       BUFIO2[6].I
			// wire CELL[2].IMUX_BUFIO2_I[3]       BUFIO2[7].I
			// wire CELL[2].IMUX_BUFIO2_IB[0]      BUFIO2[4].IB
			// wire CELL[2].IMUX_BUFIO2_IB[1]      BUFIO2[5].IB
			// wire CELL[2].IMUX_BUFIO2_IB[2]      BUFIO2[6].IB
			// wire CELL[2].IMUX_BUFIO2_IB[3]      BUFIO2[7].IB
			// wire CELL[2].IMUX_BUFIO2FB[0]       BUFIO2FB[4].I
			// wire CELL[2].IMUX_BUFIO2FB[1]       BUFIO2FB[5].I
			// wire CELL[2].IMUX_BUFIO2FB[2]       BUFIO2FB[6].I
			// wire CELL[2].IMUX_BUFIO2FB[3]       BUFIO2FB[7].I
			// wire CELL[2].OUT_DIVCLK[0]          BUFIO2[4].DIVCLK
			// wire CELL[2].OUT_DIVCLK[1]          BUFIO2[5].DIVCLK
			// wire CELL[2].OUT_DIVCLK[2]          BUFIO2[6].DIVCLK
			// wire CELL[2].OUT_DIVCLK[3]          BUFIO2[7].DIVCLK
		}
	}

	tile_slot CMT_BUF {
		bel_slot CMT_BUF: routing;

		tile_class DCM_BUFPLL_BUF_S {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
			}
		}

		tile_class DCM_BUFPLL_BUF_S_MID {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = CMT_BUFPLL_V_CLKOUT_S[2] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = CMT_BUFPLL_V_CLKOUT_S[3] @MAIN[3][5];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = CMT_BUFPLL_V_LOCKED_S[1];
			}
		}

		tile_class DCM_BUFPLL_BUF_N {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}

		tile_class DCM_BUFPLL_BUF_N_MID {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = CMT_BUFPLL_V_CLKOUT_S[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = CMT_BUFPLL_V_CLKOUT_S[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = CMT_BUFPLL_V_LOCKED_S[0];
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}

		tile_class PLL_BUFPLL_OUT0_S {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = OUT_PLL_CLKOUT[0] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = OUT_PLL_CLKOUT[1] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = OUT_PLL_CLKOUT[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = OUT_PLL_CLKOUT[1] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = CMT_BUFPLL_V_CLKOUT_S[2] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = CMT_BUFPLL_V_CLKOUT_S[3] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = CMT_BUFPLL_V_LOCKED_S[1];
			}
		}

		tile_class PLL_BUFPLL_OUT0_N {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = OUT_PLL_CLKOUT[0] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = OUT_PLL_CLKOUT[1] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = OUT_PLL_CLKOUT[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = OUT_PLL_CLKOUT[1] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][5];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}

		tile_class PLL_BUFPLL_OUT1_S {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = OUT_PLL_CLKOUT[0] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = OUT_PLL_CLKOUT[1] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = OUT_PLL_CLKOUT[0] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = OUT_PLL_CLKOUT[1] @MAIN[3][6];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = OUT_PLL_LOCKED;
			}
		}

		tile_class PLL_BUFPLL_OUT1_N {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = OUT_PLL_CLKOUT[0] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = OUT_PLL_CLKOUT[1] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = CMT_BUFPLL_V_CLKOUT_S[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = CMT_BUFPLL_V_CLKOUT_S[1] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = OUT_PLL_CLKOUT[0] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = OUT_PLL_CLKOUT[1] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][5];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = CMT_BUFPLL_V_LOCKED_S[0];
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = OUT_PLL_LOCKED;
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}

		tile_class PLL_BUFPLL_S {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[0] = CMT_BUFPLL_V_CLKOUT_N[0] @MAIN[3][1];
				progbuf CMT_BUFPLL_V_CLKOUT_S[1] = CMT_BUFPLL_V_CLKOUT_N[1] @MAIN[3][3];
				progbuf CMT_BUFPLL_V_CLKOUT_S[4] = CMT_BUFPLL_V_CLKOUT_N[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_S[5] = CMT_BUFPLL_V_CLKOUT_N[5] @MAIN[3][5];
				progbuf CMT_BUFPLL_V_CLKOUT_N[2] = CMT_BUFPLL_V_CLKOUT_S[2] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_N[3] = CMT_BUFPLL_V_CLKOUT_S[3] @MAIN[3][7];
				permabuf CMT_BUFPLL_V_LOCKED_S[0] = CMT_BUFPLL_V_LOCKED_N[0];
				permabuf CMT_BUFPLL_V_LOCKED_S[2] = CMT_BUFPLL_V_LOCKED_N[2];
				permabuf CMT_BUFPLL_V_LOCKED_N[1] = CMT_BUFPLL_V_LOCKED_S[1];
			}
		}

		tile_class PLL_BUFPLL_N {
			cell CELL;
			bitrect MAIN: Vertical (4, rev 64);

			switchbox CMT_BUF {
				progbuf CMT_BUFPLL_V_CLKOUT_S[2] = CMT_BUFPLL_V_CLKOUT_N[2] @MAIN[3][6];
				progbuf CMT_BUFPLL_V_CLKOUT_S[3] = CMT_BUFPLL_V_CLKOUT_N[3] @MAIN[3][7];
				progbuf CMT_BUFPLL_V_CLKOUT_N[0] = CMT_BUFPLL_V_CLKOUT_S[0] @MAIN[3][0];
				progbuf CMT_BUFPLL_V_CLKOUT_N[1] = CMT_BUFPLL_V_CLKOUT_S[1] @MAIN[3][2];
				progbuf CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4] @MAIN[3][4];
				progbuf CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5] @MAIN[3][5];
				permabuf CMT_BUFPLL_V_LOCKED_S[1] = CMT_BUFPLL_V_LOCKED_N[1];
				permabuf CMT_BUFPLL_V_LOCKED_N[0] = CMT_BUFPLL_V_LOCKED_S[0];
				permabuf CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
			}
		}
	}

	tile_slot GLOBAL {
		bel_slot GLOBAL: GLOBAL;

		tile_class GLOBAL {
			bitrect COR1: Horizontal (1, rev 16);
			bitrect COR2: Horizontal (1, rev 16);
			bitrect CTL: Horizontal (1, rev 16);
			bitrect CCLK_FREQ: Horizontal (1, rev 16);
			bitrect HC_OPT: Horizontal (1, rev 16);
			bitrect POWERDOWN: Horizontal (1, rev 16);
			bitrect PU_GWE: Horizontal (1, rev 16);
			bitrect PU_GTS: Horizontal (1, rev 16);
			bitrect MODE: Horizontal (1, rev 16);
			bitrect GENERAL1: Horizontal (1, rev 16);
			bitrect GENERAL2: Horizontal (1, rev 16);
			bitrect GENERAL3: Horizontal (1, rev 16);
			bitrect GENERAL4: Horizontal (1, rev 16);
			bitrect GENERAL5: Horizontal (1, rev 16);
			bitrect SEU_OPT: Horizontal (1, rev 16);
			bitrect EYE_MASK: Horizontal (1, rev 16);
			bitrect TIMER: Horizontal (1, rev 16);
			bitrect TESTMODE: Horizontal (1, rev 16);

			bel GLOBAL {
				attribute GWE_CYCLE @[COR2[0][2], COR2[0][1], COR2[0][0]] {
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					DONE = 0b111,
					KEEP = 0b000,
				}
				attribute GTS_CYCLE @[COR2[0][5], COR2[0][4], COR2[0][3]] {
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					DONE = 0b111,
					KEEP = 0b000,
				}
				attribute LOCK_CYCLE @[COR2[0][8], COR2[0][7], COR2[0][6]] {
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					NOWAIT = 0b111,
				}
				attribute DONE_CYCLE @[COR2[0][11], COR2[0][10], COR2[0][9]] {
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
				}
				attribute BPI_DIV8 @COR2[0][13];
				attribute BPI_DIV16 @COR2[0][14];
				attribute RESET_ON_ERR @COR2[0][15];
				attribute DISABLE_VRD_REG @COR2[0][12];
				attribute DRIVE_DONE @COR1[0][2];
				attribute DONE_PIPE @COR1[0][3];
				attribute DRIVE_AWAKE @COR1[0][15];
				attribute CRC_ENABLE @!COR1[0][4];
				attribute VRDSEL @[COR1[0][7], COR1[0][6], COR1[0][5]];
				attribute SEND_VGG @[COR1[0][11], COR1[0][10], COR1[0][9], COR1[0][8]];
				attribute VGG_ENABLE_OFFCHIP @!COR1[0][13];
				attribute VGG_SENDMAX @!COR1[0][12];
				attribute STARTUP_CLOCK @[COR1[0][1], COR1[0][0]] {
					CCLK = 0b00,
					USERCLK = 0b01,
					JTAGCLK = 0b10,
				}
				attribute GTS_USR_B @CTL[0][0];
				attribute POST_CRC_INIT_FLAG @!CTL[0][1];
				attribute MULTIBOOT_ENABLE @CTL[0][7];
				attribute SECURITY @[CTL[0][5], CTL[0][4]] {
					NONE = 0b00,
					LEVEL1 = 0b01,
					LEVEL2 = 0b10,
					LEVEL3 = 0b11,
				}
				attribute PERSIST @CTL[0][3];
				attribute ENCRYPT @CTL[0][6];
				attribute ENCRYPT_KEY_SELECT @[CTL[0][2]] {
					BBRAM = 0b0,
					EFUSE = 0b1,
				}
				attribute CONFIG_RATE_DIV @[CCLK_FREQ[0][9], CCLK_FREQ[0][8], CCLK_FREQ[0][7], CCLK_FREQ[0][6], CCLK_FREQ[0][5], CCLK_FREQ[0][4], CCLK_FREQ[0][3], !CCLK_FREQ[0][2], !CCLK_FREQ[0][1], CCLK_FREQ[0][0]];
				attribute CCLK_DLY @[CCLK_FREQ[0][11], CCLK_FREQ[0][10]];
				attribute CCLK_SEP @[CCLK_FREQ[0][13], CCLK_FREQ[0][12]];
				attribute EXT_CCLK_ENABLE @CCLK_FREQ[0][14];
				attribute HC_CYCLE @[HC_OPT[0][3], HC_OPT[0][2], HC_OPT[0][1], HC_OPT[0][0]];
				attribute TWO_ROUND @HC_OPT[0][4];
				attribute BRAM_SKIP @HC_OPT[0][5];
				attribute INIT_SKIP @COR1[0][6];
				attribute SW_CLK @[POWERDOWN[0][0]] {
					INTERNALCLK = 0b0,
					STARTUPCLK = 0b1,
				}
				attribute EN_SUSPEND @POWERDOWN[0][2];
				attribute EN_SW_GSR @POWERDOWN[0][4];
				attribute SUSPEND_FILTER @!POWERDOWN[0][5];
				attribute MULTIPIN_WAKEUP @POWERDOWN[0][14];
				attribute WAKE_DELAY1 @[POWERDOWN[0][8], POWERDOWN[0][7], POWERDOWN[0][6]];
				attribute WAKE_DELAY2 @[POWERDOWN[0][13], POWERDOWN[0][12], POWERDOWN[0][11], POWERDOWN[0][10], POWERDOWN[0][9]];
				attribute SW_GWE_CYCLE @[PU_GWE[0][9], PU_GWE[0][8], PU_GWE[0][7], PU_GWE[0][6], PU_GWE[0][5], PU_GWE[0][4], PU_GWE[0][3], PU_GWE[0][2], PU_GWE[0][1], PU_GWE[0][0]];
				attribute SW_GTS_CYCLE @[PU_GTS[0][9], PU_GTS[0][8], PU_GTS[0][7], PU_GTS[0][6], PU_GTS[0][5], PU_GTS[0][4], PU_GTS[0][3], PU_GTS[0][2], PU_GTS[0][1], PU_GTS[0][0]];
				attribute WAKEUP_MASK @[EYE_MASK[0][7], EYE_MASK[0][6], EYE_MASK[0][5], EYE_MASK[0][4], EYE_MASK[0][3], EYE_MASK[0][2], EYE_MASK[0][1], EYE_MASK[0][0]];
				attribute NEXT_CONFIG_BOOT_MODE @[MODE[0][10], MODE[0][9], MODE[0][8]];
				attribute NEXT_CONFIG_NEW_MODE @MODE[0][13];
				attribute SPI_BUSWIDTH @[COR1[0][12], COR1[0][11]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute NEXT_CONFIG_ADDR @[GENERAL2[0][15], GENERAL2[0][14], GENERAL2[0][13], GENERAL2[0][12], GENERAL2[0][11], GENERAL2[0][10], GENERAL2[0][9], GENERAL2[0][8], GENERAL2[0][7], GENERAL2[0][6], GENERAL2[0][5], GENERAL2[0][4], GENERAL2[0][3], GENERAL2[0][2], GENERAL2[0][1], GENERAL2[0][0], GENERAL1[0][15], GENERAL1[0][14], GENERAL1[0][13], GENERAL1[0][12], GENERAL1[0][11], GENERAL1[0][10], GENERAL1[0][9], GENERAL1[0][8], GENERAL1[0][7], GENERAL1[0][6], GENERAL1[0][5], GENERAL1[0][4], GENERAL1[0][3], GENERAL1[0][2], GENERAL1[0][1], GENERAL1[0][0]];
				attribute GOLDEN_CONFIG_ADDR @[GENERAL4[0][15], GENERAL4[0][14], GENERAL4[0][13], GENERAL4[0][12], GENERAL4[0][11], GENERAL4[0][10], GENERAL4[0][9], GENERAL4[0][8], GENERAL4[0][7], GENERAL4[0][6], GENERAL4[0][5], GENERAL4[0][4], GENERAL4[0][3], GENERAL4[0][2], GENERAL4[0][1], GENERAL4[0][0], GENERAL3[0][15], GENERAL3[0][14], GENERAL3[0][13], GENERAL3[0][12], GENERAL3[0][11], GENERAL3[0][10], GENERAL3[0][9], GENERAL3[0][8], GENERAL3[0][7], GENERAL3[0][6], GENERAL3[0][5], GENERAL3[0][4], GENERAL3[0][3], GENERAL3[0][2], GENERAL3[0][1], GENERAL3[0][0]];
				attribute FAILSAFE_USER @[GENERAL5[0][15], GENERAL5[0][14], GENERAL5[0][13], GENERAL5[0][12], GENERAL5[0][11], GENERAL5[0][10], GENERAL5[0][9], GENERAL5[0][8], GENERAL5[0][7], GENERAL5[0][6], GENERAL5[0][5], GENERAL5[0][4], GENERAL5[0][3], GENERAL5[0][2], GENERAL5[0][1], GENERAL5[0][0]];
				attribute TIMER_CFG @[TIMER[0][15], TIMER[0][14], TIMER[0][13], TIMER[0][12], TIMER[0][11], TIMER[0][10], TIMER[0][9], TIMER[0][8], TIMER[0][7], TIMER[0][6], TIMER[0][5], TIMER[0][4], TIMER[0][3], TIMER[0][2], TIMER[0][1], TIMER[0][0]];
				attribute POST_CRC_EN @SEU_OPT[0][0];
				attribute GLUTMASK @SEU_OPT[0][1];
				attribute POST_CRC_KEEP @SEU_OPT[0][3];
				attribute POST_CRC_ONESHOT @SEU_OPT[0][14];
				attribute POST_CRC_SEL @!SEU_OPT[0][15];
				attribute POST_CRC_FREQ_DIV @[SEU_OPT[0][13], SEU_OPT[0][12], SEU_OPT[0][11], SEU_OPT[0][10], SEU_OPT[0][9], SEU_OPT[0][8], SEU_OPT[0][7], SEU_OPT[0][6], SEU_OPT[0][5], SEU_OPT[0][4]];
				attribute VGG_TEST @TESTMODE[0][0];
				attribute ICAP_BYPASS @TESTMODE[0][1];
				attribute TESTMODE_EN @TESTMODE[0][2];
			}
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass SNG_E1[0] = SNG_E0[0];
			pass SNG_E1[1] = SNG_E0[1];
			pass SNG_E1[2] = SNG_E0[2];
			pass SNG_E1[3] = SNG_E0[3];
			pass SNG_E1[4] = SNG_E0[4];
			pass SNG_E1[5] = SNG_E0[5];
			pass SNG_E1[6] = SNG_E0[6];
			pass SNG_E1[7] = SNG_E0[7];
			pass DBL_EE1[0] = DBL_EE0[0];
			pass DBL_EE1[1] = DBL_EE0[1];
			pass DBL_EE1[2] = DBL_EE0[2];
			pass DBL_EE1[3] = DBL_EE0[3];
			pass DBL_EE2[0] = DBL_EE1[0];
			pass DBL_EE2[1] = DBL_EE1[1];
			pass DBL_EE2[2] = DBL_EE1[2];
			pass DBL_EE2[3] = DBL_EE1[3];
			pass DBL_SE2[0] = DBL_SE1[0];
			pass DBL_SE2[1] = DBL_SE1[1];
			pass DBL_SE2[2] = DBL_SE1[2];
			pass DBL_SE2[3] = DBL_SE1[3];
			pass DBL_NE2[0] = DBL_NE1[0];
			pass DBL_NE2[1] = DBL_NE1[1];
			pass DBL_NE2[2] = DBL_NE1[2];
			pass DBL_NE2[3] = DBL_NE1[3];
			pass QUAD_EE1[0] = QUAD_EE0[0];
			pass QUAD_EE1[1] = QUAD_EE0[1];
			pass QUAD_EE1[2] = QUAD_EE0[2];
			pass QUAD_EE1[3] = QUAD_EE0[3];
			pass QUAD_EE2[0] = QUAD_EE1[0];
			pass QUAD_EE2[1] = QUAD_EE1[1];
			pass QUAD_EE2[2] = QUAD_EE1[2];
			pass QUAD_EE2[3] = QUAD_EE1[3];
			pass QUAD_EE3[0] = QUAD_EE2[0];
			pass QUAD_EE3[1] = QUAD_EE2[1];
			pass QUAD_EE3[2] = QUAD_EE2[2];
			pass QUAD_EE3[3] = QUAD_EE2[3];
			pass QUAD_EE4[0] = QUAD_EE3[0];
			pass QUAD_EE4[1] = QUAD_EE3[1];
			pass QUAD_EE4[2] = QUAD_EE3[2];
			pass QUAD_EE4[3] = QUAD_EE3[3];
			pass QUAD_SE3[0] = QUAD_SE2[0];
			pass QUAD_SE3[1] = QUAD_SE2[1];
			pass QUAD_SE3[2] = QUAD_SE2[2];
			pass QUAD_SE3[3] = QUAD_SE2[3];
			pass QUAD_SE4[0] = QUAD_SE3[0];
			pass QUAD_SE4[1] = QUAD_SE3[1];
			pass QUAD_SE4[2] = QUAD_SE3[2];
			pass QUAD_SE4[3] = QUAD_SE3[3];
			pass QUAD_NE3[0] = QUAD_NE2[0];
			pass QUAD_NE3[1] = QUAD_NE2[1];
			pass QUAD_NE3[2] = QUAD_NE2[2];
			pass QUAD_NE3[3] = QUAD_NE2[3];
			pass QUAD_NE4[0] = QUAD_NE3[0];
			pass QUAD_NE4[1] = QUAD_NE3[1];
			pass QUAD_NE4[2] = QUAD_NE3[2];
			pass QUAD_NE4[3] = QUAD_NE3[3];
		}

		connector_class TERM_W {
			reflect SNG_E1[0] = SNG_W0[0];
			reflect SNG_E1[1] = SNG_W0[1];
			reflect SNG_E1[2] = SNG_W0[2];
			reflect SNG_E1[3] = SNG_W0[3];
			reflect SNG_E1[4] = SNG_W0[4];
			reflect SNG_E1[5] = SNG_W0[5];
			reflect SNG_E1[6] = SNG_W0[6];
			reflect SNG_E1[7] = SNG_W0[7];
			reflect DBL_EE1[0] = DBL_WW0[0];
			reflect DBL_EE1[1] = DBL_WW0[1];
			reflect DBL_EE1[2] = DBL_WW0[2];
			reflect DBL_EE1[3] = DBL_WW0[3];
			reflect DBL_EE2[0] = DBL_WW1[0];
			reflect DBL_EE2[1] = DBL_WW1[1];
			reflect DBL_EE2[2] = DBL_WW1[2];
			reflect DBL_EE2[3] = DBL_WW1[3];
			reflect DBL_SE2[0] = DBL_SW1[0];
			reflect DBL_SE2[1] = DBL_SW1[1];
			reflect DBL_SE2[2] = DBL_SW1[2];
			reflect DBL_SE2[3] = DBL_SW1[3];
			reflect DBL_NE2[0] = DBL_NW1[0];
			reflect DBL_NE2[1] = DBL_NW1[1];
			reflect DBL_NE2[2] = DBL_NW1[2];
			reflect DBL_NE2[3] = DBL_NW1[3];
			reflect QUAD_EE1[0] = QUAD_WW0[0];
			reflect QUAD_EE1[1] = QUAD_WW0[1];
			reflect QUAD_EE1[2] = QUAD_WW0[2];
			reflect QUAD_EE1[3] = QUAD_WW0[3];
			reflect QUAD_EE2[0] = QUAD_WW1[0];
			reflect QUAD_EE2[1] = QUAD_WW1[1];
			reflect QUAD_EE2[2] = QUAD_WW1[2];
			reflect QUAD_EE2[3] = QUAD_WW1[3];
			reflect QUAD_EE3[0] = QUAD_WW2[0];
			reflect QUAD_EE3[1] = QUAD_WW2[1];
			reflect QUAD_EE3[2] = QUAD_WW2[2];
			reflect QUAD_EE3[3] = QUAD_WW2[3];
			reflect QUAD_EE4[0] = QUAD_WW3[0];
			reflect QUAD_EE4[1] = QUAD_WW3[1];
			reflect QUAD_EE4[2] = QUAD_WW3[2];
			reflect QUAD_EE4[3] = QUAD_WW3[3];
			reflect QUAD_SE3[0] = QUAD_SW2[0];
			reflect QUAD_SE3[1] = QUAD_SW2[1];
			reflect QUAD_SE3[2] = QUAD_SW2[2];
			reflect QUAD_SE3[3] = QUAD_SW2[3];
			reflect QUAD_SE4[0] = QUAD_SW3[0];
			reflect QUAD_SE4[1] = QUAD_SW3[1];
			reflect QUAD_SE4[2] = QUAD_SW3[2];
			reflect QUAD_SE4[3] = QUAD_SW3[3];
			reflect QUAD_NE4[0] = QUAD_NW3[0];
			reflect QUAD_NE4[1] = QUAD_NW3[1];
			reflect QUAD_NE4[2] = QUAD_NW3[2];
			reflect QUAD_NE4[3] = QUAD_NW3[3];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass SNG_W1[0] = SNG_W0[0];
			pass SNG_W1[1] = SNG_W0[1];
			pass SNG_W1[2] = SNG_W0[2];
			pass SNG_W1[3] = SNG_W0[3];
			pass SNG_W1[4] = SNG_W0[4];
			pass SNG_W1[5] = SNG_W0[5];
			pass SNG_W1[6] = SNG_W0[6];
			pass SNG_W1[7] = SNG_W0[7];
			pass DBL_WW1[0] = DBL_WW0[0];
			pass DBL_WW1[1] = DBL_WW0[1];
			pass DBL_WW1[2] = DBL_WW0[2];
			pass DBL_WW1[3] = DBL_WW0[3];
			pass DBL_WW2[0] = DBL_WW1[0];
			pass DBL_WW2[1] = DBL_WW1[1];
			pass DBL_WW2[2] = DBL_WW1[2];
			pass DBL_WW2[3] = DBL_WW1[3];
			pass DBL_SW2[0] = DBL_SW1[0];
			pass DBL_SW2[1] = DBL_SW1[1];
			pass DBL_SW2[2] = DBL_SW1[2];
			pass DBL_SW2[3] = DBL_SW1[3];
			pass DBL_NW2[0] = DBL_NW1[0];
			pass DBL_NW2[1] = DBL_NW1[1];
			pass DBL_NW2[2] = DBL_NW1[2];
			pass DBL_NW2[3] = DBL_NW1[3];
			pass QUAD_WW1[0] = QUAD_WW0[0];
			pass QUAD_WW1[1] = QUAD_WW0[1];
			pass QUAD_WW1[2] = QUAD_WW0[2];
			pass QUAD_WW1[3] = QUAD_WW0[3];
			pass QUAD_WW2[0] = QUAD_WW1[0];
			pass QUAD_WW2[1] = QUAD_WW1[1];
			pass QUAD_WW2[2] = QUAD_WW1[2];
			pass QUAD_WW2[3] = QUAD_WW1[3];
			pass QUAD_WW3[0] = QUAD_WW2[0];
			pass QUAD_WW3[1] = QUAD_WW2[1];
			pass QUAD_WW3[2] = QUAD_WW2[2];
			pass QUAD_WW3[3] = QUAD_WW2[3];
			pass QUAD_WW4[0] = QUAD_WW3[0];
			pass QUAD_WW4[1] = QUAD_WW3[1];
			pass QUAD_WW4[2] = QUAD_WW3[2];
			pass QUAD_WW4[3] = QUAD_WW3[3];
			pass QUAD_SW3[0] = QUAD_SW2[0];
			pass QUAD_SW3[1] = QUAD_SW2[1];
			pass QUAD_SW3[2] = QUAD_SW2[2];
			pass QUAD_SW3[3] = QUAD_SW2[3];
			pass QUAD_SW4[0] = QUAD_SW3[0];
			pass QUAD_SW4[1] = QUAD_SW3[1];
			pass QUAD_SW4[2] = QUAD_SW3[2];
			pass QUAD_SW4[3] = QUAD_SW3[3];
			pass QUAD_NW3[0] = QUAD_NW2[0];
			pass QUAD_NW3[1] = QUAD_NW2[1];
			pass QUAD_NW3[2] = QUAD_NW2[2];
			pass QUAD_NW3[3] = QUAD_NW2[3];
			pass QUAD_NW4[0] = QUAD_NW3[0];
			pass QUAD_NW4[1] = QUAD_NW3[1];
			pass QUAD_NW4[2] = QUAD_NW3[2];
			pass QUAD_NW4[3] = QUAD_NW3[3];
		}

		connector_class TERM_E {
			reflect SNG_W1[0] = SNG_E0[0];
			reflect SNG_W1[1] = SNG_E0[1];
			reflect SNG_W1[2] = SNG_E0[2];
			reflect SNG_W1[3] = SNG_E0[3];
			reflect SNG_W1[4] = SNG_E0[4];
			reflect SNG_W1[5] = SNG_E0[5];
			reflect SNG_W1[6] = SNG_E0[6];
			reflect SNG_W1[7] = SNG_E0[7];
			reflect DBL_WW1[0] = DBL_EE0[0];
			reflect DBL_WW1[1] = DBL_EE0[1];
			reflect DBL_WW1[2] = DBL_EE0[2];
			reflect DBL_WW1[3] = DBL_EE0[3];
			reflect DBL_WW2[0] = DBL_EE1[0];
			reflect DBL_WW2[1] = DBL_EE1[1];
			reflect DBL_WW2[2] = DBL_EE1[2];
			reflect DBL_WW2[3] = DBL_EE1[3];
			reflect DBL_SW2[0] = DBL_SE1[0];
			reflect DBL_SW2[1] = DBL_SE1[1];
			reflect DBL_SW2[2] = DBL_SE1[2];
			reflect DBL_SW2[3] = DBL_SE1[3];
			reflect DBL_NW2[0] = DBL_NE1[0];
			reflect DBL_NW2[1] = DBL_NE1[1];
			reflect DBL_NW2[2] = DBL_NE1[2];
			reflect DBL_NW2[3] = DBL_NE1[3];
			reflect QUAD_WW1[0] = QUAD_EE0[0];
			reflect QUAD_WW1[1] = QUAD_EE0[1];
			reflect QUAD_WW1[2] = QUAD_EE0[2];
			reflect QUAD_WW1[3] = QUAD_EE0[3];
			reflect QUAD_WW2[0] = QUAD_EE1[0];
			reflect QUAD_WW2[1] = QUAD_EE1[1];
			reflect QUAD_WW2[2] = QUAD_EE1[2];
			reflect QUAD_WW2[3] = QUAD_EE1[3];
			reflect QUAD_WW3[0] = QUAD_EE2[0];
			reflect QUAD_WW3[1] = QUAD_EE2[1];
			reflect QUAD_WW3[2] = QUAD_EE2[2];
			reflect QUAD_WW3[3] = QUAD_EE2[3];
			reflect QUAD_WW4[0] = QUAD_EE3[0];
			reflect QUAD_WW4[1] = QUAD_EE3[1];
			reflect QUAD_WW4[2] = QUAD_EE3[2];
			reflect QUAD_WW4[3] = QUAD_EE3[3];
			reflect QUAD_SW3[0] = QUAD_SE2[0];
			reflect QUAD_SW3[1] = QUAD_SE2[1];
			reflect QUAD_SW3[2] = QUAD_SE2[2];
			reflect QUAD_SW3[3] = QUAD_SE2[3];
			reflect QUAD_SW4[0] = QUAD_SE3[0];
			reflect QUAD_SW4[1] = QUAD_SE3[1];
			reflect QUAD_SW4[2] = QUAD_SE3[2];
			reflect QUAD_SW4[3] = QUAD_SE3[3];
			reflect QUAD_NW3[0] = QUAD_NE2[0];
			reflect QUAD_NW3[1] = QUAD_NE2[1];
			reflect QUAD_NW3[2] = QUAD_NE2[2];
			reflect QUAD_NW3[3] = QUAD_NE2[3];
			reflect QUAD_NW4[0] = QUAD_NE3[0];
			reflect QUAD_NW4[1] = QUAD_NE3[1];
			reflect QUAD_NW4[2] = QUAD_NE3[2];
			reflect QUAD_NW4[3] = QUAD_NE3[3];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass SNG_W1_N3 = SNG_W1[3];
			pass SNG_E1_N7 = SNG_E1[7];
			pass SNG_S1_N7 = SNG_S1[7];
			pass SNG_N1[0] = SNG_N0[0];
			pass SNG_N1[1] = SNG_N0[1];
			pass SNG_N1[2] = SNG_N0[2];
			pass SNG_N1[3] = SNG_N0[3];
			pass SNG_N1[4] = SNG_N0[4];
			pass SNG_N1[5] = SNG_N0[5];
			pass SNG_N1[6] = SNG_N0[6];
			pass SNG_N1[7] = SNG_N0[7];
			pass DBL_WW2_N3 = DBL_WW2[3];
			pass DBL_SS2_N3 = DBL_SS2[3];
			pass DBL_SW2_N3 = DBL_SW2[3];
			pass DBL_NN1[0] = DBL_NN0[0];
			pass DBL_NN1[1] = DBL_NN0[1];
			pass DBL_NN1[2] = DBL_NN0[2];
			pass DBL_NN1[3] = DBL_NN0[3];
			pass DBL_NN2[0] = DBL_NN1[0];
			pass DBL_NN2[1] = DBL_NN1[1];
			pass DBL_NN2[2] = DBL_NN1[2];
			pass DBL_NN2[3] = DBL_NN1[3];
			pass DBL_NW1[0] = DBL_NW0[0];
			pass DBL_NW1[1] = DBL_NW0[1];
			pass DBL_NW1[2] = DBL_NW0[2];
			pass DBL_NW1[3] = DBL_NW0[3];
			pass DBL_NE1[0] = DBL_NE0[0];
			pass DBL_NE1[1] = DBL_NE0[1];
			pass DBL_NE1[2] = DBL_NE0[2];
			pass DBL_NE1[3] = DBL_NE0[3];
			pass QUAD_SS4_N3 = QUAD_SS4[3];
			pass QUAD_SW4_N3 = QUAD_SW4[3];
			pass QUAD_NN1[0] = QUAD_NN0[0];
			pass QUAD_NN1[1] = QUAD_NN0[1];
			pass QUAD_NN1[2] = QUAD_NN0[2];
			pass QUAD_NN1[3] = QUAD_NN0[3];
			pass QUAD_NN2[0] = QUAD_NN1[0];
			pass QUAD_NN2[1] = QUAD_NN1[1];
			pass QUAD_NN2[2] = QUAD_NN1[2];
			pass QUAD_NN2[3] = QUAD_NN1[3];
			pass QUAD_NN3[0] = QUAD_NN2[0];
			pass QUAD_NN3[1] = QUAD_NN2[1];
			pass QUAD_NN3[2] = QUAD_NN2[2];
			pass QUAD_NN3[3] = QUAD_NN2[3];
			pass QUAD_NN4[0] = QUAD_NN3[0];
			pass QUAD_NN4[1] = QUAD_NN3[1];
			pass QUAD_NN4[2] = QUAD_NN3[2];
			pass QUAD_NN4[3] = QUAD_NN3[3];
			pass QUAD_NW1[0] = QUAD_NW0[0];
			pass QUAD_NW1[1] = QUAD_NW0[1];
			pass QUAD_NW1[2] = QUAD_NW0[2];
			pass QUAD_NW1[3] = QUAD_NW0[3];
			pass QUAD_NW2[0] = QUAD_NW1[0];
			pass QUAD_NW2[1] = QUAD_NW1[1];
			pass QUAD_NW2[2] = QUAD_NW1[2];
			pass QUAD_NW2[3] = QUAD_NW1[3];
			pass QUAD_NE1[0] = QUAD_NE0[0];
			pass QUAD_NE1[1] = QUAD_NE0[1];
			pass QUAD_NE1[2] = QUAD_NE0[2];
			pass QUAD_NE1[3] = QUAD_NE0[3];
			pass QUAD_NE2[0] = QUAD_NE1[0];
			pass QUAD_NE2[1] = QUAD_NE1[1];
			pass QUAD_NE2[2] = QUAD_NE1[2];
			pass QUAD_NE2[3] = QUAD_NE1[3];
			pass IMUX_LOGICIN21_N = IMUX_LOGICIN21_BOUNCE;
			pass IMUX_LOGICIN28_N = IMUX_LOGICIN28_BOUNCE;
			pass IMUX_LOGICIN52_N = IMUX_LOGICIN52_BOUNCE;
			pass IMUX_LOGICIN60_N = IMUX_LOGICIN60_BOUNCE;
		}

		connector_class TERM_S {
			reflect SNG_W1_N3 = SNG_W1[4];
			reflect SNG_E1_N7 = SNG_E1[0];
			reflect SNG_S1_N7 = SNG_N1[0];
			reflect SNG_N1[4] = SNG_S0[4];
			reflect SNG_N1[5] = SNG_S0[5];
			reflect SNG_N1[6] = SNG_S0[6];
			reflect SNG_N1[7] = SNG_S0[7];
			reflect DBL_WW2_N3 = DBL_NW2[0];
			reflect DBL_SS2_N3 = DBL_NN2[0];
			reflect DBL_SW2_N3 = DBL_NE2[0];
			reflect DBL_NN1[0] = DBL_SS0[0];
			reflect DBL_NN1[1] = DBL_SS0[1];
			reflect DBL_NN1[2] = DBL_SS0[2];
			reflect DBL_NN1[3] = DBL_SS0[3];
			reflect DBL_NN2[0] = DBL_SS1[0];
			reflect DBL_NN2[1] = DBL_SS1[1];
			reflect DBL_NN2[2] = DBL_SS1[2];
			reflect DBL_NN2[3] = DBL_SS1[3];
			reflect DBL_NW1[0] = DBL_SW0[0];
			reflect DBL_NW1[1] = DBL_SW0[1];
			reflect DBL_NW1[2] = DBL_SW0[2];
			reflect DBL_NW1[3] = DBL_SW0[3];
			reflect DBL_NE1[0] = DBL_SE0[0];
			reflect DBL_NE1[1] = DBL_SE0[1];
			reflect DBL_NE1[2] = DBL_SE0[2];
			reflect DBL_NE1[3] = DBL_SE0[3];
			reflect QUAD_SS4_N3 = QUAD_NW4[0];
			reflect QUAD_SW4_N3 = QUAD_WW4[0];
			reflect QUAD_NN1[0] = QUAD_SS0[0];
			reflect QUAD_NN1[1] = QUAD_SS0[1];
			reflect QUAD_NN1[2] = QUAD_SS0[2];
			reflect QUAD_NN1[3] = QUAD_SS0[3];
			reflect QUAD_NN2[0] = QUAD_SS1[0];
			reflect QUAD_NN2[1] = QUAD_SS1[1];
			reflect QUAD_NN2[2] = QUAD_SS1[2];
			reflect QUAD_NN2[3] = QUAD_SS1[3];
			reflect QUAD_NN3[0] = QUAD_SS2[0];
			reflect QUAD_NN3[1] = QUAD_SS2[1];
			reflect QUAD_NN3[2] = QUAD_SS2[2];
			reflect QUAD_NN3[3] = QUAD_SS2[3];
			reflect QUAD_NN4[0] = QUAD_SS3[0];
			reflect QUAD_NN4[1] = QUAD_SS3[1];
			reflect QUAD_NN4[2] = QUAD_SS3[2];
			reflect QUAD_NN4[3] = QUAD_SS3[3];
			reflect QUAD_NW1[0] = QUAD_SW0[0];
			reflect QUAD_NW1[1] = QUAD_SW0[1];
			reflect QUAD_NW1[2] = QUAD_SW0[2];
			reflect QUAD_NW1[3] = QUAD_SW0[3];
			reflect QUAD_NW2[0] = QUAD_SW1[0];
			reflect QUAD_NW2[1] = QUAD_SW1[1];
			reflect QUAD_NW2[2] = QUAD_SW1[2];
			reflect QUAD_NW2[3] = QUAD_SW1[3];
			reflect QUAD_NE1[0] = QUAD_SE0[0];
			reflect QUAD_NE1[1] = QUAD_SE0[1];
			reflect QUAD_NE1[2] = QUAD_SE0[2];
			reflect QUAD_NE1[3] = QUAD_SE0[3];
			reflect QUAD_NE2[0] = QUAD_SE1[0];
			reflect QUAD_NE2[1] = QUAD_SE1[1];
			reflect QUAD_NE2[2] = QUAD_SE1[2];
			reflect QUAD_NE2[3] = QUAD_SE1[3];
			reflect IMUX_LOGICIN21_N = IMUX_LOGICIN20_BOUNCE;
			reflect IMUX_LOGICIN28_N = IMUX_LOGICIN36_BOUNCE;
			reflect IMUX_LOGICIN52_N = IMUX_LOGICIN44_BOUNCE;
			reflect IMUX_LOGICIN60_N = IMUX_LOGICIN62_BOUNCE;
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass SNG_W1_S4 = SNG_W1[4];
			pass SNG_E1_S0 = SNG_E1[0];
			pass SNG_S1[0] = SNG_S0[0];
			pass SNG_S1[1] = SNG_S0[1];
			pass SNG_S1[2] = SNG_S0[2];
			pass SNG_S1[3] = SNG_S0[3];
			pass SNG_S1[4] = SNG_S0[4];
			pass SNG_S1[5] = SNG_S0[5];
			pass SNG_S1[6] = SNG_S0[6];
			pass SNG_S1[7] = SNG_S0[7];
			pass SNG_N1_S0 = SNG_N1[0];
			pass DBL_SS1[0] = DBL_SS0[0];
			pass DBL_SS1[1] = DBL_SS0[1];
			pass DBL_SS1[2] = DBL_SS0[2];
			pass DBL_SS1[3] = DBL_SS0[3];
			pass DBL_SS2[0] = DBL_SS1[0];
			pass DBL_SS2[1] = DBL_SS1[1];
			pass DBL_SS2[2] = DBL_SS1[2];
			pass DBL_SS2[3] = DBL_SS1[3];
			pass DBL_SW1[0] = DBL_SW0[0];
			pass DBL_SW1[1] = DBL_SW0[1];
			pass DBL_SW1[2] = DBL_SW0[2];
			pass DBL_SW1[3] = DBL_SW0[3];
			pass DBL_SE1[0] = DBL_SE0[0];
			pass DBL_SE1[1] = DBL_SE0[1];
			pass DBL_SE1[2] = DBL_SE0[2];
			pass DBL_SE1[3] = DBL_SE0[3];
			pass DBL_NN2_S0 = DBL_NN2[0];
			pass DBL_NW2_S0 = DBL_NW2[0];
			pass DBL_NE2_S0 = DBL_NE2[0];
			pass QUAD_WW4_S0 = QUAD_WW4[0];
			pass QUAD_SS1[0] = QUAD_SS0[0];
			pass QUAD_SS1[1] = QUAD_SS0[1];
			pass QUAD_SS1[2] = QUAD_SS0[2];
			pass QUAD_SS1[3] = QUAD_SS0[3];
			pass QUAD_SS2[0] = QUAD_SS1[0];
			pass QUAD_SS2[1] = QUAD_SS1[1];
			pass QUAD_SS2[2] = QUAD_SS1[2];
			pass QUAD_SS2[3] = QUAD_SS1[3];
			pass QUAD_SS3[0] = QUAD_SS2[0];
			pass QUAD_SS3[1] = QUAD_SS2[1];
			pass QUAD_SS3[2] = QUAD_SS2[2];
			pass QUAD_SS3[3] = QUAD_SS2[3];
			pass QUAD_SS4[0] = QUAD_SS3[0];
			pass QUAD_SS4[1] = QUAD_SS3[1];
			pass QUAD_SS4[2] = QUAD_SS3[2];
			pass QUAD_SS4[3] = QUAD_SS3[3];
			pass QUAD_SW1[0] = QUAD_SW0[0];
			pass QUAD_SW1[1] = QUAD_SW0[1];
			pass QUAD_SW1[2] = QUAD_SW0[2];
			pass QUAD_SW1[3] = QUAD_SW0[3];
			pass QUAD_SW2[0] = QUAD_SW1[0];
			pass QUAD_SW2[1] = QUAD_SW1[1];
			pass QUAD_SW2[2] = QUAD_SW1[2];
			pass QUAD_SW2[3] = QUAD_SW1[3];
			pass QUAD_SE1[0] = QUAD_SE0[0];
			pass QUAD_SE1[1] = QUAD_SE0[1];
			pass QUAD_SE1[2] = QUAD_SE0[2];
			pass QUAD_SE1[3] = QUAD_SE0[3];
			pass QUAD_SE2[0] = QUAD_SE1[0];
			pass QUAD_SE2[1] = QUAD_SE1[1];
			pass QUAD_SE2[2] = QUAD_SE1[2];
			pass QUAD_SE2[3] = QUAD_SE1[3];
			pass QUAD_NW4_S0 = QUAD_NW4[0];
			pass IMUX_LOGICIN20_S = IMUX_LOGICIN20_BOUNCE;
			pass IMUX_LOGICIN36_S = IMUX_LOGICIN36_BOUNCE;
			pass IMUX_LOGICIN44_S = IMUX_LOGICIN44_BOUNCE;
			pass IMUX_LOGICIN62_S = IMUX_LOGICIN62_BOUNCE;
		}

		connector_class TERM_N {
			reflect SNG_W1_S4 = SNG_W1[3];
			reflect SNG_E1_S0 = SNG_E1[7];
			reflect SNG_S1[0] = SNG_N0[0];
			reflect SNG_S1[1] = SNG_N0[1];
			reflect SNG_S1[2] = SNG_N0[2];
			reflect SNG_S1[3] = SNG_N0[3];
			reflect SNG_S1[4] = SNG_N0[4];
			reflect SNG_S1[5] = SNG_N0[5];
			reflect SNG_S1[6] = SNG_N0[6];
			reflect SNG_S1[7] = SNG_N0[7];
			reflect SNG_N1_S0 = SNG_S1[7];
			reflect DBL_SS1[0] = DBL_NN0[0];
			reflect DBL_SS1[1] = DBL_NN0[1];
			reflect DBL_SS1[2] = DBL_NN0[2];
			reflect DBL_SS1[3] = DBL_NN0[3];
			reflect DBL_SS2[0] = DBL_NN1[0];
			reflect DBL_SS2[1] = DBL_NN1[1];
			reflect DBL_SS2[2] = DBL_NN1[2];
			reflect DBL_SS2[3] = DBL_NN1[3];
			reflect DBL_SW1[0] = DBL_NW0[0];
			reflect DBL_SW1[1] = DBL_NW0[1];
			reflect DBL_SW1[2] = DBL_NW0[2];
			reflect DBL_SW1[3] = DBL_NW0[3];
			reflect DBL_SE1[0] = DBL_NE0[0];
			reflect DBL_SE1[1] = DBL_NE0[1];
			reflect DBL_SE1[2] = DBL_NE0[2];
			reflect DBL_SE1[3] = DBL_NE0[3];
			reflect DBL_NN2_S0 = DBL_SS2[3];
			reflect DBL_NW2_S0 = DBL_WW2[3];
			reflect DBL_NE2_S0 = DBL_SW2[3];
			reflect QUAD_WW4_S0 = QUAD_SW4[3];
			reflect QUAD_SS1[0] = QUAD_NN0[0];
			reflect QUAD_SS1[1] = QUAD_NN0[1];
			reflect QUAD_SS1[2] = QUAD_NN0[2];
			reflect QUAD_SS1[3] = QUAD_NN0[3];
			reflect QUAD_SS2[0] = QUAD_NN1[0];
			reflect QUAD_SS2[1] = QUAD_NN1[1];
			reflect QUAD_SS2[2] = QUAD_NN1[2];
			reflect QUAD_SS2[3] = QUAD_NN1[3];
			reflect QUAD_SS3[0] = QUAD_NN2[0];
			reflect QUAD_SS3[1] = QUAD_NN2[1];
			reflect QUAD_SS3[2] = QUAD_NN2[2];
			reflect QUAD_SS3[3] = QUAD_NN2[3];
			reflect QUAD_SS4[0] = QUAD_NN3[0];
			reflect QUAD_SS4[1] = QUAD_NN3[1];
			reflect QUAD_SS4[2] = QUAD_NN3[2];
			reflect QUAD_SS4[3] = QUAD_NN3[3];
			reflect QUAD_SW1[0] = QUAD_NW0[0];
			reflect QUAD_SW1[1] = QUAD_NW0[1];
			reflect QUAD_SW1[2] = QUAD_NW0[2];
			reflect QUAD_SW1[3] = QUAD_NW0[3];
			reflect QUAD_SW2[0] = QUAD_NW1[0];
			reflect QUAD_SW2[1] = QUAD_NW1[1];
			reflect QUAD_SW2[2] = QUAD_NW1[2];
			reflect QUAD_SW2[3] = QUAD_NW1[3];
			reflect QUAD_SE1[0] = QUAD_NE0[0];
			reflect QUAD_SE1[1] = QUAD_NE0[1];
			reflect QUAD_SE1[2] = QUAD_NE0[2];
			reflect QUAD_SE1[3] = QUAD_NE0[3];
			reflect QUAD_SE2[0] = QUAD_NE1[0];
			reflect QUAD_SE2[1] = QUAD_NE1[1];
			reflect QUAD_SE2[2] = QUAD_NE1[2];
			reflect QUAD_SE2[3] = QUAD_NE1[3];
			reflect QUAD_NW4_S0 = QUAD_SS4[3];
			reflect IMUX_LOGICIN20_S = IMUX_LOGICIN21_BOUNCE;
			reflect IMUX_LOGICIN36_S = IMUX_LOGICIN28_BOUNCE;
			reflect IMUX_LOGICIN44_S = IMUX_LOGICIN52_BOUNCE;
			reflect IMUX_LOGICIN62_S = IMUX_LOGICIN60_BOUNCE;
		}
	}

	connector_slot CMT_PREV {
		opposite CMT_NEXT;

		connector_class CMT_PREV {
			pass CMT_CLKC_I[0] = CMT_CLKC_O[0];
			pass CMT_CLKC_I[1] = CMT_CLKC_O[1];
			pass CMT_CLKC_I[2] = CMT_CLKC_O[2];
			pass CMT_CLKC_I[3] = CMT_CLKC_O[3];
			pass CMT_CLKC_I[4] = CMT_CLKC_O[4];
			pass CMT_CLKC_I[5] = CMT_CLKC_O[5];
			pass CMT_CLKC_I[6] = CMT_CLKC_O[6];
			pass CMT_CLKC_I[7] = CMT_CLKC_O[7];
			pass CMT_CLKC_I[8] = CMT_CLKC_O[8];
			pass CMT_CLKC_I[9] = CMT_CLKC_O[9];
			pass CMT_CLKC_I[10] = CMT_CLKC_O[10];
			pass CMT_CLKC_I[11] = CMT_CLKC_O[11];
			pass CMT_CLKC_I[12] = CMT_CLKC_O[12];
			pass CMT_CLKC_I[13] = CMT_CLKC_O[13];
			pass CMT_CLKC_I[14] = CMT_CLKC_O[14];
			pass CMT_CLKC_I[15] = CMT_CLKC_O[15];
		}
	}

	connector_slot CMT_NEXT {
		opposite CMT_PREV;

		connector_class CMT_NEXT {
		}
	}

	connector_slot CMT_S {
		opposite CMT_N;

		connector_class CMT_S {
		}
	}

	connector_slot CMT_N {
		opposite CMT_S;

		connector_class CMT_N {
			pass CMT_BUFPLL_V_CLKOUT_N[0] = CMT_BUFPLL_V_CLKOUT_S[0];
			pass CMT_BUFPLL_V_CLKOUT_N[1] = CMT_BUFPLL_V_CLKOUT_S[1];
			pass CMT_BUFPLL_V_CLKOUT_N[2] = CMT_BUFPLL_V_CLKOUT_S[2];
			pass CMT_BUFPLL_V_CLKOUT_N[3] = CMT_BUFPLL_V_CLKOUT_S[3];
			pass CMT_BUFPLL_V_CLKOUT_N[4] = CMT_BUFPLL_V_CLKOUT_S[4];
			pass CMT_BUFPLL_V_CLKOUT_N[5] = CMT_BUFPLL_V_CLKOUT_S[5];
			pass CMT_BUFPLL_V_LOCKED_N[0] = CMT_BUFPLL_V_LOCKED_S[0];
			pass CMT_BUFPLL_V_LOCKED_N[1] = CMT_BUFPLL_V_LOCKED_S[1];
			pass CMT_BUFPLL_V_LOCKED_N[2] = CMT_BUFPLL_V_LOCKED_S[2];
		}
	}

	table IOB_DATA {
		field PDRIVE: bitvec[6];
		field NDRIVE_2V5: bitvec[7];
		field NDRIVE_3V3: bitvec[7];
		field PSLEW: bitvec[4];
		field NSLEW: bitvec[4];

		row OFF {
			PDRIVE = 0b000000;
			NDRIVE_2V5 = 0b0000000;
			NDRIVE_3V3 = 0b0000000;
			PSLEW = 0b0000;
			NSLEW = 0b0000;
		}
		row IN_TERM {
			PSLEW = 0b0100;
			NSLEW = 0b0100;
		}
		row SLEW_SLOW {
			PSLEW = 0b0100;
			NSLEW = 0b0100;
		}
		row SLEW_FAST {
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row SLEW_QUIETIO {
			PSLEW = 0b0010;
			NSLEW = 0b0010;
		}
		row LVCMOS12_2 {
			PDRIVE = 0b001001;
			NDRIVE_2V5 = 0b0001001;
			NDRIVE_3V3 = 0b0000111;
		}
		row LVCMOS12_4 {
			PDRIVE = 0b010010;
			NDRIVE_2V5 = 0b0010010;
			NDRIVE_3V3 = 0b0001110;
		}
		row LVCMOS12_6 {
			PDRIVE = 0b011010;
			NDRIVE_2V5 = 0b0011011;
			NDRIVE_3V3 = 0b0010101;
		}
		row LVCMOS12_8 {
			PDRIVE = 0b100011;
			NDRIVE_2V5 = 0b0100100;
			NDRIVE_3V3 = 0b0011100;
		}
		row LVCMOS12_12 {
			PDRIVE = 0b110100;
			NDRIVE_2V5 = 0b0110101;
			NDRIVE_3V3 = 0b0101010;
		}
		row LVCMOS15_2 {
			PDRIVE = 0b000110;
			NDRIVE_2V5 = 0b0001010;
			NDRIVE_3V3 = 0b0001000;
		}
		row LVCMOS15_4 {
			PDRIVE = 0b001100;
			NDRIVE_2V5 = 0b0010100;
			NDRIVE_3V3 = 0b0010000;
		}
		row LVCMOS15_6 {
			PDRIVE = 0b010010;
			NDRIVE_2V5 = 0b0011110;
			NDRIVE_3V3 = 0b0011000;
		}
		row LVCMOS15_8 {
			PDRIVE = 0b011000;
			NDRIVE_2V5 = 0b0101000;
			NDRIVE_3V3 = 0b0100000;
		}
		row LVCMOS15_12 {
			PDRIVE = 0b100100;
			NDRIVE_2V5 = 0b0111100;
			NDRIVE_3V3 = 0b0101111;
		}
		row LVCMOS15_16 {
			PDRIVE = 0b101111;
			NDRIVE_2V5 = 0b1001111;
			NDRIVE_3V3 = 0b0111111;
		}
		row LVCMOS18_2 {
			PDRIVE = 0b000100;
			NDRIVE_2V5 = 0b0001001;
			NDRIVE_3V3 = 0b0000111;
		}
		row LVCMOS18_4 {
			PDRIVE = 0b001000;
			NDRIVE_2V5 = 0b0010001;
			NDRIVE_3V3 = 0b0001101;
		}
		row LVCMOS18_6 {
			PDRIVE = 0b001100;
			NDRIVE_2V5 = 0b0011001;
			NDRIVE_3V3 = 0b0010011;
		}
		row LVCMOS18_8 {
			PDRIVE = 0b010000;
			NDRIVE_2V5 = 0b0100001;
			NDRIVE_3V3 = 0b0011001;
		}
		row LVCMOS18_12 {
			PDRIVE = 0b010111;
			NDRIVE_2V5 = 0b0110001;
			NDRIVE_3V3 = 0b0100110;
		}
		row LVCMOS18_16 {
			PDRIVE = 0b011111;
			NDRIVE_2V5 = 0b1000001;
			NDRIVE_3V3 = 0b0110010;
		}
		row LVCMOS18_24 {
			PDRIVE = 0b101110;
			NDRIVE_2V5 = 0b1100001;
			NDRIVE_3V3 = 0b1001011;
		}
		row LVCMOS25_2 {
			PDRIVE = 0b000011;
			NDRIVE_2V5 = 0b0001001;
			NDRIVE_3V3 = 0b0000111;
		}
		row LVCMOS25_4 {
			PDRIVE = 0b000110;
			NDRIVE_2V5 = 0b0010010;
			NDRIVE_3V3 = 0b0001110;
		}
		row LVCMOS25_6 {
			PDRIVE = 0b001001;
			NDRIVE_2V5 = 0b0011011;
			NDRIVE_3V3 = 0b0010101;
		}
		row LVCMOS25_8 {
			PDRIVE = 0b001011;
			NDRIVE_2V5 = 0b0100100;
			NDRIVE_3V3 = 0b0011100;
		}
		row LVCMOS25_12 {
			PDRIVE = 0b010001;
			NDRIVE_2V5 = 0b0110101;
			NDRIVE_3V3 = 0b0101010;
		}
		row LVCMOS25_16 {
			PDRIVE = 0b010110;
			NDRIVE_2V5 = 0b1000111;
			NDRIVE_3V3 = 0b0111000;
		}
		row LVCMOS25_24 {
			PDRIVE = 0b100001;
			NDRIVE_2V5 = 0b1101010;
			NDRIVE_3V3 = 0b1010011;
		}
		row LVCMOS33_2 {
			PDRIVE = 0b000011;
			NDRIVE_2V5 = 0b0001001;
			NDRIVE_3V3 = 0b0000111;
		}
		row LVCMOS33_4 {
			PDRIVE = 0b000101;
			NDRIVE_2V5 = 0b0010010;
			NDRIVE_3V3 = 0b0001110;
		}
		row LVCMOS33_6 {
			PDRIVE = 0b000111;
			NDRIVE_2V5 = 0b0011011;
			NDRIVE_3V3 = 0b0010101;
		}
		row LVCMOS33_8 {
			PDRIVE = 0b001001;
			NDRIVE_2V5 = 0b0100100;
			NDRIVE_3V3 = 0b0011100;
		}
		row LVCMOS33_12 {
			PDRIVE = 0b001101;
			NDRIVE_2V5 = 0b0110101;
			NDRIVE_3V3 = 0b0101010;
		}
		row LVCMOS33_16 {
			PDRIVE = 0b010010;
			NDRIVE_2V5 = 0b1000111;
			NDRIVE_3V3 = 0b0111000;
		}
		row LVCMOS33_24 {
			PDRIVE = 0b011010;
			NDRIVE_2V5 = 0b1101010;
			NDRIVE_3V3 = 0b1010011;
		}
		row LVTTL_2 {
			PDRIVE = 0b000010;
			NDRIVE_2V5 = 0b0001001;
			NDRIVE_3V3 = 0b0000111;
		}
		row LVTTL_4 {
			PDRIVE = 0b000100;
			NDRIVE_2V5 = 0b0010010;
			NDRIVE_3V3 = 0b0001110;
		}
		row LVTTL_6 {
			PDRIVE = 0b000101;
			NDRIVE_2V5 = 0b0011011;
			NDRIVE_3V3 = 0b0010101;
		}
		row LVTTL_8 {
			PDRIVE = 0b000111;
			NDRIVE_2V5 = 0b0100100;
			NDRIVE_3V3 = 0b0011100;
		}
		row LVTTL_12 {
			PDRIVE = 0b001010;
			NDRIVE_2V5 = 0b0110101;
			NDRIVE_3V3 = 0b0101010;
		}
		row LVTTL_16 {
			PDRIVE = 0b001101;
			NDRIVE_2V5 = 0b1000111;
			NDRIVE_3V3 = 0b0111000;
		}
		row LVTTL_24 {
			PDRIVE = 0b010011;
			NDRIVE_2V5 = 0b1101010;
			NDRIVE_3V3 = 0b1010011;
		}
		row MOBILE_DDR {
			PDRIVE = 0b010000;
			NDRIVE_2V5 = 0b0011011;
			NDRIVE_3V3 = 0b0010100;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row SDIO {
			PDRIVE = 0b001001;
			NDRIVE_2V5 = 0b0100100;
			NDRIVE_3V3 = 0b0011100;
			PSLEW = 0b0100;
			NSLEW = 0b0100;
		}
		row I2C {
			PDRIVE = 0b000000;
			NDRIVE_2V5 = 0b0010000;
			NDRIVE_3V3 = 0b0001000;
			PSLEW = 0b0100;
			NSLEW = 0b0100;
		}
		row SMBUS {
			PDRIVE = 0b000000;
			NDRIVE_2V5 = 0b0010010;
			NDRIVE_3V3 = 0b0001110;
			PSLEW = 0b0100;
			NSLEW = 0b0100;
		}
		row PCI33_3 {
			PDRIVE = 0b011001;
			NDRIVE_3V3 = 0b1010000;
			PSLEW = 0b0001;
			NSLEW = 0b0001;
		}
		row PCI66_3 {
			PDRIVE = 0b011001;
			NDRIVE_3V3 = 0b1010000;
			PSLEW = 0b0001;
			NSLEW = 0b0001;
		}
		row DIFF_MOBILE_DDR {
			PDRIVE = 0b001000;
			NDRIVE_2V5 = 0b0010001;
			NDRIVE_3V3 = 0b0001101;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row BLVDS_25 {
			PDRIVE = 0b011111;
			NDRIVE_2V5 = 0b1111111;
			NDRIVE_3V3 = 0b1111111;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row DISPLAY_PORT {
			PDRIVE = 0b001000;
			NDRIVE_2V5 = 0b0111000;
			NDRIVE_3V3 = 0b0011100;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row TML_33 {
			PDRIVE = 0b000110;
			NDRIVE_3V3 = 0b0000000;
			PSLEW = 0b0100;
			NSLEW = 0b0100;
		}
		row HSTL_I {
			PDRIVE = 0b010110;
			NDRIVE_2V5 = 0b0100100;
			NDRIVE_3V3 = 0b0011100;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row HSTL_II {
			PDRIVE = 0b101011;
			NDRIVE_2V5 = 0b1000111;
			NDRIVE_3V3 = 0b0111000;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row HSTL_III {
			PDRIVE = 0b010110;
			NDRIVE_2V5 = 0b1101010;
			NDRIVE_3V3 = 0b1010011;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row HSTL_I_18 {
			PDRIVE = 0b010110;
			NDRIVE_2V5 = 0b0110001;
			NDRIVE_3V3 = 0b0100110;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row HSTL_II_18 {
			PDRIVE = 0b101100;
			NDRIVE_2V5 = 0b1100010;
			NDRIVE_3V3 = 0b1001100;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row HSTL_III_18 {
			PDRIVE = 0b010110;
			NDRIVE_2V5 = 0b1111111;
			NDRIVE_3V3 = 0b1101000;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row SSTL15_II {
			PDRIVE = 0b101101;
			NDRIVE_2V5 = 0b1010000;
			NDRIVE_3V3 = 0b1000000;
			PSLEW = 0b1111;
			NSLEW = 0b1111;
		}
		row SSTL18_I {
			PDRIVE = 0b001110;
			NDRIVE_2V5 = 0b0011110;
			NDRIVE_3V3 = 0b0011000;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row SSTL18_II {
			PDRIVE = 0b100101;
			NDRIVE_2V5 = 0b1010011;
			NDRIVE_3V3 = 0b1000010;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row SSTL2_I {
			PDRIVE = 0b001001;
			NDRIVE_2V5 = 0b0011100;
			NDRIVE_3V3 = 0b0010110;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row SSTL2_II {
			PDRIVE = 0b011001;
			NDRIVE_2V5 = 0b1001111;
			NDRIVE_3V3 = 0b0111110;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row SSTL3_I {
			PDRIVE = 0b000101;
			NDRIVE_2V5 = 0b0011000;
			NDRIVE_3V3 = 0b0010010;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row SSTL3_II {
			PDRIVE = 0b001010;
			NDRIVE_2V5 = 0b0111100;
			NDRIVE_3V3 = 0b0101110;
			PSLEW = 0b1000;
			NSLEW = 0b1000;
		}
		row UNTUNED_25_1V2 {
			PDRIVE = 0b100010;
			NDRIVE_2V5 = 0b0100100;
			NDRIVE_3V3 = 0b0011111;
		}
		row UNTUNED_25_1V5 {
			PDRIVE = 0b011010;
			NDRIVE_2V5 = 0b0100101;
			NDRIVE_3V3 = 0b0011111;
		}
		row UNTUNED_25_1V8 {
			PDRIVE = 0b010101;
			NDRIVE_2V5 = 0b0100110;
			NDRIVE_3V3 = 0b0100000;
		}
		row UNTUNED_25_2V5 {
			PDRIVE = 0b010000;
			NDRIVE_2V5 = 0b0101001;
			NDRIVE_3V3 = 0b0100010;
		}
		row UNTUNED_25_3V3 {
			PDRIVE = 0b001101;
			NDRIVE_2V5 = 0b0101101;
			NDRIVE_3V3 = 0b0100100;
		}
		row UNTUNED_50_1V2 {
			PDRIVE = 0b010001;
			NDRIVE_2V5 = 0b0010010;
			NDRIVE_3V3 = 0b0001111;
		}
		row UNTUNED_50_1V5 {
			PDRIVE = 0b001101;
			NDRIVE_2V5 = 0b0010010;
			NDRIVE_3V3 = 0b0001111;
		}
		row UNTUNED_50_1V8 {
			PDRIVE = 0b001010;
			NDRIVE_2V5 = 0b0010011;
			NDRIVE_3V3 = 0b0010000;
		}
		row UNTUNED_50_2V5 {
			PDRIVE = 0b001000;
			NDRIVE_2V5 = 0b0010100;
			NDRIVE_3V3 = 0b0010001;
		}
		row UNTUNED_50_3V3 {
			PDRIVE = 0b000110;
			NDRIVE_2V5 = 0b0010110;
			NDRIVE_3V3 = 0b0010010;
		}
		row UNTUNED_75_1V2 {
			PDRIVE = 0b001011;
			NDRIVE_2V5 = 0b0001100;
			NDRIVE_3V3 = 0b0001010;
		}
		row UNTUNED_75_1V5 {
			PDRIVE = 0b001000;
			NDRIVE_2V5 = 0b0001100;
			NDRIVE_3V3 = 0b0001010;
		}
		row UNTUNED_75_1V8 {
			PDRIVE = 0b000111;
			NDRIVE_2V5 = 0b0001100;
			NDRIVE_3V3 = 0b0001010;
		}
		row UNTUNED_75_2V5 {
			PDRIVE = 0b000101;
			NDRIVE_2V5 = 0b0001101;
			NDRIVE_3V3 = 0b0001011;
		}
		row UNTUNED_75_3V3 {
			PDRIVE = 0b000100;
			NDRIVE_2V5 = 0b0001111;
			NDRIVE_3V3 = 0b0001100;
		}
	}

	table LVDSBIAS {
		field LVDSBIAS: bitvec[12];

		row OFF {
			LVDSBIAS = 0b000000000000;
		}
		row LVDS_25 {
			LVDSBIAS = 0b100010111001;
		}
		row LVDS_33 {
			LVDSBIAS = 0b100010111001;
		}
		row MINI_LVDS_25 {
			LVDSBIAS = 0b011111010001;
		}
		row MINI_LVDS_33 {
			LVDSBIAS = 0b011111010001;
		}
		row RSDS_25 {
			LVDSBIAS = 0b100010010101;
		}
		row RSDS_33 {
			LVDSBIAS = 0b100010010101;
		}
		row PPDS_25 {
			LVDSBIAS = 0b010000110111;
		}
		row PPDS_33 {
			LVDSBIAS = 0b010000110111;
		}
		row TMDS_33 {
			LVDSBIAS = 0b101001100101;
		}
		row TML_33 {
			LVDSBIAS = 0b101001111111;
		}
	}

	table IOB_TERM {
		field PTERM_2V5: bitvec[6];
		field PTERM_3V3: bitvec[6];
		field NTERM_2V5: bitvec[7];
		field NTERM_3V3: bitvec[7];

		row OFF {
			PTERM_2V5 = 0b000000;
			PTERM_3V3 = 0b000000;
			NTERM_2V5 = 0b0000000;
			NTERM_3V3 = 0b0000000;
		}
		row TML_33 {
			PTERM_3V3 = 0b000110;
			NTERM_3V3 = 0b0000000;
		}
		row UNTUNED_SPLIT_25_1V2 {
			PTERM_2V5 = 0b101011;
			PTERM_3V3 = 0b101000;
			NTERM_2V5 = 0b0011111;
			NTERM_3V3 = 0b0011010;
		}
		row UNTUNED_SPLIT_25_1V5 {
			PTERM_2V5 = 0b100000;
			PTERM_3V3 = 0b011101;
			NTERM_2V5 = 0b0100100;
			NTERM_3V3 = 0b0011011;
		}
		row UNTUNED_SPLIT_25_1V8 {
			PTERM_2V5 = 0b011011;
			PTERM_3V3 = 0b011000;
			NTERM_2V5 = 0b0101011;
			NTERM_3V3 = 0b0011101;
		}
		row UNTUNED_SPLIT_25_2V5 {
			PTERM_2V5 = 0b011000;
			PTERM_3V3 = 0b010100;
			NTERM_2V5 = 0b1000000;
			NTERM_3V3 = 0b0101001;
		}
		row UNTUNED_SPLIT_25_3V3 {
			PTERM_2V5 = 0b011000;
			PTERM_3V3 = 0b010100;
			NTERM_2V5 = 0b1011011;
			NTERM_3V3 = 0b0111010;
		}
		row UNTUNED_SPLIT_50_1V2 {
			PTERM_2V5 = 0b010101;
			PTERM_3V3 = 0b010100;
			NTERM_2V5 = 0b0001111;
			NTERM_3V3 = 0b0001100;
		}
		row UNTUNED_SPLIT_50_1V5 {
			PTERM_2V5 = 0b010000;
			PTERM_3V3 = 0b001111;
			NTERM_2V5 = 0b0010010;
			NTERM_3V3 = 0b0001101;
		}
		row UNTUNED_SPLIT_50_1V8 {
			PTERM_2V5 = 0b001110;
			PTERM_3V3 = 0b001100;
			NTERM_2V5 = 0b0010101;
			NTERM_3V3 = 0b0001110;
		}
		row UNTUNED_SPLIT_50_2V5 {
			PTERM_2V5 = 0b001100;
			PTERM_3V3 = 0b001010;
			NTERM_2V5 = 0b0100000;
			NTERM_3V3 = 0b0010011;
		}
		row UNTUNED_SPLIT_50_3V3 {
			PTERM_2V5 = 0b001100;
			PTERM_3V3 = 0b001010;
			NTERM_2V5 = 0b0101110;
			NTERM_3V3 = 0b0011100;
		}
		row UNTUNED_SPLIT_75_1V2 {
			PTERM_2V5 = 0b001110;
			PTERM_3V3 = 0b001110;
			NTERM_2V5 = 0b0001010;
			NTERM_3V3 = 0b0001001;
		}
		row UNTUNED_SPLIT_75_1V5 {
			PTERM_2V5 = 0b001010;
			PTERM_3V3 = 0b001001;
			NTERM_2V5 = 0b0001011;
			NTERM_3V3 = 0b0001001;
		}
		row UNTUNED_SPLIT_75_1V8 {
			PTERM_2V5 = 0b001001;
			PTERM_3V3 = 0b001000;
			NTERM_2V5 = 0b0001110;
			NTERM_3V3 = 0b0001010;
		}
		row UNTUNED_SPLIT_75_2V5 {
			PTERM_2V5 = 0b001000;
			PTERM_3V3 = 0b000111;
			NTERM_2V5 = 0b0010100;
			NTERM_3V3 = 0b0001101;
		}
		row UNTUNED_SPLIT_75_3V3 {
			PTERM_2V5 = 0b001000;
			PTERM_3V3 = 0b000111;
			NTERM_2V5 = 0b0011110;
			NTERM_3V3 = 0b0010011;
		}
	}

	table PLL_MULT {
		field PLL_CP_LOW: bitvec[4];
		field PLL_CP_HIGH: bitvec[4];
		field PLL_CP_REPL_LOW: bitvec[4];
		field PLL_CP_REPL_HIGH: bitvec[4];
		field PLL_LFHF_LOW: bitvec[2];
		field PLL_LFHF_HIGH: bitvec[2];
		field PLL_RES_LOW: bitvec[4];
		field PLL_RES_HIGH: bitvec[4];
		field PLL_LOCK_CNT: bitvec[10];
		field PLL_LOCK_FB_DLY: bitvec[5];
		field PLL_LOCK_REF_DLY: bitvec[5];
		field PLL_LOCK_SAT_HIGH: bitvec[10];
		field PLL_UNLOCK_CNT: bitvec[10];

		row _1 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b0010;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b0010;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1101;
			PLL_RES_HIGH = 0b1011;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b00111;
			PLL_LOCK_REF_DLY = 0b01001;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _2 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b0101;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b0101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1110;
			PLL_RES_HIGH = 0b1111;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b00111;
			PLL_LOCK_REF_DLY = 0b01001;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _3 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b0110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b0110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0001;
			PLL_RES_HIGH = 0b1011;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b01011;
			PLL_LOCK_REF_DLY = 0b01101;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _4 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0110;
			PLL_RES_HIGH = 0b1111;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b10000;
			PLL_LOCK_REF_DLY = 0b10010;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _5 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1010;
			PLL_RES_HIGH = 0b1011;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b10100;
			PLL_LOCK_REF_DLY = 0b10110;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _6 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1100;
			PLL_RES_HIGH = 0b1101;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11000;
			PLL_LOCK_REF_DLY = 0b11010;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _7 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1100;
			PLL_RES_HIGH = 0b0011;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _8 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1100;
			PLL_RES_HIGH = 0b0101;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _9 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0010;
			PLL_RES_HIGH = 0b1001;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _10 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0010;
			PLL_RES_HIGH = 0b1110;
			PLL_LOCK_CNT = 0b1111101000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _11 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1110;
			PLL_LOCK_CNT = 0b1110000100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _12 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0001;
			PLL_LOCK_CNT = 0b1100111001;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _13 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0001;
			PLL_LOCK_CNT = 0b1011101110;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _14 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0110;
			PLL_LOCK_CNT = 0b1010111100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _15 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0110;
			PLL_LOCK_CNT = 0b1010001010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _16 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b1001110001;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _17 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b1000111111;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _18 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b1000100110;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _19 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b1000001101;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _20 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b0111110100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _21 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1010;
			PLL_LOCK_CNT = 0b0111011011;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _22 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1101;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0111000010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _23 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1101;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0110101001;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _24 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0110010000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _25 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0110010000;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _26 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101110111;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _27 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101011110;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _28 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101011110;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _29 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101000101;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _30 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0101000101;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _31 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0100101100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _32 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1110;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0100101100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _33 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0100101100;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _34 {
			PLL_CP_LOW = 0b0001;
			PLL_CP_HIGH = 0b1111;
			PLL_CP_REPL_LOW = 0b0001;
			PLL_CP_REPL_HIGH = 0b1111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1100;
			PLL_LOCK_CNT = 0b0100010011;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _35 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1101;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0100010011;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _36 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1101;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0100010011;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _37 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0110;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0110;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _38 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _39 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _40 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b1100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b1100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _41 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _42 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _43 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0100;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0100;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b0100;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _44 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0101;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0101;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _45 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0111;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0111;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0010;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _46 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _47 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _48 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _49 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _50 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _51 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _52 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _53 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _54 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _55 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _56 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b1000;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _57 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _58 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _59 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _60 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _61 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _62 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _63 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
		row _64 {
			PLL_CP_LOW = 0b0010;
			PLL_CP_HIGH = 0b0011;
			PLL_CP_REPL_LOW = 0b0010;
			PLL_CP_REPL_HIGH = 0b0011;
			PLL_LFHF_LOW = 0b11;
			PLL_LFHF_HIGH = 0b11;
			PLL_RES_LOW = 0b1000;
			PLL_RES_HIGH = 0b0100;
			PLL_LOCK_CNT = 0b0011111010;
			PLL_LOCK_FB_DLY = 0b11101;
			PLL_LOCK_REF_DLY = 0b11111;
			PLL_LOCK_SAT_HIGH = 0b1111101001;
			PLL_UNLOCK_CNT = 0b0000000001;
		}
	}

	device_data PCILOGICSE_PCI_CE_DELAY: PCILOGICSE_PCI_CE_DELAY;
	device_data IDCODE: bitvec[32];
}

