// Seed: 3243841854
module module_0;
  assign id_0[1] = id_0;
  reg id_1, id_2, id_3;
  type_7 id_4 (
      .id_0(1),
      .id_1(id_3)
  );
  always id_1 <= 1;
  logic id_5;
  assign id_0 = id_0;
endmodule
module module_1 (
    input id_0
    , id_7,
    output logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    output logic id_6
);
  logic id_8;
  assign id_7 = "" + id_2;
endmodule
