{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646461798714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646461798738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 11:59:58 2022 " "Processing started: Sat Mar 05 11:59:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646461798738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646461798738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM_1668_Task6_Bonus -c SM_1668_Task6_Bonus " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM_1668_Task6_Bonus -c SM_1668_Task6_Bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646461798738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646461799285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646461799285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c SM_1668_Task6_Bonus.v(68) " "Verilog HDL Declaration information at SM_1668_Task6_Bonus.v(68): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646461809856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a SM_1668_Task6_Bonus.v(161) " "Verilog HDL Declaration information at SM_1668_Task6_Bonus.v(161): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646461809856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_1668_task6_bonus.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_1668_task6_bonus.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_1668_Task6_Bonus " "Found entity 1: SM_1668_Task6_Bonus" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646461809864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646461809864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM_1668_Task6_Bonus " "Elaborating entity \"SM_1668_Task6_Bonus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646461809968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nkmn SM_1668_Task6_Bonus.v(162) " "Verilog HDL or VHDL warning at SM_1668_Task6_Bonus.v(162): object \"nkmn\" assigned a value but never read" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646461809984 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagleft SM_1668_Task6_Bonus.v(173) " "Verilog HDL or VHDL warning at SM_1668_Task6_Bonus.v(173): object \"flagleft\" assigned a value but never read" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646461809984 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_off SM_1668_Task6_Bonus.v(264) " "Verilog HDL or VHDL warning at SM_1668_Task6_Bonus.v(264): object \"flag_off\" assigned a value but never read" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646461809984 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cc SM_1668_Task6_Bonus.v(290) " "Verilog HDL or VHDL warning at SM_1668_Task6_Bonus.v(290): object \"cc\" assigned a value but never read" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646461809984 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(300) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(300): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 SM_1668_Task6_Bonus.v(323) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(323): truncated value with size 9 to match size of target (8)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1668_Task6_Bonus.v(324) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(324): truncated value with size 32 to match size of target (4)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1668_Task6_Bonus.v(325) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(325): truncated value with size 32 to match size of target (9)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_1668_Task6_Bonus.v(332) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(332): truncated value with size 32 to match size of target (4)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(338) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(338): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(343) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(343): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(348) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(348): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(357) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(357): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(362) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(362): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(367) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(367): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(376) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(376): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(381) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(381): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(386) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(386): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(395) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(395): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(400) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(400): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(405) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(405): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(414) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(414): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(419) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(419): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(424) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(424): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(433) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(433): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461809992 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(438) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(438): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810000 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(443) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(443): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810000 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(452) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(452): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810000 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(457) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(457): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810000 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(462) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(462): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810000 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SM_1668_Task6_Bonus.v(473) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(473): truncated value with size 32 to match size of target (10)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810000 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SM_1668_Task6_Bonus.v(648) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(648): truncated value with size 32 to match size of target (17)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SM_1668_Task6_Bonus.v(649) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(649): truncated value with size 32 to match size of target (10)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_1668_Task6_Bonus.v(653) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(653): truncated value with size 32 to match size of target (2)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1668_Task6_Bonus.v(655) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(655): truncated value with size 32 to match size of target (3)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1668_Task6_Bonus.v(661) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(661): truncated value with size 32 to match size of target (3)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_1668_Task6_Bonus.v(667) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(667): truncated value with size 32 to match size of target (7)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1668_Task6_Bonus.v(670) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(670): truncated value with size 32 to match size of target (3)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1668_Task6_Bonus.v(677) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(677): truncated value with size 32 to match size of target (3)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM_1668_Task6_Bonus.v(680) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(680): truncated value with size 32 to match size of target (3)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_1668_Task6_Bonus.v(733) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(733): truncated value with size 32 to match size of target (21)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810008 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_1668_Task6_Bonus.v(957) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(957): truncated value with size 32 to match size of target (7)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810024 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_1668_Task6_Bonus.v(955) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(955): truncated value with size 32 to match size of target (7)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461810064 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_1668_Task6_Bonus.v(1076) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1076): truncated value with size 32 to match size of target (7)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811378 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_1668_Task6_Bonus.v(1085) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1085): truncated value with size 32 to match size of target (7)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811378 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_1668_Task6_Bonus.v(1113) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1113): truncated value with size 32 to match size of target (7)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811403 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SM_1668_Task6_Bonus.v(1154) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1154): truncated value with size 32 to match size of target (27)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811434 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 SM_1668_Task6_Bonus.v(1159) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1159): truncated value with size 32 to match size of target (27)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811434 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 SM_1668_Task6_Bonus.v(1163) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1163): truncated value with size 9 to match size of target (7)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811434 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_1668_Task6_Bonus.v(1165) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1165): truncated value with size 32 to match size of target (7)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811442 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1668_Task6_Bonus.v(1171) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1171): truncated value with size 32 to match size of target (6)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811475 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1668_Task6_Bonus.v(1179) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1179): truncated value with size 32 to match size of target (6)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811482 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM_1668_Task6_Bonus.v(1194) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1194): truncated value with size 32 to match size of target (6)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811490 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1668_Task6_Bonus.v(1335) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1335): truncated value with size 32 to match size of target (9)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1668_Task6_Bonus.v(1336) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1336): truncated value with size 32 to match size of target (9)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_1668_Task6_Bonus.v(1338) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1338): truncated value with size 32 to match size of target (2)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1668_Task6_Bonus.v(1343) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1343): truncated value with size 32 to match size of target (9)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1668_Task6_Bonus.v(1344) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1344): truncated value with size 32 to match size of target (9)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_1668_Task6_Bonus.v(1346) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1346): truncated value with size 32 to match size of target (2)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1668_Task6_Bonus.v(1351) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1351): truncated value with size 32 to match size of target (9)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1668_Task6_Bonus.v(1352) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1352): truncated value with size 32 to match size of target (9)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_1668_Task6_Bonus.v(1354) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1354): truncated value with size 32 to match size of target (2)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1668_Task6_Bonus.v(1368) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1368): truncated value with size 32 to match size of target (9)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1400) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1400): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811507 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1405) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1405): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811514 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1410) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1410): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811514 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1423) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1423): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811514 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1428) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1428): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811514 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1433) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1433): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811514 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1447) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1447): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811514 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1452) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1452): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811514 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1457) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1457): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811514 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1525) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1525): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1530) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1530): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1535) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1535): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1547) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1547): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1552) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1552): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1557) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1557): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1569) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1569): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1574) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1574): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1579) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1579): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1628) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1628): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1633) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1633): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1638) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1638): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1650) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1650): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1655) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1655): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811562 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1660) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1660): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1672) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1672): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1677) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1677): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1682) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1682): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1756) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1756): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1761) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1761): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1766) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1766): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1778) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1778): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1783) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1783): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1788) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1788): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1800) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1800): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1805) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1805): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1810) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1810): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811570 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1884) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1884): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811578 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1889) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1889): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811578 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1894) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1894): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811578 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1906) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1906): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811578 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1911) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1911): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811578 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1916) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1916): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811578 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1928) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1928): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811586 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1933) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1933): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811586 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(1938) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(1938): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811586 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(2046) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2046): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811594 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(2051) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2051): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811594 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(2056) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2056): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811594 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(2068) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2068): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811594 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(2073) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2073): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811594 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(2078) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2078): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811594 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(2090) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2090): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811594 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(2095) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2095): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811594 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_1668_Task6_Bonus.v(2100) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2100): truncated value with size 32 to match size of target (1)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811594 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_1668_Task6_Bonus.v(2140) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2140): truncated value with size 32 to match size of target (9)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811602 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_1668_Task6_Bonus.v(2328) " "Verilog HDL assignment warning at SM_1668_Task6_Bonus.v(2328): truncated value with size 32 to match size of target (2)" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 2328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646461811650 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1368..1367\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1368..1367\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1365..1361\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1365..1361\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1359..1337\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1359..1337\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1335..1331\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1335..1331\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1257\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1257\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1220\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1220\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1183\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1183\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1146\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1146\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1109\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1109\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[1035\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[1035\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[998\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[998\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[961\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[961\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[924\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[924\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[887\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[887\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[850\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[850\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[813\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[813\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[776\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[776\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[739\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[739\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[702\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[702\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[665\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[665\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[628\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[628\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[591\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[591\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[554\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[554\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[517\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[517\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[480\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[480\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[443\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[443\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[406\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[406\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[369\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[369\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[332\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[332\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[295\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[295\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[258\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[258\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[221\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[221\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[147\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[147\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[110\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[110\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[73\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[73\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_d\[36\] 0 SM_1668_Task6_Bonus.v(118) " "Net \"dj_d\[36\]\" at SM_1668_Task6_Bonus.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1368..1367\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1368..1367\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1365..1361\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1365..1361\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1359..1337\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1359..1337\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1335..1331\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1335..1331\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1257\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1257\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1220\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1220\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1183\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1183\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1146\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1146\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1109\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1109\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[1035\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[1035\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[998\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[998\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[961\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[961\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[924\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[924\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[887\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[887\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[850\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[850\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[813\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[813\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[776\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[776\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[739\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[739\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[702\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[702\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[665\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[665\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[628\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[628\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[591\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[591\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[554\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[554\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[517\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[517\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[480\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[480\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[443\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[443\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[406\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[406\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[369\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[369\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[332\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[332\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[295\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[295\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[258\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[258\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[221\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[221\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[147\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[147\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[110\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[110\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[73\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[73\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dj_e\[36\] 0 SM_1668_Task6_Bonus.v(119) " "Net \"dj_e\[36\]\" at SM_1668_Task6_Bonus.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "store_final\[37\] 0 SM_1668_Task6_Bonus.v(132) " "Net \"store_final\[37\]\" at SM_1668_Task6_Bonus.v(132) has no driver or initial value, using a default initial value '0'" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646461811770 "|SM_1668_Task6_Bonus"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "nextvlist " "RAM logic \"nextvlist\" is uninferred due to asynchronous read logic" {  } { { "SM_1668_Task6_Bonus.v" "nextvlist" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 124 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1646461964171 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646461964171 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "SM_1668_Task6_Bonus.v" "Mult0" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646462029337 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646462029337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646462029581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646462029582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646462029582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646462029582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646462029582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646462029582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646462029582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646462029582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646462029582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646462029582 ""}  } { { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646462029582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646462029711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646462029755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646462029840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646462029930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646462029930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646462029952 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646462029990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646462030035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646462030035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SM_1668_Task6_Bonus.v" "" { Text "C:/intelFPGA_lite/SM_1668_Task6_Bonus/SM_1668_Task6_Bonus.v" 1134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646462030078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646462103462 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646462137152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/SM_1668_Task6_Bonus/output_files/SM_1668_Task6_Bonus.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/SM_1668_Task6_Bonus/output_files/SM_1668_Task6_Bonus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646462137550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646462138301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646462138301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17531 " "Implemented 17531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646462139361 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646462139361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17469 " "Implemented 17469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646462139361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646462139361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646462139432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 12:05:39 2022 " "Processing ended: Sat Mar 05 12:05:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646462139432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:41 " "Elapsed time: 00:05:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646462139432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:55 " "Total CPU time (on all processors): 00:05:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646462139432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646462139432 ""}
