# SOC-TAPE-OUT-PROGRAM-WEEK-4

# Week 4 ‚Äì CMOS Inverter Fundamentals & Robustness ‚úÖ


[![NGSPICE](https://img.shields.io/badge/NGSPICE-Experiment-blue)](#)
[![VLSI](https://img.shields.io/badge/VLSI-Lab-orange)](#)
[![Sky130](https://img.shields.io/badge/PDK-Sky130-green)](#)

---
<img width="1248" height="832" alt="Gemini_Generated_Image_ytekvxytekvxytek" src="https://github.com/user-attachments/assets/7ff88717-caad-45da-90c4-75d050e986ba" />


## üìÖ Week 4 Timeline

| Day | Topic | Status |
| --- | ----- | ------ |
| Day 1 | CMOS Inverter Design & VTC | ‚úÖ Completed |
| Day 2 | Delay & Load Capacitance | ‚úÖ Completed |
| Day 3 | Switching Characteristics & Propagation Delay | ‚úÖ Completed |
| Day 4 | Noise Margin Evaluation | ‚úÖ Completed |
| Day 5 | Power Supply & Device Variation Robustness | ‚úÖ Completed |

> You can visualize this as a mini progress tracker for Week 4 labs.  

---

## üéØ Lab Objectives
- Understand CMOS inverter operation, VTC, and switching characteristics  
- Analyze propagation delay and effect of load capacitance  
- Evaluate noise margin and inverter robustness  
- Study power supply variation effects  
- Examine device variation robustness  

---

## üìã Day-wise Summary

### **Day 1 ‚Äì CMOS Inverter Design & DC Characteristics**  
**Objective:** Learn CMOS inverter operation and VTC.  
**Key Learnings:**  
- CMOS inverter = PMOS + NMOS complementary.  
- Important voltages: `VOH`, `VOL`, `VIH`, `VIL`, `VM`.  
- VTC shows sharp logic transition; sizing affects switching threshold.  
**NGSPICE Script:** [`day1_inv_design.spice`](./scripts/day1_inv_design.spice)  
**Example Plot:**  
  

---

### **Day 2 ‚Äì Delay & Load Capacitance**  
**Objective:** Analyze propagation delay (`tpHL`, `tpLH`) and load capacitance effect.  
**Key Learnings:**  
- Delay ‚àù Load capacitance (RC effect).  
- Rise/fall times depend on MOSFET drive strength (`W/L`).  
- Larger load ‚Üí slower transitions.  
**NGSPICE Script:** [`day2_delay_load.spice`](./scripts/day2_delay_load.spice)  
**Example Plot:**  


---

### **Day 3 ‚Äì Switching Characteristics & Propagation Delay**  
**Objective:** Measure inverter switching time under step input.  
**Key Learnings:**  
- Propagation delay: `tp = (tpHL + tpLH)/2`.  
- Balanced PMOS/NMOS sizing ‚Üí symmetric rise/fall delays.  
- Example: `tpHL ‚âà 66 ps`, `tpLH ‚âà 70 ps`.  
**NGSPICE Script:** [`day3_switching.spice`](./scripts/day3_switching.spice)  
**Example Plot:**  


---

### **Day 4 ‚Äì Noise Margin Evaluation**  
**Objective:** Evaluate CMOS inverter robustness to input noise.  
**Key Learnings:**  
- Noise Margin Low (`NML`) = `VIL ‚àí VOL`.  
- Noise Margin High (`NMH`) = `VOH ‚àí VIH`.  
- PMOS sizing improves `NMH`.  
- Example: `NML ‚âà 0.65 V`, `NMH ‚âà 0.75 V`.  
- CMOS maintains stable logic despite noise.  
**NGSPICE Script:** [`day4_noise_margin.spice`](./scripts/day4_noise_margin.spice)  
**Example Plot:**  

---

### **Day 5 ‚Äì Power Supply & Device Variation Robustness**  
**Objective:** Analyze inverter behavior under `VDD` scaling & device variation.  
**Key Learnings:**  
- Lower `VDD` ‚Üí reduced energy (`E ‚àù VDD¬≤`), higher gain until transistor too weak.  
- Delay increases at low `VDD`; optimum operation ~1‚Äì1.2 V.  
- Device variations (W/L, `t_ox`) shift `VM` slightly (~80 mV), logic remains intact.  
- CMOS inverters are robust to process and supply variations.  
**NGSPICE Scripts:**  
- [`day5_supply_variation.spice`](./scripts/day5_supply_variation.spice)  
- [`day5_device_variation.spice`](./scripts/day5_device_variation.spice)  
**Example Plot:**  

---

## üèÅ Week 4 ‚Äì Key Takeaways
1. CMOS inverters have predictable `VOH` / `VOL` / `VM` and sharp transitions.  
2. Delay increases with load, decreases with stronger transistors.  
3. Noise margins quantify robustness against glitches.  
4. Lowering `VDD` reduces energy but increases delay; optimal operation exists.  
5. CMOS logic is intrinsically robust to fabrication and device variations.  

---



