<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_dac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_dac.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_DAC_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_DAC_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 DAC</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * 12-Bit Digital-to-Analog Converter</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_DAC_DATnL - DAC Data Low Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_DAC_DATnH - DAC Data High Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_DAC_SR - DAC Status Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_DAC_C0 - DAC Control Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_DAC_C1 - DAC Control Register 1</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_DAC_C2 - DAC Control Register 2</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - hw_dac_t - Struct containing all module registers.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define HW_DAC_INSTANCE_COUNT (2U) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define HW_DAC0 (0U) </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HW_DAC1 (1U) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * HW_DAC_DATnL - DAC Data Low Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="union__hw__dac__datnl.html">  115</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dac__datnl.html">_hw_dac_datnl</a></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    uint8_t U;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct__hw__dac__datnl_1_1__hw__dac__datnl__bitfields.html">  118</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dac__datnl_1_1__hw__dac__datnl__bitfields.html">_hw_dac_datnl_bitfields</a></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    {</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct__hw__dac__datnl_1_1__hw__dac__datnl__bitfields.html#a361efaef02786a557a8588beee938da2">  120</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dac__datnl_1_1__hw__dac__datnl__bitfields.html#a361efaef02786a557a8588beee938da2">DATA0</a> : 8;             </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    } B;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;} <a class="code" href="union__hw__dac__datnl.html">hw_dac_datnl_t</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define HW_DAC_DATnL_COUNT (16U)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define HW_DAC_DATnL_ADDR(x, n)  ((x) + 0x0U + (0x2U * (n)))</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define HW_DAC_DATnL(x, n)       (*(__IO hw_dac_datnl_t *) HW_DAC_DATnL_ADDR(x, n))</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define HW_DAC_DATnL_RD(x, n)    (HW_DAC_DATnL(x, n).U)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HW_DAC_DATnL_WR(x, n, v) (HW_DAC_DATnL(x, n).U = (v))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define HW_DAC_DATnL_SET(x, n, v) (HW_DAC_DATnL_WR(x, n, HW_DAC_DATnL_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_DAC_DATnL_CLR(x, n, v) (HW_DAC_DATnL_WR(x, n, HW_DAC_DATnL_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define HW_DAC_DATnL_TOG(x, n, v) (HW_DAC_DATnL_WR(x, n, HW_DAC_DATnL_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_DATnL bitfields</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define BP_DAC_DATnL_DATA0   (0U)          </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define BM_DAC_DATnL_DATA0   (0xFFU)       </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define BS_DAC_DATnL_DATA0   (8U)          </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define BR_DAC_DATnL_DATA0(x, n) (HW_DAC_DATnL(x, n).U)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define BF_DAC_DATnL_DATA0(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_DATnL_DATA0) &amp; BM_DAC_DATnL_DATA0)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define BW_DAC_DATnL_DATA0(x, n, v) (HW_DAC_DATnL_WR(x, n, v))</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> * HW_DAC_DATnH - DAC Data High Register</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="union__hw__dac__datnh.html">  174</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dac__datnh.html">_hw_dac_datnh</a></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;{</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    uint8_t U;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="struct__hw__dac__datnh_1_1__hw__dac__datnh__bitfields.html">  177</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dac__datnh_1_1__hw__dac__datnh__bitfields.html">_hw_dac_datnh_bitfields</a></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    {</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct__hw__dac__datnh_1_1__hw__dac__datnh__bitfields.html#a23e6db47612e5710d0c0a74983d53b35">  179</a></span>&#160;        uint8_t DATA1 : 4;             </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct__hw__dac__datnh_1_1__hw__dac__datnh__bitfields.html#aaaf96481cd413c05fcbf94a83276c03a">  180</a></span>&#160;        uint8_t RESERVED0 : 4;         </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    } B;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;} <a class="code" href="union__hw__dac__datnh.html">hw_dac_datnh_t</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define HW_DAC_DATnH_COUNT (16U)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define HW_DAC_DATnH_ADDR(x, n)  ((x) + 0x1U + (0x2U * (n)))</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define HW_DAC_DATnH(x, n)       (*(__IO hw_dac_datnh_t *) HW_DAC_DATnH_ADDR(x, n))</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define HW_DAC_DATnH_RD(x, n)    (HW_DAC_DATnH(x, n).U)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define HW_DAC_DATnH_WR(x, n, v) (HW_DAC_DATnH(x, n).U = (v))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define HW_DAC_DATnH_SET(x, n, v) (HW_DAC_DATnH_WR(x, n, HW_DAC_DATnH_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define HW_DAC_DATnH_CLR(x, n, v) (HW_DAC_DATnH_WR(x, n, HW_DAC_DATnH_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define HW_DAC_DATnH_TOG(x, n, v) (HW_DAC_DATnH_WR(x, n, HW_DAC_DATnH_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_DATnH bitfields</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define BP_DAC_DATnH_DATA1   (0U)          </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define BM_DAC_DATnH_DATA1   (0x0FU)       </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define BS_DAC_DATnH_DATA1   (4U)          </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define BR_DAC_DATnH_DATA1(x, n) (HW_DAC_DATnH(x, n).B.DATA1)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BF_DAC_DATnH_DATA1(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_DATnH_DATA1) &amp; BM_DAC_DATnH_DATA1)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define BW_DAC_DATnH_DATA1(x, n, v) (HW_DAC_DATnH_WR(x, n, (HW_DAC_DATnH_RD(x, n) &amp; ~BM_DAC_DATnH_DATA1) | BF_DAC_DATnH_DATA1(v)))</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * HW_DAC_SR - DAC Status Register</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="union__hw__dac__sr.html">  241</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dac__sr.html">_hw_dac_sr</a></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    uint8_t U;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct__hw__dac__sr_1_1__hw__dac__sr__bitfields.html">  244</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dac__sr_1_1__hw__dac__sr__bitfields.html">_hw_dac_sr_bitfields</a></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    {</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="struct__hw__dac__sr_1_1__hw__dac__sr__bitfields.html#a1b0a1783c13daf4222864467613a22ca">  246</a></span>&#160;        uint8_t DACBFRPBF : 1;         </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct__hw__dac__sr_1_1__hw__dac__sr__bitfields.html#a02d266a08e71ff7707f6a6300bf6661e">  248</a></span>&#160;        uint8_t DACBFRPTF : 1;         </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct__hw__dac__sr_1_1__hw__dac__sr__bitfields.html#a31fbb213274eca4dbc3e60cb2b789889">  250</a></span>&#160;        uint8_t DACBFWMF : 1;          </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct__hw__dac__sr_1_1__hw__dac__sr__bitfields.html#ad4b00e1501283f51ee0daba73e4ac4ad">  251</a></span>&#160;        uint8_t RESERVED0 : 5;         </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    } B;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;} <a class="code" href="union__hw__dac__sr.html">hw_dac_sr_t</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define HW_DAC_SR_ADDR(x)        ((x) + 0x20U)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define HW_DAC_SR(x)             (*(__IO hw_dac_sr_t *) HW_DAC_SR_ADDR(x))</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define HW_DAC_SR_RD(x)          (HW_DAC_SR(x).U)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define HW_DAC_SR_WR(x, v)       (HW_DAC_SR(x).U = (v))</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define HW_DAC_SR_SET(x, v)      (HW_DAC_SR_WR(x, HW_DAC_SR_RD(x) |  (v)))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define HW_DAC_SR_CLR(x, v)      (HW_DAC_SR_WR(x, HW_DAC_SR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define HW_DAC_SR_TOG(x, v)      (HW_DAC_SR_WR(x, HW_DAC_SR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_SR bitfields</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BP_DAC_SR_DACBFRPBF  (0U)          </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BM_DAC_SR_DACBFRPBF  (0x01U)       </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define BS_DAC_SR_DACBFRPBF  (1U)          </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define BR_DAC_SR_DACBFRPBF(x) (BITBAND_ACCESS8(HW_DAC_SR_ADDR(x), BP_DAC_SR_DACBFRPBF))</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define BF_DAC_SR_DACBFRPBF(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_SR_DACBFRPBF) &amp; BM_DAC_SR_DACBFRPBF)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define BW_DAC_SR_DACBFRPBF(x, v) (BITBAND_ACCESS8(HW_DAC_SR_ADDR(x), BP_DAC_SR_DACBFRPBF) = (v))</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define BP_DAC_SR_DACBFRPTF  (1U)          </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define BM_DAC_SR_DACBFRPTF  (0x02U)       </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define BS_DAC_SR_DACBFRPTF  (1U)          </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define BR_DAC_SR_DACBFRPTF(x) (BITBAND_ACCESS8(HW_DAC_SR_ADDR(x), BP_DAC_SR_DACBFRPTF))</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define BF_DAC_SR_DACBFRPTF(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_SR_DACBFRPTF) &amp; BM_DAC_SR_DACBFRPTF)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define BW_DAC_SR_DACBFRPTF(x, v) (BITBAND_ACCESS8(HW_DAC_SR_ADDR(x), BP_DAC_SR_DACBFRPTF) = (v))</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define BP_DAC_SR_DACBFWMF   (2U)          </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define BM_DAC_SR_DACBFWMF   (0x04U)       </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define BS_DAC_SR_DACBFWMF   (1U)          </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BR_DAC_SR_DACBFWMF(x) (BITBAND_ACCESS8(HW_DAC_SR_ADDR(x), BP_DAC_SR_DACBFWMF))</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define BF_DAC_SR_DACBFWMF(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_SR_DACBFWMF) &amp; BM_DAC_SR_DACBFWMF)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define BW_DAC_SR_DACBFWMF(x, v) (BITBAND_ACCESS8(HW_DAC_SR_ADDR(x), BP_DAC_SR_DACBFWMF) = (v))</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * HW_DAC_C0 - DAC Control Register</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="union__hw__dac__c0.html">  350</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dac__c0.html">_hw_dac_c0</a></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    uint8_t U;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html">  353</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html">_hw_dac_c0_bitfields</a></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    {</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html#aebcc88412a6d8cc3fd0561b9d694e0e5">  355</a></span>&#160;        uint8_t DACBBIEN : 1;          </div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html#abb6dd0ca2cf76fccec88532878f53fc0">  357</a></span>&#160;        uint8_t DACBTIEN : 1;          </div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html#ae1da3aa3a305858c17c263615657bb2d">  359</a></span>&#160;        uint8_t DACBWIEN : 1;          </div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html#ab9711ff5a04e09b7e30ab276f2c0de20">  361</a></span>&#160;        uint8_t LPEN : 1;              </div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html#a00f7f2a63f2038a2cf1f9fb1ebcce932">  362</a></span>&#160;        uint8_t DACSWTRG : 1;          </div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html#a373f677b675a01324f4220bf0fb46090">  363</a></span>&#160;        uint8_t DACTRGSEL : 1;         </div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html#a064fb8f8f951e0f6a0b1c232dce6f397">  364</a></span>&#160;        uint8_t DACRFS : 1;            </div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html#a987d0a65ce0eb5b4401146fd7af2c484">  365</a></span>&#160;        uint8_t DACEN : 1;             </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    } B;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;} <a class="code" href="union__hw__dac__c0.html">hw_dac_c0_t</a>;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define HW_DAC_C0_ADDR(x)        ((x) + 0x21U)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define HW_DAC_C0(x)             (*(__IO hw_dac_c0_t *) HW_DAC_C0_ADDR(x))</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define HW_DAC_C0_RD(x)          (HW_DAC_C0(x).U)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define HW_DAC_C0_WR(x, v)       (HW_DAC_C0(x).U = (v))</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define HW_DAC_C0_SET(x, v)      (HW_DAC_C0_WR(x, HW_DAC_C0_RD(x) |  (v)))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define HW_DAC_C0_CLR(x, v)      (HW_DAC_C0_WR(x, HW_DAC_C0_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define HW_DAC_C0_TOG(x, v)      (HW_DAC_C0_WR(x, HW_DAC_C0_RD(x) ^  (v)))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_C0 bitfields</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BP_DAC_C0_DACBBIEN   (0U)          </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define BM_DAC_C0_DACBBIEN   (0x01U)       </span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BS_DAC_C0_DACBBIEN   (1U)          </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BR_DAC_C0_DACBBIEN(x) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACBBIEN))</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BF_DAC_C0_DACBBIEN(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C0_DACBBIEN) &amp; BM_DAC_C0_DACBBIEN)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define BW_DAC_C0_DACBBIEN(x, v) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACBBIEN) = (v))</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define BP_DAC_C0_DACBTIEN   (1U)          </span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define BM_DAC_C0_DACBTIEN   (0x02U)       </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BS_DAC_C0_DACBTIEN   (1U)          </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define BR_DAC_C0_DACBTIEN(x) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACBTIEN))</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define BF_DAC_C0_DACBTIEN(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C0_DACBTIEN) &amp; BM_DAC_C0_DACBTIEN)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define BW_DAC_C0_DACBTIEN(x, v) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACBTIEN) = (v))</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define BP_DAC_C0_DACBWIEN   (2U)          </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define BM_DAC_C0_DACBWIEN   (0x04U)       </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define BS_DAC_C0_DACBWIEN   (1U)          </span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define BR_DAC_C0_DACBWIEN(x) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACBWIEN))</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define BF_DAC_C0_DACBWIEN(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C0_DACBWIEN) &amp; BM_DAC_C0_DACBWIEN)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define BW_DAC_C0_DACBWIEN(x, v) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACBWIEN) = (v))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define BP_DAC_C0_LPEN       (3U)          </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define BM_DAC_C0_LPEN       (0x08U)       </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define BS_DAC_C0_LPEN       (1U)          </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define BR_DAC_C0_LPEN(x)    (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_LPEN))</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define BF_DAC_C0_LPEN(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C0_LPEN) &amp; BM_DAC_C0_LPEN)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define BW_DAC_C0_LPEN(x, v) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_LPEN) = (v))</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define BP_DAC_C0_DACSWTRG   (4U)          </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define BM_DAC_C0_DACSWTRG   (0x10U)       </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define BS_DAC_C0_DACSWTRG   (1U)          </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define BF_DAC_C0_DACSWTRG(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C0_DACSWTRG) &amp; BM_DAC_C0_DACSWTRG)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define BW_DAC_C0_DACSWTRG(x, v) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACSWTRG) = (v))</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BP_DAC_C0_DACTRGSEL  (5U)          </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BM_DAC_C0_DACTRGSEL  (0x20U)       </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BS_DAC_C0_DACTRGSEL  (1U)          </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define BR_DAC_C0_DACTRGSEL(x) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACTRGSEL))</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define BF_DAC_C0_DACTRGSEL(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C0_DACTRGSEL) &amp; BM_DAC_C0_DACTRGSEL)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define BW_DAC_C0_DACTRGSEL(x, v) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACTRGSEL) = (v))</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define BP_DAC_C0_DACRFS     (6U)          </span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define BM_DAC_C0_DACRFS     (0x40U)       </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BS_DAC_C0_DACRFS     (1U)          </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define BR_DAC_C0_DACRFS(x)  (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACRFS))</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define BF_DAC_C0_DACRFS(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C0_DACRFS) &amp; BM_DAC_C0_DACRFS)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define BW_DAC_C0_DACRFS(x, v) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACRFS) = (v))</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define BP_DAC_C0_DACEN      (7U)          </span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define BM_DAC_C0_DACEN      (0x80U)       </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define BS_DAC_C0_DACEN      (1U)          </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define BR_DAC_C0_DACEN(x)   (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACEN))</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define BF_DAC_C0_DACEN(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C0_DACEN) &amp; BM_DAC_C0_DACEN)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define BW_DAC_C0_DACEN(x, v) (BITBAND_ACCESS8(HW_DAC_C0_ADDR(x), BP_DAC_C0_DACEN) = (v))</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> * HW_DAC_C1 - DAC Control Register 1</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="union__hw__dac__c1.html">  580</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dac__c1.html">_hw_dac_c1</a></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;{</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    uint8_t U;</div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields.html">  583</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields.html">_hw_dac_c1_bitfields</a></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    {</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields.html#a24fecebfddd930b415c15a3da39b7ad1">  585</a></span>&#160;        uint8_t DACBFEN : 1;           </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields.html#a27572b6fc85cd5f9d983f75c753bac2c">  586</a></span>&#160;        uint8_t DACBFMD : 2;           </div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields.html#afd331900515a962f001e7eec7c48ca71">  587</a></span>&#160;        uint8_t DACBFWM : 2;           </div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields.html#a9eebbaa5f274c9af97a8928035d8f177">  588</a></span>&#160;        uint8_t RESERVED0 : 2;         </div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields.html#a03529a304a07254b1aff09db1ebbb37d">  589</a></span>&#160;        uint8_t DMAEN : 1;             </div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    } B;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;} <a class="code" href="union__hw__dac__c1.html">hw_dac_c1_t</a>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define HW_DAC_C1_ADDR(x)        ((x) + 0x22U)</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define HW_DAC_C1(x)             (*(__IO hw_dac_c1_t *) HW_DAC_C1_ADDR(x))</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define HW_DAC_C1_RD(x)          (HW_DAC_C1(x).U)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define HW_DAC_C1_WR(x, v)       (HW_DAC_C1(x).U = (v))</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define HW_DAC_C1_SET(x, v)      (HW_DAC_C1_WR(x, HW_DAC_C1_RD(x) |  (v)))</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define HW_DAC_C1_CLR(x, v)      (HW_DAC_C1_WR(x, HW_DAC_C1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define HW_DAC_C1_TOG(x, v)      (HW_DAC_C1_WR(x, HW_DAC_C1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_C1 bitfields</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define BP_DAC_C1_DACBFEN    (0U)          </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define BM_DAC_C1_DACBFEN    (0x01U)       </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define BS_DAC_C1_DACBFEN    (1U)          </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define BR_DAC_C1_DACBFEN(x) (BITBAND_ACCESS8(HW_DAC_C1_ADDR(x), BP_DAC_C1_DACBFEN))</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define BF_DAC_C1_DACBFEN(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C1_DACBFEN) &amp; BM_DAC_C1_DACBFEN)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define BW_DAC_C1_DACBFEN(x, v) (BITBAND_ACCESS8(HW_DAC_C1_ADDR(x), BP_DAC_C1_DACBFEN) = (v))</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define BP_DAC_C1_DACBFMD    (1U)          </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define BM_DAC_C1_DACBFMD    (0x06U)       </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define BS_DAC_C1_DACBFMD    (2U)          </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define BR_DAC_C1_DACBFMD(x) (HW_DAC_C1(x).B.DACBFMD)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define BF_DAC_C1_DACBFMD(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C1_DACBFMD) &amp; BM_DAC_C1_DACBFMD)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define BW_DAC_C1_DACBFMD(x, v) (HW_DAC_C1_WR(x, (HW_DAC_C1_RD(x) &amp; ~BM_DAC_C1_DACBFMD) | BF_DAC_C1_DACBFMD(v)))</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define BP_DAC_C1_DACBFWM    (3U)          </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define BM_DAC_C1_DACBFWM    (0x18U)       </span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define BS_DAC_C1_DACBFWM    (2U)          </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define BR_DAC_C1_DACBFWM(x) (HW_DAC_C1(x).B.DACBFWM)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define BF_DAC_C1_DACBFWM(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C1_DACBFWM) &amp; BM_DAC_C1_DACBFWM)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define BW_DAC_C1_DACBFWM(x, v) (HW_DAC_C1_WR(x, (HW_DAC_C1_RD(x) &amp; ~BM_DAC_C1_DACBFWM) | BF_DAC_C1_DACBFWM(v)))</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define BP_DAC_C1_DMAEN      (7U)          </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define BM_DAC_C1_DMAEN      (0x80U)       </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define BS_DAC_C1_DMAEN      (1U)          </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define BR_DAC_C1_DMAEN(x)   (BITBAND_ACCESS8(HW_DAC_C1_ADDR(x), BP_DAC_C1_DMAEN))</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define BF_DAC_C1_DMAEN(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C1_DMAEN) &amp; BM_DAC_C1_DMAEN)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define BW_DAC_C1_DMAEN(x, v) (BITBAND_ACCESS8(HW_DAC_C1_ADDR(x), BP_DAC_C1_DMAEN) = (v))</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> * HW_DAC_C2 - DAC Control Register 2</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="union__hw__dac__c2.html">  722</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dac__c2.html">_hw_dac_c2</a></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;{</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    uint8_t U;</div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="struct__hw__dac__c2_1_1__hw__dac__c2__bitfields.html">  725</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dac__c2_1_1__hw__dac__c2__bitfields.html">_hw_dac_c2_bitfields</a></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    {</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="struct__hw__dac__c2_1_1__hw__dac__c2__bitfields.html#a2548ee5eaa1830ecbb94a5a5c3ebb3c1">  727</a></span>&#160;        uint8_t DACBFUP : 4;           </div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="struct__hw__dac__c2_1_1__hw__dac__c2__bitfields.html#a9b6d5ee88ccb35ff51c09d06c210257e">  728</a></span>&#160;        uint8_t DACBFRP : 4;           </div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    } B;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;} <a class="code" href="union__hw__dac__c2.html">hw_dac_c2_t</a>;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define HW_DAC_C2_ADDR(x)        ((x) + 0x23U)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define HW_DAC_C2(x)             (*(__IO hw_dac_c2_t *) HW_DAC_C2_ADDR(x))</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define HW_DAC_C2_RD(x)          (HW_DAC_C2(x).U)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define HW_DAC_C2_WR(x, v)       (HW_DAC_C2(x).U = (v))</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define HW_DAC_C2_SET(x, v)      (HW_DAC_C2_WR(x, HW_DAC_C2_RD(x) |  (v)))</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define HW_DAC_C2_CLR(x, v)      (HW_DAC_C2_WR(x, HW_DAC_C2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define HW_DAC_C2_TOG(x, v)      (HW_DAC_C2_WR(x, HW_DAC_C2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> * Constants &amp; macros for individual DAC_C2 bitfields</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define BP_DAC_C2_DACBFUP    (0U)          </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define BM_DAC_C2_DACBFUP    (0x0FU)       </span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define BS_DAC_C2_DACBFUP    (4U)          </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define BR_DAC_C2_DACBFUP(x) (HW_DAC_C2(x).B.DACBFUP)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define BF_DAC_C2_DACBFUP(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C2_DACBFUP) &amp; BM_DAC_C2_DACBFUP)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define BW_DAC_C2_DACBFUP(x, v) (HW_DAC_C2_WR(x, (HW_DAC_C2_RD(x) &amp; ~BM_DAC_C2_DACBFUP) | BF_DAC_C2_DACBFUP(v)))</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define BP_DAC_C2_DACBFRP    (4U)          </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define BM_DAC_C2_DACBFRP    (0xF0U)       </span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define BS_DAC_C2_DACBFRP    (4U)          </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define BR_DAC_C2_DACBFRP(x) (HW_DAC_C2(x).B.DACBFRP)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define BF_DAC_C2_DACBFRP(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DAC_C2_DACBFRP) &amp; BM_DAC_C2_DACBFRP)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define BW_DAC_C2_DACBFRP(x, v) (HW_DAC_C2_WR(x, (HW_DAC_C2_RD(x) &amp; ~BM_DAC_C2_DACBFRP) | BF_DAC_C2_DACBFRP(v)))</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"> * hw_dac_t - module struct</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct__hw__dac.html">  798</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__dac.html">_hw_dac</a></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;{</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="struct__hw__dac.html#a453ec3e79381cff97e0cf8d8bb9c912b">  801</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dac__datnl.html">hw_dac_datnl_t</a> <a class="code" href="struct__hw__dac.html#a453ec3e79381cff97e0cf8d8bb9c912b">DATnL</a>;         </div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="struct__hw__dac.html#a70491d703f0dc2b014d2e6bb6a4591a8">  802</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dac__datnh.html">hw_dac_datnh_t</a> <a class="code" href="struct__hw__dac.html#a70491d703f0dc2b014d2e6bb6a4591a8">DATnH</a>;         </div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    } DAT[16];</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="struct__hw__dac.html#a0320f3455f922d2d918163a0a750b60d">  804</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dac__sr.html">hw_dac_sr_t</a> <a class="code" href="struct__hw__dac.html#a0320f3455f922d2d918163a0a750b60d">SR</a>;                   </div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="struct__hw__dac.html#a9236a838c2f58bf9b4091214e1124639">  805</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dac__c0.html">hw_dac_c0_t</a> <a class="code" href="struct__hw__dac.html#a9236a838c2f58bf9b4091214e1124639">C0</a>;                   </div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="struct__hw__dac.html#a43801d062f37cccbd7cf4d0aef22986f">  806</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dac__c1.html">hw_dac_c1_t</a> <a class="code" href="struct__hw__dac.html#a43801d062f37cccbd7cf4d0aef22986f">C1</a>;                   </div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="struct__hw__dac.html#a5ab203493ec2b6251baa9c3d6ca63b9d">  807</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dac__c2.html">hw_dac_c2_t</a> <a class="code" href="struct__hw__dac.html#a5ab203493ec2b6251baa9c3d6ca63b9d">C2</a>;                   </div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;} <a class="code" href="struct__hw__dac.html">hw_dac_t</a>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define HW_DAC(x)      (*(hw_dac_t *)(x))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_DAC_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields_html"><div class="ttname"><a href="struct__hw__dac__c1_1_1__hw__dac__c1__bitfields.html">_hw_dac_c1::_hw_dac_c1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:583</div></div>
<div class="ttc" id="struct__hw__dac__sr_1_1__hw__dac__sr__bitfields_html"><div class="ttname"><a href="struct__hw__dac__sr_1_1__hw__dac__sr__bitfields.html">_hw_dac_sr::_hw_dac_sr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:244</div></div>
<div class="ttc" id="struct__hw__dac_html_a5ab203493ec2b6251baa9c3d6ca63b9d"><div class="ttname"><a href="struct__hw__dac.html#a5ab203493ec2b6251baa9c3d6ca63b9d">_hw_dac::C2</a></div><div class="ttdeci">__IO hw_dac_c2_t C2</div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:807</div></div>
<div class="ttc" id="union__hw__dac__c0_html"><div class="ttname"><a href="union__hw__dac__c0.html">_hw_dac_c0</a></div><div class="ttdoc">HW_DAC_C0 - DAC Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:350</div></div>
<div class="ttc" id="struct__hw__dac__datnl_1_1__hw__dac__datnl__bitfields_html"><div class="ttname"><a href="struct__hw__dac__datnl_1_1__hw__dac__datnl__bitfields.html">_hw_dac_datnl::_hw_dac_datnl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:118</div></div>
<div class="ttc" id="struct__hw__dac_html_a9236a838c2f58bf9b4091214e1124639"><div class="ttname"><a href="struct__hw__dac.html#a9236a838c2f58bf9b4091214e1124639">_hw_dac::C0</a></div><div class="ttdeci">__IO hw_dac_c0_t C0</div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:805</div></div>
<div class="ttc" id="struct__hw__dac__datnh_1_1__hw__dac__datnh__bitfields_html"><div class="ttname"><a href="struct__hw__dac__datnh_1_1__hw__dac__datnh__bitfields.html">_hw_dac_datnh::_hw_dac_datnh_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:177</div></div>
<div class="ttc" id="struct__hw__dac_html_a453ec3e79381cff97e0cf8d8bb9c912b"><div class="ttname"><a href="struct__hw__dac.html#a453ec3e79381cff97e0cf8d8bb9c912b">_hw_dac::DATnL</a></div><div class="ttdeci">__IO hw_dac_datnl_t DATnL</div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:801</div></div>
<div class="ttc" id="union__hw__dac__datnl_html"><div class="ttname"><a href="union__hw__dac__datnl.html">_hw_dac_datnl</a></div><div class="ttdoc">HW_DAC_DATnL - DAC Data Low Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:115</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__dac__datnl_1_1__hw__dac__datnl__bitfields_html_a361efaef02786a557a8588beee938da2"><div class="ttname"><a href="struct__hw__dac__datnl_1_1__hw__dac__datnl__bitfields.html#a361efaef02786a557a8588beee938da2">_hw_dac_datnl::_hw_dac_datnl_bitfields::DATA0</a></div><div class="ttdeci">uint8_t DATA0</div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:120</div></div>
<div class="ttc" id="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields_html"><div class="ttname"><a href="struct__hw__dac__c0_1_1__hw__dac__c0__bitfields.html">_hw_dac_c0::_hw_dac_c0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:353</div></div>
<div class="ttc" id="union__hw__dac__c2_html"><div class="ttname"><a href="union__hw__dac__c2.html">_hw_dac_c2</a></div><div class="ttdoc">HW_DAC_C2 - DAC Control Register 2 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:722</div></div>
<div class="ttc" id="union__hw__dac__datnh_html"><div class="ttname"><a href="union__hw__dac__datnh.html">_hw_dac_datnh</a></div><div class="ttdoc">HW_DAC_DATnH - DAC Data High Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:174</div></div>
<div class="ttc" id="struct__hw__dac__c2_1_1__hw__dac__c2__bitfields_html"><div class="ttname"><a href="struct__hw__dac__c2_1_1__hw__dac__c2__bitfields.html">_hw_dac_c2::_hw_dac_c2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:725</div></div>
<div class="ttc" id="struct__hw__dac_html_a0320f3455f922d2d918163a0a750b60d"><div class="ttname"><a href="struct__hw__dac.html#a0320f3455f922d2d918163a0a750b60d">_hw_dac::SR</a></div><div class="ttdeci">__IO hw_dac_sr_t SR</div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:804</div></div>
<div class="ttc" id="union__hw__dac__sr_html"><div class="ttname"><a href="union__hw__dac__sr.html">_hw_dac_sr</a></div><div class="ttdoc">HW_DAC_SR - DAC Status Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:241</div></div>
<div class="ttc" id="struct__hw__dac_html_a43801d062f37cccbd7cf4d0aef22986f"><div class="ttname"><a href="struct__hw__dac.html#a43801d062f37cccbd7cf4d0aef22986f">_hw_dac::C1</a></div><div class="ttdeci">__IO hw_dac_c1_t C1</div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:806</div></div>
<div class="ttc" id="struct__hw__dac_html"><div class="ttname"><a href="struct__hw__dac.html">_hw_dac</a></div><div class="ttdoc">All DAC module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:798</div></div>
<div class="ttc" id="union__hw__dac__c1_html"><div class="ttname"><a href="union__hw__dac__c1.html">_hw_dac_c1</a></div><div class="ttdoc">HW_DAC_C1 - DAC Control Register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:580</div></div>
<div class="ttc" id="struct__hw__dac_html_a70491d703f0dc2b014d2e6bb6a4591a8"><div class="ttname"><a href="struct__hw__dac.html#a70491d703f0dc2b014d2e6bb6a4591a8">_hw_dac::DATnH</a></div><div class="ttdeci">__IO hw_dac_datnh_t DATnH</div><div class="ttdef"><b>Definition:</b> MK64F12_dac.h:802</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
