--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Nate/dev/FPGA_stuff/fpgaProjects/serial_switch/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4177 paths analyzed, 1257 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.563ns.
--------------------------------------------------------------------------------

Paths for end point switch_engine_inst/LED_1 (SLICE_X9Y58.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAM)
  Destination:          switch_engine_inst/LED_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.683 - 0.661)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo to switch_engine_inst/LED_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOBDO1   Trcko_DOB             2.100   GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
                                                       GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
    SLICE_X8Y43.A1       net (fanout=5)        2.543   uart_port_in_data<1><1>
    SLICE_X8Y43.AMUX     Tilo                  0.326   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/Mmux_port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT21
    SLICE_X9Y58.BX       net (fanout=4)        1.467   switch_engine_inst/port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT<1>
    SLICE_X9Y58.CLK      Tdick                 0.114   switch_engine_inst/LED<3>
                                                       switch_engine_inst/LED_1
    -------------------------------------------------  ---------------------------
    Total                                      6.550ns (2.540ns logic, 4.010ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAM)
  Destination:          switch_engine_inst/LED_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.683 - 0.658)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo to switch_engine_inst/LED_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y19.DOBDO1   Trcko_DOB             2.100   GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo
                                                       GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo
    SLICE_X8Y43.A4       net (fanout=5)        1.652   uart_port_in_data<0><1>
    SLICE_X8Y43.AMUX     Tilo                  0.326   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/Mmux_port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT21
    SLICE_X9Y58.BX       net (fanout=4)        1.467   switch_engine_inst/port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT<1>
    SLICE_X9Y58.CLK      Tdick                 0.114   switch_engine_inst/LED<3>
                                                       switch_engine_inst/LED_1
    -------------------------------------------------  ---------------------------
    Total                                      5.659ns (2.540ns logic, 3.119ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_engine_inst/port_select_0_0 (FF)
  Destination:          switch_engine_inst/LED_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.683 - 0.651)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_engine_inst/port_select_0_0 to switch_engine_inst/LED_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   switch_engine_inst/port_select_0_0
                                                       switch_engine_inst/port_select_0_0
    SLICE_X8Y43.A5       net (fanout=44)       1.382   switch_engine_inst/port_select_0_0
    SLICE_X8Y43.AMUX     Tilo                  0.326   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/Mmux_port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT21
    SLICE_X9Y58.BX       net (fanout=4)        1.467   switch_engine_inst/port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT<1>
    SLICE_X9Y58.CLK      Tdick                 0.114   switch_engine_inst/LED<3>
                                                       switch_engine_inst/LED_1
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (0.870ns logic, 2.849ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point switch_engine_inst/LED_0 (SLICE_X9Y58.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAM)
  Destination:          switch_engine_inst/LED_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.683 - 0.661)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo to switch_engine_inst/LED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOBDO0   Trcko_DOB             2.100   GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
                                                       GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
    SLICE_X8Y43.A2       net (fanout=5)        2.510   uart_port_in_data<1><0>
    SLICE_X8Y43.A        Tilo                  0.254   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/Mmux_port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT11
    SLICE_X9Y58.AX       net (fanout=3)        1.408   switch_engine_inst/port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT<0>
    SLICE_X9Y58.CLK      Tdick                 0.114   switch_engine_inst/LED<3>
                                                       switch_engine_inst/LED_0
    -------------------------------------------------  ---------------------------
    Total                                      6.386ns (2.468ns logic, 3.918ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAM)
  Destination:          switch_engine_inst/LED_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.683 - 0.658)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo to switch_engine_inst/LED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y19.DOBDO0   Trcko_DOB             2.100   GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo
                                                       GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo
    SLICE_X8Y43.A3       net (fanout=5)        2.338   uart_port_in_data<0><0>
    SLICE_X8Y43.A        Tilo                  0.254   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/Mmux_port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT11
    SLICE_X9Y58.AX       net (fanout=3)        1.408   switch_engine_inst/port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT<0>
    SLICE_X9Y58.CLK      Tdick                 0.114   switch_engine_inst/LED<3>
                                                       switch_engine_inst/LED_0
    -------------------------------------------------  ---------------------------
    Total                                      6.214ns (2.468ns logic, 3.746ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_engine_inst/port_select_0_0 (FF)
  Destination:          switch_engine_inst/LED_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.683 - 0.651)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_engine_inst/port_select_0_0 to switch_engine_inst/LED_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   switch_engine_inst/port_select_0_0
                                                       switch_engine_inst/port_select_0_0
    SLICE_X8Y43.A5       net (fanout=44)       1.382   switch_engine_inst/port_select_0_0
    SLICE_X8Y43.A        Tilo                  0.254   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/Mmux_port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT11
    SLICE_X9Y58.AX       net (fanout=3)        1.408   switch_engine_inst/port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT<0>
    SLICE_X9Y58.CLK      Tdick                 0.114   switch_engine_inst/LED<3>
                                                       switch_engine_inst/LED_0
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (0.798ns logic, 2.790ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point switch_engine_inst/len_sum_field_1 (SLICE_X8Y43.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAM)
  Destination:          switch_engine_inst/len_sum_field_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo to switch_engine_inst/len_sum_field_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOBDO1   Trcko_DOB             2.100   GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
                                                       GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
    SLICE_X8Y43.A1       net (fanout=5)        2.543   uart_port_in_data<1><1>
    SLICE_X8Y43.AMUX     Tilo                  0.326   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/Mmux_port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT21
    SLICE_X8Y43.BX       net (fanout=4)        1.097   switch_engine_inst/port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT<1>
    SLICE_X8Y43.CLK      Tdick                 0.085   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/len_sum_field_1
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (2.511ns logic, 3.640ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAM)
  Destination:          switch_engine_inst/len_sum_field_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.321 - 0.346)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo to switch_engine_inst/len_sum_field_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y19.DOBDO1   Trcko_DOB             2.100   GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo
                                                       GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo
    SLICE_X8Y43.A4       net (fanout=5)        1.652   uart_port_in_data<0><1>
    SLICE_X8Y43.AMUX     Tilo                  0.326   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/Mmux_port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT21
    SLICE_X8Y43.BX       net (fanout=4)        1.097   switch_engine_inst/port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT<1>
    SLICE_X8Y43.CLK      Tdick                 0.085   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/len_sum_field_1
    -------------------------------------------------  ---------------------------
    Total                                      5.260ns (2.511ns logic, 2.749ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               switch_engine_inst/port_select_0_0 (FF)
  Destination:          switch_engine_inst/len_sum_field_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.321 - 0.339)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch_engine_inst/port_select_0_0 to switch_engine_inst/len_sum_field_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   switch_engine_inst/port_select_0_0
                                                       switch_engine_inst/port_select_0_0
    SLICE_X8Y43.A5       net (fanout=44)       1.382   switch_engine_inst/port_select_0_0
    SLICE_X8Y43.AMUX     Tilo                  0.326   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/Mmux_port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT21
    SLICE_X8Y43.BX       net (fanout=4)        1.097   switch_engine_inst/port_select[0]_PORT_IN_DATA[1][7]_wide_mux_95_OUT<1>
    SLICE_X8Y43.CLK      Tdick                 0.085   switch_engine_inst/len_sum_field<3>
                                                       switch_engine_inst/len_sum_field_1
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (0.841ns logic, 2.479ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAMB8_X0Y19.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/next_empty_5 (FF)
  Destination:          GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/next_empty_5 to GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y37.DQ           Tcko                  0.198   GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/next_empty<5>
                                                           GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/next_empty_5
    RAMB8_X0Y19.ADDRAWRADDR8 net (fanout=4)        0.165   GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/next_empty<5>
    RAMB8_X0Y19.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo
                                                           GEN_UARTS[0].UART_CONTROLLERS/rx_fifo/Mram_fifo
    -----------------------------------------------------  ---------------------------
    Total                                          0.297ns (0.132ns logic, 0.165ns route)
                                                           (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAMB8_X0Y18.ADDRBRDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/next_out_3 (FF)
  Destination:          GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.113 - 0.107)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/next_out_3 to GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y38.BMUX         Tshcko                0.238   GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/PWR_10_o_next_out[6]_equal_20_o
                                                           GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/next_out_3
    RAMB8_X0Y18.ADDRBRDADDR6 net (fanout=3)        0.137   GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/next_out<3>
    RAMB8_X0Y18.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
                                                           GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
    -----------------------------------------------------  ---------------------------
    Total                                          0.309ns (0.172ns logic, 0.137ns route)
                                                           (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAMB8_X0Y18.ADDRBRDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/next_out_6 (FF)
  Destination:          GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.113 - 0.107)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/next_out_6 to GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y38.BQ           Tcko                  0.234   GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/next_out<6>
                                                           GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/next_out_6
    RAMB8_X0Y18.ADDRBRDADDR9 net (fanout=4)        0.173   GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/next_out<6>
    RAMB8_X0Y18.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
                                                           GEN_UARTS[1].UART_CONTROLLERS/rx_fifo/Mram_fifo
    -----------------------------------------------------  ---------------------------
    Total                                          0.341ns (0.168ns logic, 0.173ns route)
                                                           (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: GEN_UARTS[1].UART_CONTROLLERS/tx_fifo/Mram_fifo/CLKAWRCLK
  Logical resource: GEN_UARTS[1].UART_CONTROLLERS/tx_fifo/Mram_fifo/CLKAWRCLK
  Location pin: RAMB8_X0Y12.CLKAWRCLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: GEN_UARTS[1].UART_CONTROLLERS/tx_fifo/Mram_fifo/CLKBRDCLK
  Logical resource: GEN_UARTS[1].UART_CONTROLLERS/tx_fifo/Mram_fifo/CLKBRDCLK
  Location pin: RAMB8_X0Y12.CLKBRDCLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: GEN_UARTS[0].UART_CONTROLLERS/tx_fifo/Mram_fifo/CLKAWRCLK
  Logical resource: GEN_UARTS[0].UART_CONTROLLERS/tx_fifo/Mram_fifo/CLKAWRCLK
  Location pin: RAMB8_X0Y17.CLKAWRCLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.563|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4177 paths, 0 nets, and 1824 connections

Design statistics:
   Minimum period:   6.563ns{1}   (Maximum frequency: 152.369MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 26 17:43:38 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



