verilog xil_defaultlib --include "../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_AXILiteS_s_axi.v" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_fadd_32ns_32bkb.v" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_fdiv_32ns_32dEe.v" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_fmul_32ns_32cud.v" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_sitofp_32ns_eOg.v" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2.v" \

verilog xil_defaultlib "glbl.v"

nosort
