
*** Running vivado
    with args -log base_mb_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_mb_wrapper.tcl


****** Vivado v2018.3_AR71948 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source base_mb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.ipdefs/ip_repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.ip_user_files/wr_cores_panoseti_no_startup'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/Software/Vivado/install/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2037.629 ; gain = 690.176 ; free physical = 6391 ; free virtual = 31860
Command: synth_design -top base_mb_wrapper -part xc7k160tffg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5539 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2037.629 ; gain = 0.000 ; free physical = 6250 ; free virtual = 31720
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-6157] synthesizing module 'base_mb_wrapper' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'base_mb' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:13]
INFO: [Synth 8-6157] synthesizing module 'base_mb_xlslice_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_0_0/synth/base_mb_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_xlslice_0_0' (2#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_0_0/synth/base_mb_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_Bit_16_18_1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_16_18_1/synth/base_mb_Bit_16_18_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (2#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_Bit_16_18_1' (3#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_16_18_1/synth/base_mb_Bit_16_18_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_xlslice_1_1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_1_1/synth/base_mb_xlslice_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (3#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_xlslice_1_1' (4#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_1_1/synth/base_mb_xlslice_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_xlslice_5_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_5_0/synth/base_mb_xlslice_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 14 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (4#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_xlslice_5_0' (5#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_5_0/synth/base_mb_xlslice_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_xlslice_6_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_6_0/synth/base_mb_xlslice_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' (5#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_xlslice_6_0' (6#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_6_0/synth/base_mb_xlslice_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_Bit_0_15_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_0_15_0/synth/base_mb_Bit_0_15_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 16 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' (6#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_Bit_0_15_0' (7#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_0_15_0/synth/base_mb_Bit_0_15_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_xlslice_2_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_2_0/synth/base_mb_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 18 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' (7#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_xlslice_2_0' (8#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_2_0/synth/base_mb_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_Bit_16_18_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_16_18_0/synth/base_mb_Bit_16_18_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 23 - type: integer 
	Parameter DIN_TO bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' (8#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_Bit_16_18_0' (9#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_16_18_0/synth/base_mb_Bit_16_18_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_xlslice_0_1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_0_1/synth/base_mb_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized7' (9#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_xlslice_0_1' (10#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_0_1/synth/base_mb_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_Bit_16_16_1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_16_16_1/synth/base_mb_Bit_16_16_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized8' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 21 - type: integer 
	Parameter DIN_TO bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized8' (10#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_Bit_16_16_1' (11#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_16_16_1/synth/base_mb_Bit_16_16_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_Bit_21_21_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_21_21_0/synth/base_mb_Bit_21_21_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 22 - type: integer 
	Parameter DIN_TO bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized9' (11#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_Bit_21_21_0' (12#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_21_21_0/synth/base_mb_Bit_21_21_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_Bit_22_22_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_22_22_0/synth/base_mb_Bit_22_22_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized10' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 23 - type: integer 
	Parameter DIN_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized10' (12#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_Bit_22_22_0' (13#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_22_22_0/synth/base_mb_Bit_22_22_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_Bit_19_23_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_19_23_0/synth/base_mb_Bit_19_23_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized11' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized11' (13#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_Bit_19_23_0' (14#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_Bit_19_23_0/synth/base_mb_Bit_19_23_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_xlslice_1_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_1_0/synth/base_mb_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized12' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized12' (14#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_xlslice_1_0' (15#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xlslice_1_0/synth/base_mb_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_gpio_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/synth/base_mb_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 10 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/synth/base_mb_axi_gpio_0_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 10 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (16#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (16#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (16#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (16#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (17#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (18#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (19#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 10 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (20#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (20#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:882]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (21#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (22#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_gpio_0_0' (23#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/synth/base_mb_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'base_mb_SPI_MUX_1_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_SPI_MUX_1_0/synth/base_mb_SPI_MUX_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'SPI_MUX' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/new/SPI_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_MUX' (24#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/new/SPI_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_SPI_MUX_1_0' (25#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_SPI_MUX_1_0/synth/base_mb_SPI_MUX_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_mb_SPI_STARTUP_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_SPI_STARTUP_0_0/synth/base_mb_SPI_STARTUP_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'SPI_STARTUP' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/new/SPI_STARTUP.v:23]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51869]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (26#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51869]
INFO: [Synth 8-6155] done synthesizing module 'SPI_STARTUP' (27#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/new/SPI_STARTUP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_SPI_STARTUP_0_0' (28#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_SPI_STARTUP_0_0/synth/base_mb_SPI_STARTUP_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_mb_SPI_access_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_SPI_access_0_0/synth/base_mb_SPI_access_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'SPI_access' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/new/SPI_access.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SPI_access' (29#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/new/SPI_access.v:38]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_SPI_access_0_0' (30#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_SPI_access_0_0/synth/base_mb_SPI_access_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_mb_axi_ethernet_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/synth/base_mb_axi_ethernet_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/bd_0b46.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_0b46_c_counter_binary_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_7/synth/bd_0b46_c_counter_binary_0_0.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 1 - type: integer 
	Parameter C_COUNT_TO bound to: 1100000000000000000000 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1100000000000000000000 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 1 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_12' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c366/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2130' bound to instance 'U0' of component 'c_counter_binary_v12_0_12' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_7/synth/bd_0b46_c_counter_binary_0_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'bd_0b46_c_counter_binary_0_0' (38#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_7/synth/bd_0b46_c_counter_binary_0_0.vhd:68]
WARNING: [Synth 8-350] instance 'c_counter_binary_0' of module 'bd_0b46_c_counter_binary_0_0' requires 4 connections, but only 3 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/bd_0b46.v:325]
INFO: [Synth 8-638] synthesizing module 'bd_0b46_c_shift_ram_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_6/synth/bd_0b46_c_shift_ram_0_0.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_12' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a9d0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_12' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_6/synth/bd_0b46_c_shift_ram_0_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'bd_0b46_c_shift_ram_0_0' (42#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_6/synth/bd_0b46_c_shift_ram_0_0.vhd:69]
WARNING: [Synth 8-350] instance 'c_shift_ram_0' of module 'bd_0b46_c_shift_ram_0_0' requires 5 connections, but only 4 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/bd_0b46.v:329]
INFO: [Synth 8-638] synthesizing module 'bd_0b46_eth_buf_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.vhd:166]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_TXMEM bound to: 4096 - type: integer 
	Parameter C_TEMAC_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_RXMEM bound to: 4096 - type: integer 
	Parameter C_TXCSUM bound to: 0 - type: integer 
	Parameter C_RXCSUM bound to: 0 - type: integer 
	Parameter C_PHYADDR bound to: 1 - type: integer 
	Parameter C_AVB bound to: 0 - type: integer 
	Parameter C_STATS bound to: 1 - type: integer 
	Parameter C_PHY_TYPE bound to: 5 - type: integer 
	Parameter C_TYPE bound to: 1 - type: integer 
	Parameter C_TXVLAN_TRAN bound to: 0 - type: integer 
	Parameter C_RXVLAN_TRAN bound to: 0 - type: integer 
	Parameter C_TXVLAN_TAG bound to: 0 - type: integer 
	Parameter C_RXVLAN_TAG bound to: 0 - type: integer 
	Parameter C_TXVLAN_STRP bound to: 0 - type: integer 
	Parameter C_RXVLAN_STRP bound to: 0 - type: integer 
	Parameter C_MCAST_EXTEND bound to: 0 - type: integer 
	Parameter C_ENABLE_LVDS bound to: 0 - type: integer 
	Parameter C_ENABLE_1588 bound to: 0 - type: integer 
	Parameter C_SIMULATION bound to: 0 - type: integer 
	Parameter C_PHY_RST_COUNT bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'axi_ethernet_buffer_v2_0_19' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/85ff/hdl/axi_ethernet_buffer_v2_0_rfs.vhd:31906' bound to instance 'U0' of component 'axi_ethernet_buffer_v2_0_19' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.vhd:433]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262143 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262143 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (56#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (56#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (56#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/556c/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (68#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/556c/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/556c/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (68#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/556c/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/556c/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (94#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/556c/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/556c/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized2' (95#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/556c/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'bd_0b46_eth_buf_0' (100#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.vhd:166]
WARNING: [Synth 8-350] instance 'eth_buf' of module 'bd_0b46_eth_buf_0' requires 102 connections, but only 97 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/bd_0b46.v:334]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_mac_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_mac_0_block' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_block.v:108]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_mac_0_axi4_lite_ipif_wrapper' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_0b46_mac_0_axi4_lite_ipif_top' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_axi4_lite_ipif_top.vhd:107]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_RANGE_SIZE bound to: 32'b00000000000000000000011111111111 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (100#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (100#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (100#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'bd_0b46_mac_0_axi4_lite_ipif_top' (101#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_axi4_lite_ipif_top.vhd:107]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_mac_0_axi4_lite_ipif_wrapper' (102#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_mac_0_vector_decode' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:70]
WARNING: [Synth 8-6014] Unused sequential element tx_byte_valid_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:203]
WARNING: [Synth 8-6014] Unused sequential element tx_attemps_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:204]
WARNING: [Synth 8-6014] Unused sequential element tx_excessive_collision_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:205]
WARNING: [Synth 8-6014] Unused sequential element tx_late_collision_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:206]
WARNING: [Synth 8-6014] Unused sequential element tx_excessive_deferral_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:207]
WARNING: [Synth 8-6014] Unused sequential element tx_deferred_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:208]
WARNING: [Synth 8-6014] Unused sequential element rx_byte_valid_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:253]
WARNING: [Synth 8-6014] Unused sequential element rx_out_of_bounds_error_reg_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:255]
WARNING: [Synth 8-6014] Unused sequential element rx_bad_frame_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:260]
WARNING: [Synth 8-6014] Unused sequential element rx_bad_frame_reg_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:294]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_mac_0_vector_decode' (103#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_0b46_mac_0_vector_decode.v:70]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (119#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (119#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (119#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (119#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (119#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26530]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45535]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (132#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45535]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45535]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D__parameterized0' (132#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45535]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D__parameterized1' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45535]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D__parameterized1' (133#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45535]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (134#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (134#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (134#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (134#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26488]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (135#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_mac_0_block' (139#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_block.v:108]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_mac_0' (140#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.v:66]
WARNING: [Synth 8-350] instance 'mac' of module 'bd_0b46_mac_0' requires 56 connections, but only 52 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/bd_0b46.v:432]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.v:89]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_support' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_support.v:64]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_block' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:90]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
WARNING: [Synth 8-350] instance 'bd_0b46_pcs_pma_0_core' of module 'gig_ethernet_pcs_pma_v16_1_5' requires 94 connections, but only 76 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_transceiver' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_transceiver.v:63]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_sync_block' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_sync_block.v:62]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'FD' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (151#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_sync_block' (152#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_sync_block.v:62]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_reset_wtd_timer' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_reset_wtd_timer.v:66]
	Parameter WAIT_TIME bound to: 24'b100011110000110100011000 
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_reset_wtd_timer' (153#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_reset_wtd_timer.v:66]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_reset_sync' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_reset_sync.v:62]
	Parameter INITIALISE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'FDP' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3898]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDP' (154#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3898]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_reset_sync' (155#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_reset_sync.v:62]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_GTWIZARD' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard.v:72]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_GTWIZARD_init' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard_init.v:71]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 40000.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_GTWIZARD_multi_gt' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard_multi_gt.v:72]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter QPLL_FBDIV_TOP bound to: 16 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_GTWIZARD_GT' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard_gt.v:71]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:11580]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 36 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 33 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000000100000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (156#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:11580]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_GTWIZARD_GT' (157#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_cpll_railing' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_cpll_railing' (158#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_GTWIZARD_multi_gt' (159#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard_multi_gt.v:72]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_TX_STARTUP_FSM' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_tx_startup_fsm.v:98]
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 100 - type: integer 
	Parameter WAIT_MAX bound to: 110 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 400000 - type: integer 
	Parameter WAIT_TIMEOUT_3ms bound to: 600000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 20000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 100000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 200 - type: integer 
	Parameter WAIT_1us bound to: 210 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 2000 - type: integer 
	Parameter PORT_WIDTH bound to: 19 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 86784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_TX_STARTUP_FSM' (160#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_tx_startup_fsm.v:98]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_RX_STARTUP_FSM' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:98]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 100 - type: integer 
	Parameter WAIT_MAX bound to: 110 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 400000 - type: integer 
	Parameter WAIT_TIMEOUT_3ms bound to: 600000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 20000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 100000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 200 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 20000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 2000 - type: integer 
	Parameter PORT_WIDTH bound to: 19 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:358]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:517]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_count_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:516]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:553]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_RX_STARTUP_FSM' (161#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:98]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_GTWIZARD_init' (162#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard_init.v:71]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_GTWIZARD' (163#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_gtwizard.v:72]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_transceiver' (164#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_transceiver.v:63]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_block' (165#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:90]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_clocking' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_clocking.v:63]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (166#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (167#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (168#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_clocking' (169#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_clocking.v:63]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_resets' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_resets.v:63]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_resets.v:71]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_resets' (170#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_resets.v:63]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_pcs_pma_0_gt_common' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_gt_common.v:71]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 16 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (171#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_gt_common' (172#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_gt_common.v:71]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0_support' (173#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_support.v:64]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_pcs_pma_0' (174#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.v:89]
WARNING: [Synth 8-350] instance 'pcs_pma' of module 'bd_0b46_pcs_pma_0' requires 44 connections, but only 39 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/bd_0b46.v:485]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_util_vector_logic_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_9/synth/bd_0b46_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (175#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_util_vector_logic_0_0' (176#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_9/synth/bd_0b46_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_xlconstant_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_8/synth/bd_0b46_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (177#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_xlconstant_0_0' (178#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_8/synth/bd_0b46_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_xlconstant_config_val_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_5/synth/bd_0b46_xlconstant_config_val_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_xlconstant_config_val_0' (179#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_5/synth/bd_0b46_xlconstant_config_val_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_xlconstant_config_vec_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_0b46_xlconstant_config_vec_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 16 - type: integer 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (179#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_xlconstant_config_vec_0' (180#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_0b46_xlconstant_config_vec_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_0b46_xlconstant_phyadd_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_3/synth/bd_0b46_xlconstant_phyadd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' (180#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46_xlconstant_phyadd_0' (181#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_3/synth/bd_0b46_xlconstant_phyadd_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_0b46' (182#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/bd_0b46.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_axi_ethernet_0_0' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/synth/base_mb_axi_ethernet_0_0.v:59]
WARNING: [Synth 8-350] instance 'axi_ethernet_0' of module 'base_mb_axi_ethernet_0_0' requires 64 connections, but only 50 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:879]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_ethernet_0_fifo_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_fifo_0/synth/base_mb_axi_ethernet_0_fifo_0.vhd:102]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 32'b01000100101000000000000000000000 
	Parameter C_HIGHADDR bound to: 32'b01000100101000001111111111111111 
	Parameter C_AXI4_BASEADDR bound to: 32'b10000000000000000001000000000000 
	Parameter C_AXI4_HIGHADDR bound to: 32'b10000000000000000010111111111111 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 1 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 1 - type: integer 
	Parameter C_USE_RX_DATA bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4637' bound to instance 'U0' of component 'axi_fifo_mm_s' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_fifo_0/synth/base_mb_axi_ethernet_0_fifo_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4795]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 1151336448 - type: integer 
	Parameter C_HIGHADDR bound to: 1151401983 - type: integer 
	Parameter C_AXI4_BASEADDR bound to: -2147479552 - type: integer 
	Parameter C_AXI4_HIGHADDR bound to: -2147471361 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 1 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 1 - type: integer 
	Parameter C_USE_RX_DATA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001101 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001101 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 63 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 63 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (183#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3615]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEST_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_TOTAL_NO_OF_INTR bound to: 13 - type: integer 
	Parameter C_TOTAL_NO_OF_REG bound to: 13 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_TX_DATA bound to: 1 - type: integer 
	Parameter C_USE_RX_DATA bound to: 1 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3162]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_USE_FIFO_GEN bound to: 1 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_OFFSET bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 4096 - type: integer 
	Parameter C_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_DATA_FLOW_DIR bound to: MM2S - type: string 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_fg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:2768]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEPTH bound to: 4096 - type: integer 
	Parameter C_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_FIFO_GEN_TYPE bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter PACKET_FIFO bound to: true - type: string 
	Parameter FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 4000 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_axis' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2208' bound to instance 'COMP_FIFO' of component 'xpm_fifo_axis' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:2939]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2208]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2277]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter PACKET_FIFO bound to: true - type: string 
	Parameter FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 4000 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001011000000110 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b1 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b1 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001111000001110 
	Parameter USE_ADV_FEATURES_INT bound to: 826617925 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 12 - type: integer 
	Parameter TDATA_OFFSET bound to: 32 - type: integer 
	Parameter TSTRB_OFFSET bound to: 36 - type: integer 
	Parameter TKEEP_OFFSET bound to: 40 - type: integer 
	Parameter TID_OFFSET bound to: 44 - type: integer 
	Parameter TDEST_OFFSET bound to: 48 - type: integer 
	Parameter TUSER_OFFSET bound to: 52 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 53 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 1 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 53 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4047 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_FIFO_AXIS 21-1] Almost full flag option is not enabled (USE_ADV_FEATURES[3] = 1'b0) but Packet FIFO mode requires almost_full to be enabled. XPM_FIFO_AXIS enables the Almost full flag automatically. You may ignore almost_full port if not required   [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2426]
INFO: [Synth 8-6059] Synth Info: [XPM_FIFO_AXIS 21-1] Almost empty flag option is not enabled (USE_ADV_FEATURES[11] = 1'b0) but Packet FIFO mode requires almost_empty to be enabled. XPM_FIFO_AXIS enables the Almost empty flag automatically. You may ignore almost_empty port if not required   [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2429]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (184#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 53 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 4000 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 826617925 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 53 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 4096 - type: integer 
	Parameter FIFO_SIZE bound to: 217088 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 12 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 3998 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 4091 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 4091 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111000001110 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (185#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (185#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 217088 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 53 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 53 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 53 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 53 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 53 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 53 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 53 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 53 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 53 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 53 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4096 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 53 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 53 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 53 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (186#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (187#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (187#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (188#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 13 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (188#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (188#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (189#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (190#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2208]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axis_fg' (191#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:2768]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fifo' (192#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3162]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3162]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_USE_FIFO_GEN bound to: 1 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_OFFSET bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 4096 - type: integer 
	Parameter C_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_DATA_FLOW_DIR bound to: S2MM - type: string 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_fg__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:2768]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEPTH bound to: 4096 - type: integer 
	Parameter C_PF_THRESHOLD bound to: 4000 - type: integer 
	Parameter C_PE_THRESHOLD bound to: 10 - type: integer 
	Parameter C_FIFO_GEN_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 4000 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_axis' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2208' bound to instance 'COMP_FIFO' of component 'xpm_fifo_axis' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:2939]
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 4000 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001011000000110 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001011000000110 
	Parameter USE_ADV_FEATURES_INT bound to: 825634870 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 12 - type: integer 
	Parameter TDATA_OFFSET bound to: 32 - type: integer 
	Parameter TSTRB_OFFSET bound to: 36 - type: integer 
	Parameter TKEEP_OFFSET bound to: 40 - type: integer 
	Parameter TID_OFFSET bound to: 44 - type: integer 
	Parameter TDEST_OFFSET bound to: 48 - type: integer 
	Parameter TUSER_OFFSET bound to: 52 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 53 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 53 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4047 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 53 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 4000 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825634870 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 53 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 4096 - type: integer 
	Parameter FIFO_SIZE bound to: 217088 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 12 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 3998 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 4091 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 4091 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011000000110 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (192#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis__parameterized1' (192#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2208]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axis_fg__parameterized0' (192#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:2768]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (192#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3162]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 22 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0 - type: string 
	Parameter READ_DATA_WIDTH bound to: 22 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'COMP_rx_len_fifo' of component 'xpm_fifo_sync' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4465]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 22 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 22 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000000000000000 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 22 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 22 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 22528 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 22528 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 22 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 22 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 22 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 22 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 22 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 22 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 22 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 22 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 22 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 22 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 22 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 22 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 22 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6014] Unused sequential element sig_ip2bus_data_mux_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4000]
WARNING: [Synth 8-6014] Unused sequential element sig_rd_decode_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4003]
WARNING: [Synth 8-6014] Unused sequential element grxd.rx_partial_pkt_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4410]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s' (194#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3615]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s' (195#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4795]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_ethernet_0_fifo_0' (196#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_fifo_0/synth/base_mb_axi_ethernet_0_fifo_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_fifo_mm_s_PH_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_fifo_mm_s_PH_0/synth/base_mb_axi_fifo_mm_s_PH_0.vhd:89]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 3840 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 32'b01000100101001100000000000000000 
	Parameter C_HIGHADDR bound to: 32'b01000100101001101111111111111111 
	Parameter C_AXI4_BASEADDR bound to: 32'b10000000000000000001000000000000 
	Parameter C_AXI4_HIGHADDR bound to: 32'b10000000000000000010111111111111 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 0 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4637' bound to instance 'U0' of component 'axi_fifo_mm_s' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_fifo_mm_s_PH_0/synth/base_mb_axi_fifo_mm_s_PH_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4795]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 3840 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 1151729664 - type: integer 
	Parameter C_HIGHADDR bound to: 1151795199 - type: integer 
	Parameter C_AXI4_BASEADDR bound to: -2147479552 - type: integer 
	Parameter C_AXI4_HIGHADDR bound to: -2147471361 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 0 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000010001001010011000000000000000000000000000000000000000000000000001000100101001101111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001101 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000010001001010011000000000000000000000000000000000000000000000000001000100101001101111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001101 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 63 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 63 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000010001001010011000000000000000000000000000000000000000000000000001000100101001101111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized3' (196#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized3' (196#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized3' (196#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3615]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEST_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 3840 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_TOTAL_NO_OF_INTR bound to: 13 - type: integer 
	Parameter C_TOTAL_NO_OF_REG bound to: 13 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_TX_DATA bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 1 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3162]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_USE_FIFO_GEN bound to: 1 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_OFFSET bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 4096 - type: integer 
	Parameter C_PF_THRESHOLD bound to: 3840 - type: integer 
	Parameter C_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_DATA_FLOW_DIR bound to: S2MM - type: string 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_fg__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:2768]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEPTH bound to: 4096 - type: integer 
	Parameter C_PF_THRESHOLD bound to: 3840 - type: integer 
	Parameter C_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_FIFO_GEN_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 3840 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_axis' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2208' bound to instance 'COMP_FIFO' of component 'xpm_fifo_axis' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:2939]
	Parameter CLOCKING_MODE bound to: COMMON - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: BRAM - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 4 - type: integer 
	Parameter TDEST_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: NO_ECC - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1606 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 3840 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001011000000110 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001011000000110 
	Parameter USE_ADV_FEATURES_INT bound to: 825634870 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 12 - type: integer 
	Parameter TDATA_OFFSET bound to: 32 - type: integer 
	Parameter TSTRB_OFFSET bound to: 36 - type: integer 
	Parameter TKEEP_OFFSET bound to: 40 - type: integer 
	Parameter TID_OFFSET bound to: 44 - type: integer 
	Parameter TDEST_OFFSET bound to: 48 - type: integer 
	Parameter TUSER_OFFSET bound to: 52 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 53 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 53 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4047 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 4096 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 53 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 3840 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825634870 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 53 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 4096 - type: integer 
	Parameter FIFO_SIZE bound to: 217088 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 12 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 3838 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 4091 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 4091 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 13 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011000000110 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axis_fg__parameterized1' (196#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:2768]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (196#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3162]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 22 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0 - type: string 
	Parameter READ_DATA_WIDTH bound to: 22 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'COMP_rx_len_fifo' of component 'xpm_fifo_sync' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4465]
WARNING: [Synth 8-6014] Unused sequential element sig_tx_channel_reset_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3991]
WARNING: [Synth 8-6014] Unused sequential element sig_txd_wr_data_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3993]
WARNING: [Synth 8-6014] Unused sequential element sig_txd_sb_wr_en_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3994]
WARNING: [Synth 8-6014] Unused sequential element sig_txd_wr_en_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3995]
WARNING: [Synth 8-6014] Unused sequential element sig_ip2bus_data_mux_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4000]
WARNING: [Synth 8-6014] Unused sequential element sig_rd_decode_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4003]
WARNING: [Synth 8-6014] Unused sequential element sig_txd_dest_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4006]
WARNING: [Synth 8-6014] Unused sequential element grxd.rx_partial_pkt_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4410]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s__parameterized0' (196#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:3615]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s__parameterized1' (196#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4795]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_fifo_mm_s_PH_0' (197#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_fifo_mm_s_PH_0/synth/base_mb_axi_fifo_mm_s_PH_0.vhd:89]
WARNING: [Synth 8-350] instance 'axi_fifo_mm_s_IM' of module 'base_mb_axi_fifo_mm_s_PH_0' requires 25 connections, but only 23 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:969]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_fifo_mm_s_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_fifo_mm_s_0_0/synth/base_mb_axi_fifo_mm_s_0_0.vhd:89]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 3840 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 32'b01000100101001010000000000000000 
	Parameter C_HIGHADDR bound to: 32'b01000100101001011111111111111111 
	Parameter C_AXI4_BASEADDR bound to: 32'b10000000000000000001000000000000 
	Parameter C_AXI4_HIGHADDR bound to: 32'b10000000000000000010111111111111 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 0 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4637' bound to instance 'U0' of component 'axi_fifo_mm_s' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_fifo_mm_s_0_0/synth/base_mb_axi_fifo_mm_s_0_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4795]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter C_TX_FIFO_PF_THRESHOLD bound to: 507 - type: integer 
	Parameter C_TX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_RX_FIFO_PF_THRESHOLD bound to: 3840 - type: integer 
	Parameter C_RX_FIFO_PE_THRESHOLD bound to: 5 - type: integer 
	Parameter C_USE_TX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_DATA_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 1151664128 - type: integer 
	Parameter C_HIGHADDR bound to: 1151729663 - type: integer 
	Parameter C_AXI4_BASEADDR bound to: -2147479552 - type: integer 
	Parameter C_AXI4_HIGHADDR bound to: -2147471361 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_RX_CUT_THROUGH bound to: 0 - type: integer 
	Parameter C_USE_TX_DATA bound to: 0 - type: integer 
	Parameter C_USE_TX_CTRL bound to: 0 - type: integer 
	Parameter C_USE_RX_DATA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized4' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000010001001010010100000000000000000000000000000000000000000000000001000100101001011111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001101 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized4' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000010001001010010100000000000000000000000000000000000000000000000001000100101001011111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001101 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 63 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized4' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 63 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000010001001010010100000000000000000000000000000000000000000000000001000100101001011111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized4' (197#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized4' (197#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized4' (197#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s__parameterized3' (197#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a86d/hdl/axi_fifo_mm_s_v4_2_rfs.vhd:4795]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_fifo_mm_s_0_0' (198#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_fifo_mm_s_0_0/synth/base_mb_axi_fifo_mm_s_0_0.vhd:89]
WARNING: [Synth 8-350] instance 'axi_fifo_mm_s_PH' of module 'base_mb_axi_fifo_mm_s_0_0' requires 25 connections, but only 23 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:993]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_gpio_0_1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/synth/base_mb_axi_gpio_0_1.vhd:85]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/synth/base_mb_axi_gpio_0_1.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (198#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (198#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (198#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_gpio_0_1' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/synth/base_mb_axi_gpio_0_1.vhd:85]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_hwicap_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_hwicap_0_0/synth/base_mb_axi_hwicap_0_0.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_ICAP_EXTERNAL bound to: 0 - type: integer 
	Parameter C_INCLUDE_STARTUP bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_READ_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_ICAP_WIDTH_S bound to: X32 - type: string 
	Parameter C_DEVICE_ID bound to: 32'b00000100001000100100000010010011 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_NOREAD bound to: 0 - type: integer 
	Parameter C_SIMULATION bound to: 2 - type: integer 
	Parameter C_BRAM_SRL_FIFO_TYPE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_OPERATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_hwicap' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4008' bound to instance 'U0' of component 'axi_hwicap' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_hwicap_0_0/synth/base_mb_axi_hwicap_0_0.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_hwicap' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4078]
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_READ_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_ICAP_WIDTH_S bound to: X32 - type: string 
	Parameter C_DEVICE_ID bound to: 69353619 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_OPERATION bound to: 0 - type: integer 
	Parameter C_NOREAD bound to: 0 - type: integer 
	Parameter C_SIMULATION bound to: 2 - type: integer 
	Parameter C_BRAM_SRL_FIFO_TYPE bound to: 1 - type: integer 
	Parameter C_ICAP_EXTERNAL bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 16 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000001000 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized5' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized5' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized5' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'hwicap' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:2825]
	Parameter ICAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_READ_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_SAXI_DWIDTH bound to: 32 - type: integer 
	Parameter C_SIMULATION bound to: 2 - type: integer 
	Parameter C_BRAM_SRL_FIFO_TYPE bound to: 1 - type: integer 
	Parameter C_ICAP_WIDTH bound to: X32 - type: string 
	Parameter C_INCLUDE_STARTUP bound to: 0 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_OPERATION bound to: 0 - type: integer 
	Parameter C_NOREAD bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_DEVICE_ID bound to: 69353619 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'ipic_if' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:216]
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_NOREAD bound to: 0 - type: integer 
	Parameter C_INCLUDE_STARTUP bound to: 0 - type: integer 
	Parameter C_SAXI_DWIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_READ_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter ICAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_BRAM_SRL_FIFO_TYPE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 12 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (199#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:1932]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 2048 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 6 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 61 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 61 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
	Parameter REG_WIDTH bound to: 6 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter REG_WIDTH bound to: 7 - type: integer 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1664]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1689]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (203#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (203#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:1932]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter REG_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg__parameterized0' (203#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (203#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 12 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (203#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'Intr_rst_reg' into 'sw_reset_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:883]
WARNING: [Synth 8-3848] Net status_read_bus2icap in module/entity ipic_if does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:288]
WARNING: [Synth 8-3848] Net CFGCLK in module/entity ipic_if does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:197]
WARNING: [Synth 8-3848] Net CFGMCLK in module/entity ipic_if does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:198]
WARNING: [Synth 8-3848] Net PREQ in module/entity ipic_if does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (204#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:216]
INFO: [Synth 8-638] synthesizing module 'icap_statemachine' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1549]
	Parameter ICAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1516]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1521]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1529]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1530]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1536]
INFO: [Synth 8-256] done synthesizing module 'icap_statemachine' (205#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1549]
	Parameter DEVICE_ID bound to: 69353619 - type: integer 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'hwicap' (206#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:2825]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 128'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (207#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net icap_csib in module/entity axi_hwicap does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4067]
WARNING: [Synth 8-3848] Net icap_rdwrb in module/entity axi_hwicap does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4068]
WARNING: [Synth 8-3848] Net cap_req in module/entity axi_hwicap does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4069]
INFO: [Synth 8-256] done synthesizing module 'axi_hwicap' (208#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c25e/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4078]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_hwicap_0_0' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_hwicap_0_0/synth/base_mb_axi_hwicap_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_iic_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_0_0/synth/base_mb_axi_iic_0_0.vhd:91]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_0_0/synth/base_mb_axi_iic_0_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized6' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized6' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized6' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized6' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized6' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized6' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (209#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_soft_reset' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_soft_reset' (210#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (211#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (212#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'debounce' (213#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (214#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n' (215#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (216#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' (216#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (217#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_SRL_FIFO' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_SRL_FIFO' (222#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (223#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_SRL_FIFO__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_SRL_FIFO__parameterized0' (223#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (224#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (225#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_iic_0_0' (226#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_0_0/synth/base_mb_axi_iic_0_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_0' of module 'base_mb_axi_iic_0_0' requires 27 connections, but only 25 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1062]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_intc_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/synth/base_mb_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: base_mb_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111110100010 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111100000011 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/31e4/hdl/axi_intc_v4_1_vh_rfs.vhd:3452' bound to instance 'U0' of component 'axi_intc' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/synth/base_mb_axi_intc_0_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/31e4/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: base_mb_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -94 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -253 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'intc_core' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/31e4/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -94 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -253 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_IVAR_WE_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/31e4/hdl/axi_intc_v4_1_vh_rfs.vhd:767]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/31e4/hdl/axi_intc_v4_1_vh_rfs.vhd:1894]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (227#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/31e4/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' (227#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' (227#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b0 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' (227#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized52' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b1 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized52' (227#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized7' (227#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized7' (227#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized7' (227#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (228#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/31e4/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_intc_0_0' (229#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/synth/base_mb_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010011100000000000000000000000000000000000000000000000001000000001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: kintex7 - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010011100000000000000000000000000000000000000000000000001000000001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010011111111111111111110000000000000000000000000000000001000000001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010011100000000000000000000000000000000000000000000000001000000001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010011111111111111111110000000000000000000000000000000001000000001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-350] instance 'xbar' of module 'base_mb_xbar_1' requires 40 connections, but only 38 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:2406]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_quad_spi_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/synth/base_mb_axi_quad_spi_0_0.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:32884' bound to instance 'U0' of component 'axi_quad_spi' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/synth/base_mb_axi_quad_spi_0_0.vhd:287]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33120]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31385]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized8' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized8' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized8' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized53' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized53' (244#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized54' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized54' (244#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized55' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized55' (244#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized8' (244#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized8' (244#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized8' (244#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17871]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 0 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 6 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (245#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'qspi_receive_transmit_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:3330]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_receive_transmit_reg' (246#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:3330]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:15605]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_0' (247#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:15605]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_EXIST bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (247#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:10055]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (248#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:12490]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (249#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:12490]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (250#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_17_soft_reset' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_17_soft_reset' (251#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized1' (251#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17848]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17849]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17850]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17851]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17852]
WARNING: [Synth 8-3848] Net reset_RcFIFO_ptr_to_spi_clk in module/entity qspi_core_interface does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:18017]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (252#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17871]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31276]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31284]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31288]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31289]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31290]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31304]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31308]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31309]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31310]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31311]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31312]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (253#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31385]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33063]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33064]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33067]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33068]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33073]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33074]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33077]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33078]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33093]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33094]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (254#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33120]
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_quad_spi_0_0' (255#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/synth/base_mb_axi_quad_spi_0_0.vhd:97]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'base_mb_axi_quad_spi_0_0' requires 33 connections, but only 27 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1172]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_quad_spi_1_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/synth/base_mb_axi_quad_spi_1_0.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:32884' bound to instance 'U0' of component 'axi_quad_spi' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/synth/base_mb_axi_quad_spi_1_0.vhd:287]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33120]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31385]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17871]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:13611]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (256#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:13611]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2016' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:1932]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 128 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 128 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter REG_WIDTH bound to: 5 - type: integer 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1664]
INFO: [Synth 8-226] default block is never used [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1689]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg__parameterized1' (256#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_17_counter_f' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_17_counter_f' (257#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:12135]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (258#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:12135]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (259#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:10055]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module__parameterized0' (259#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg__parameterized0' (259#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17848]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17849]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17850]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17851]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17852]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface__parameterized0' (259#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:17871]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31276]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31284]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31288]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31289]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31290]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31304]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31308]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31309]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31310]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31311]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31312]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top__parameterized0' (259#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31385]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33063]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33064]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33067]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33068]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33073]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33074]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33077]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33078]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33093]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33094]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi__parameterized1' (259#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:33120]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_quad_spi_1_0' (260#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/synth/base_mb_axi_quad_spi_1_0.vhd:97]
WARNING: [Synth 8-350] instance 'axi_quad_spi_1' of module 'base_mb_axi_quad_spi_1_0' requires 33 connections, but only 28 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1200]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_timebase_wdt_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/synth/base_mb_axi_timebase_wdt_0_0.vhd:87]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_WDT_INTERVAL bound to: 30 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_WINDOW_WDT bound to: 0 - type: integer 
	Parameter C_SST_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_COUNT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_timebase_wdt_top' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2905' bound to instance 'U0' of component 'axi_timebase_wdt_top' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/synth/base_mb_axi_timebase_wdt_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_timebase_wdt_top' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2947]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_WDT_INTERVAL bound to: 30 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_WINDOW_WDT bound to: 0 - type: integer 
	Parameter C_SST_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_COUNT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_timebase_wdt' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1297]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_WDT_INTERVAL bound to: 30 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'timebase_wdt_core' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:603]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_WDT_INTERVAL bound to: 30 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: bool 
	Parameter C_NATIVE_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:625]
INFO: [Synth 8-256] done synthesizing module 'timebase_wdt_core' (261#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:603]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized9' (261#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized9' (261#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized9' (261#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timebase_wdt' (262#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1297]
WARNING: [Synth 8-3848] Net wdt_reset_pending in module/entity axi_timebase_wdt_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2942]
WARNING: [Synth 8-3848] Net wdt_state_vec in module/entity axi_timebase_wdt_top does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2943]
INFO: [Synth 8-256] done synthesizing module 'axi_timebase_wdt_top' (263#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/02b9/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2947]
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_timebase_wdt_0_0' (264#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/synth/base_mb_axi_timebase_wdt_0_0.vhd:87]
WARNING: [Synth 8-350] instance 'axi_timebase_wdt_0' of module 'base_mb_axi_timebase_wdt_0_0' requires 23 connections, but only 22 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1229]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_timer_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timer_0_0/synth/base_mb_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 1 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:2084' bound to instance 'U0' of component 'axi_timer' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timer_0_0/synth/base_mb_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 1 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tc_core' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 1 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571' bound to instance 'MUXCY_I' of component 'MUXCY' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (266#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_timer_v2_0_20_counter_f' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_timer_v2_0_20_counter_f' (267#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (268#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'timer_control' (269#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'tc_core' (270#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized10' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized10' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized10' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized10' (270#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized10' (270#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized10' (270#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (271#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_timer_0_0' (272#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timer_0_0/synth/base_mb_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'base_mb_axi_timer_0_0' requires 26 connections, but only 23 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1252]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_uartlite_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/synth/base_mb_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (273#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (274#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (275#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (276#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (277#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (278#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (279#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (280#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized11' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized11' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized11' (280#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized11' (280#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (281#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'base_mb_axi_uartlite_0_0' (282#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/synth/base_mb_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'base_mb_axi_uartlite_0_0' requires 22 connections, but only 21 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1276]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'base_mb_clk_wiz_0_0' requires 5 connections, but only 3 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1298]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-3848] Net locked in module/entity elapsed_time_gen does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/imports/hdl/elapsed_time_gen.v:27]
WARNING: [Synth 8-350] instance 'elapsed_time_gen_0' of module 'base_mb_elapsed_time_gen_0_0' requires 5 connections, but only 4 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1308]
	Parameter clk_div bound to: 20'b00000010000000000000 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_M01_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M01_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
	Parameter NUM_CHANNELS bound to: 256 - type: integer 
	Parameter REMAP_TRIGS bound to: 1 - type: integer 
	Parameter COUNTER_BITS bound to: 24 - type: integer 
	Parameter ADC_CLK_DIV bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/maroc_dc.v:444]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/maroc_dc.v:647]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/maroc_dc.v:648]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/maroc_dc.v:749]
	Parameter clk_div bound to: 1023 - type: integer 
	Parameter MAX_FIFO_LEVEL_TO_START bound to: 255 - type: integer 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ASSERT_HOLD1 bound to: 8'b00000010 
	Parameter ASSERT_HOLD2 bound to: 8'b00000100 
	Parameter SEQ_SELECT bound to: 8'b00001000 
	Parameter DONE bound to: 8'b00010000 
	Parameter WAIT bound to: 8'b00100000 
	Parameter SPARE2 bound to: 8'b01000000 
	Parameter SPARE3 bound to: 8'b10000000 
INFO: [Synth 8-638] synthesizing module 'FIFO_32by512' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/synth/FIFO_32by512.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 33 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 9 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 1 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 511 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 510 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_32by512' (306#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/synth/FIFO_32by512.vhd:77]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/qdata_rx.v:116]
	Parameter HOLD_WAIT bound to: 6 - type: integer 
	Parameter MAX_FIFO_LEVEL_TO_START bound to: 128 - type: integer 
	Parameter IDLE bound to: 10'b0000000001 
	Parameter SPARE bound to: 10'b0000000010 
	Parameter WAITFORFRAME1 bound to: 10'b0000000100 
	Parameter WAITFORFRAME2 bound to: 10'b0000001000 
	Parameter WAITFORFRAME3 bound to: 10'b0000010000 
	Parameter WAITFORFIFO1 bound to: 10'b0000100000 
	Parameter WAITFORFIFO2 bound to: 10'b0001000000 
	Parameter WAITFORFIFO3 bound to: 10'b0010000000 
	Parameter WAITFORFIFO4 bound to: 10'b0100000000 
	Parameter DONE bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/ph_state_machine.v:76]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/ph_state_machine.v:168]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/ph_state_machine.v:170]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/ph_state_machine.v:171]
	Parameter SYNC_STAGES bound to: 2 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/sync_it.v:40]
INFO: [Synth 8-638] synthesizing module 'FIFO_64_to_32' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/synth/FIFO_64_to_32.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: deadbeef - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 220 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 219 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'FIFO_64_to_32' (316#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/synth/FIFO_64_to_32.vhd:76]
WARNING: [Synth 8-350] instance 'maroc_dc_0' of module 'base_mb_maroc_dc_0_0' requires 57 connections, but only 55 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1335]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f383/hdl/maroc_slow_control_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/f383/hdl/maroc_slow_control_v1_0_S00_AXI.v:379]
	Parameter CYCLES_PER_TICK bound to: 50 - type: integer 
	Parameter BITS_PER_WORD bound to: 32 - type: integer 
	Parameter WORDS_PER_STREAM bound to: 26 - type: integer 
	Parameter IDLE bound to: 8'b00000001 
	Parameter RDFIFO bound to: 8'b00000010 
	Parameter WAIT4TICK1 bound to: 8'b00000100 
	Parameter WAIT4TICK2 bound to: 8'b00001000 
	Parameter WRITELASTWORDS bound to: 8'b00010000 
INFO: [Synth 8-638] synthesizing module 'fifo_32by128' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/synth/fifo_32by128.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 126 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 125 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_32by128' (321#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/synth/fifo_32by128.vhd:72]
INFO: [Synth 8-638] synthesizing module 'base_mb_mdm_1_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/synth/base_mb_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:13969]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:15475]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (326#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (327#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:6715]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3119]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (328#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (329#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E' (330#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized0' (330#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized1' (330#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized2' (330#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3936]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (331#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3119]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (332#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:6715]
INFO: [Synth 8-256] done synthesizing module 'MDM' (333#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:13969]
INFO: [Synth 8-256] done synthesizing module 'base_mb_mdm_1_0' (334#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/synth/base_mb_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'base_mb_microblaze_0_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/synth/base_mb_microblaze_0_0.vhd:135]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: base_mb_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_mb_microblaze_0_0' (387#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/synth/base_mb_microblaze_0_0.vhd:135]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'base_mb_microblaze_0_0' requires 71 connections, but only 70 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1430]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 16 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 2048'b00000000000000000000000000000000010001001010011100000000000000000000000000000000000000000000000001000000001000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000000000000100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101001100000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010001001010010100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100010010100100000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010001001010000100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000010000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001110000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000010010000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100010010100011000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000001100000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100010010100010000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 1024'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 512'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b01 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: kintex7 - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 2048'b00000000000000000000000000000000010001001010011100000000000000000000000000000000000000000000000001000000001000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000000000000100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101001100000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010001001010010100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100010010100100000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010001001010000100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000010000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001110000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000010010000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100010010100011000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000001100000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100010010100010000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 2048'b00000000000000000000000000000000010001001010011111111111111111110000000000000000000000000000000001000000001000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101001101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001001010010111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010100100111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000010000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001110000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010100011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001100001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010100010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b01 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 17 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 5 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 16'b0000000000000000 
	Parameter P_M_AXILITE_MASK bound to: 16'b0000000000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 16 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 2048'b00000000000000000000000000000000010001001010011100000000000000000000000000000000000000000000000001000000001000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000000000000100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101001100000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010001001010010100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100010010100100000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010001001010000100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000010000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001110000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000010010000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100010010100011000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000000000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000001100000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100010010100010000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 2048'b00000000000000000000000000000000010001001010011111111111111111110000000000000000000000000000000001000000001000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101001101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001001010010111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010100100111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000010000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001110000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010100011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001100001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010100010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 17'b01111111111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000001100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000001000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 17 - type: integer 
	Parameter C_SEL_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_mb_dlmb_bram_if_cntlr_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_bram_if_cntlr_0/synth/base_mb_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (408#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (409#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (410#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'base_mb_dlmb_bram_if_cntlr_0' (411#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_bram_if_cntlr_0/synth/base_mb_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'base_mb_dlmb_v10_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/synth/base_mb_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (413#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'base_mb_dlmb_v10_0' (414#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/synth/base_mb_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'base_mb_dlmb_v10_0' requires 25 connections, but only 24 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:7513]
INFO: [Synth 8-638] synthesizing module 'base_mb_ilmb_bram_if_cntlr_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_bram_if_cntlr_0/synth/base_mb_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_mb_ilmb_bram_if_cntlr_0' (415#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_bram_if_cntlr_0/synth/base_mb_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'base_mb_ilmb_v10_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/synth/base_mb_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_mb_ilmb_v10_0' (416#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/synth/base_mb_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'base_mb_ilmb_v10_0' requires 25 connections, but only 24 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:7559]
INFO: [Synth 8-638] synthesizing module 'base_mb_lmb_bram_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_lmb_bram_0/synth/base_mb_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: base_mb_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388004 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_lmb_bram_0' (419#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_lmb_bram_0/synth/base_mb_lmb_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'base_mb_lmb_bram_0' requires 16 connections, but only 14 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:7584]
INFO: [Synth 8-638] synthesizing module 'base_mb_rst_clk_wiz_1_100M_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/synth/base_mb_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (421#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (422#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' (423#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (424#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (425#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'base_mb_rst_clk_wiz_1_100M_0' (426#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/synth/base_mb_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'base_mb_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1878]
INFO: [Synth 8-638] synthesizing module 'base_mb_rst_clk_wiz_1_100M_1_0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/synth/base_mb_rst_clk_wiz_1_100M_1_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (426#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (426#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'base_mb_rst_clk_wiz_1_100M_1_0' (427#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/synth/base_mb_rst_clk_wiz_1_100M_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M_1' of module 'base_mb_rst_clk_wiz_1_100M_1_0' requires 10 connections, but only 6 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1888]
	Parameter clk_dec_value bound to: 20'b01000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/new/stim_gen.v:26]
INFO: [Synth 8-638] synthesizing module 'base_mb_wrc_board_quabo_Light_0_2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_wrc_board_quabo_Light_0_2/synth/base_mb_wrc_board_quabo_Light_0_2.vhd:90]
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_simulation bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wrc_board_quabo' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/wrc_board_quabo.vhd:188]
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_fabric_iface bound to: 1 - type: integer 
	Parameter g_streamers_op_mode bound to: 2'b10 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_diag_id bound to: 0 - type: integer 
	Parameter g_diag_ver bound to: 0 - type: integer 
	Parameter g_diag_ro_size bound to: 0 - type: integer 
	Parameter g_diag_rw_size bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/wr_quabo_pkg.vhd:68]
WARNING: [Synth 8-506] null port 'aux_diag_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/wr_quabo_pkg.vhd:120]
WARNING: [Synth 8-506] null port 'aux_diag_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/wr_quabo_pkg.vhd:121]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/wr_quabo_pkg.vhd:123]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/wr_quabo_pkg.vhd:124]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/wr_quabo_pkg.vhd:125]
INFO: [Synth 8-638] synthesizing module 'xwrc_board_quabo' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:253]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_fabric_iface bound to: 1 - type: integer 
	Parameter g_streamers_op_mode bound to: 32'sb00000000000000000000000000000010 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_diag_id bound to: 0 - type: integer 
	Parameter g_diag_ver bound to: 0 - type: integer 
	Parameter g_diag_ro_size bound to: 0 - type: integer 
	Parameter g_diag_rw_size bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:95]
WARNING: [Synth 8-506] null port 'aux_diag_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:198]
WARNING: [Synth 8-506] null port 'aux_diag_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:199]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:205]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:206]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:207]
	Parameter g_fpga_family bound to: kintex7 - type: string 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_use_default_plls bound to: 1 - type: bool 
	Parameter g_gtp_enable_ch0 bound to: 0 - type: integer 
	Parameter g_gtp_enable_ch1 bound to: 1 - type: integer 
	Parameter g_simulation bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xwrc_platform_xilinx' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/platform/xilinx/xwrc_platform_xilinx.vhd:148]
	Parameter g_fpga_family bound to: kintex7 - type: string 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_use_default_plls bound to: 1 - type: bool 
	Parameter g_gtp_enable_ch0 bound to: 0 - type: integer 
	Parameter g_gtp_enable_ch1 bound to: 1 - type: integer 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 50.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 100.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.005000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
	Parameter g_width bound to: 1000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gc_extend_pulse' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter g_width bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gc_extend_pulse' (432#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
	Parameter g_simulation bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_gtx_phy_family7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:119]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-638] synthesizing module 'gc_sync_ffs' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:62]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'gc_sync_ffs' (433#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:62]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100001101100100001100 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'whiterabbit_gtxe2_channel_wrapper_GT' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd:167]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 10 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: TRUE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001000000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000000100000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b00 
	Parameter RX_CM_TRIM bound to: 3'b000 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806410508 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'whiterabbit_gtxe2_channel_wrapper_GT' (434#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd:167]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_target bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'gtp_bitslide' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd:87]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_target bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'gtp_bitslide' (435#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'wr_gtx_phy_family7' (436#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'xwrc_platform_xilinx' (437#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/platform/xilinx/xwrc_platform_xilinx.vhd:148]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_clocks bound to: 2 - type: integer 
	Parameter g_logdelay bound to: 4 - type: integer 
	Parameter g_syncdepth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gc_reset' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_reset.vhd:45]
	Parameter g_clocks bound to: 2 - type: integer 
	Parameter g_logdelay bound to: 4 - type: integer 
	Parameter g_syncdepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gc_reset' (438#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_reset.vhd:45]
	Parameter g_invert_sclk bound to: 0 - type: bool 
	Parameter g_num_extra_bits bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spec_serial_dac_arb' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_dacs/spec_serial_dac_arb.vhd:57]
	Parameter g_invert_sclk bound to: 0 - type: bool 
	Parameter g_num_extra_bits bound to: 8 - type: integer 
	Parameter g_num_data_bits bound to: 16 - type: integer 
	Parameter g_num_extra_bits bound to: 8 - type: integer 
	Parameter g_num_cs_select bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spec_serial_dac' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_dacs/spec_serial_dac.vhd:81]
	Parameter g_num_data_bits bound to: 16 - type: integer 
	Parameter g_num_extra_bits bound to: 8 - type: integer 
	Parameter g_num_cs_select bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_dacs/spec_serial_dac.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'spec_serial_dac' (439#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_dacs/spec_serial_dac.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'spec_serial_dac_arb' (440#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_dacs/spec_serial_dac_arb.vhd:57]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_ep_rxbuf_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 0 - type: integer 
	Parameter g_diag_ver bound to: 0 - type: integer 
	Parameter g_diag_ro_size bound to: 0 - type: integer 
	Parameter g_diag_rw_size bound to: 0 - type: integer 
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_fabric_iface bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/wr_board_pkg.vhd:126]
WARNING: [Synth 8-506] null port 'aux_diag_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/wr_board_pkg.vhd:182]
WARNING: [Synth 8-506] null port 'aux_diag_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/wr_board_pkg.vhd:183]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/wr_board_pkg.vhd:185]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/wr_board_pkg.vhd:186]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/wr_board_pkg.vhd:187]
INFO: [Synth 8-638] synthesizing module 'xwrc_board_common' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:260]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_ep_rxbuf_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 0 - type: integer 
	Parameter g_diag_ver bound to: 0 - type: integer 
	Parameter g_diag_ro_size bound to: 0 - type: integer 
	Parameter g_diag_rw_size bound to: 0 - type: integer 
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_fabric_iface bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:93]
WARNING: [Synth 8-506] null port 'aux_diag_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:204]
WARNING: [Synth 8-506] null port 'aux_diag_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:205]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:211]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:212]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:213]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_ep_rxbuf_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrcore_pkg.vhd:388]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrcore_pkg.vhd:479]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrcore_pkg.vhd:480]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrcore_pkg.vhd:481]
INFO: [Synth 8-638] synthesizing module 'xwr_core' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:271]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_ep_rxbuf_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:114]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:248]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:250]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:252]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrcore_pkg.vhd:541]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrcore_pkg.vhd:713]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrcore_pkg.vhd:714]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrcore_pkg.vhd:715]
INFO: [Synth 8-638] synthesizing module 'wr_core' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wr_core.vhd:309]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wr_core.vhd:115]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wr_core.vhd:283]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wr_core.vhd:285]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wr_core.vhd:287]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'xwr_pps_gen' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_pps_gen/xwr_pps_gen.vhd:85]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'wr_pps_gen' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_pps_gen/wr_pps_gen.vhd:97]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter' (441#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-638] synthesizing module 'pps_gen_wb' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_pps_gen/pps_gen_wb.vhd:75]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_pps_gen/pps_gen_wb.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'pps_gen_wb' (442#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_pps_gen/pps_gen_wb.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'wr_pps_gen' (443#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_pps_gen/wr_pps_gen.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'xwr_pps_gen' (444#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_pps_gen/xwr_pps_gen.vhd:85]
	Parameter g_tag_bits bound to: 22 - type: integer 
	Parameter g_num_ref_inputs bound to: 1 - type: integer 
	Parameter g_num_outputs bound to: 1 - type: integer 
	Parameter g_with_debug_fifo bound to: 0 - type: bool 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_reverse_dmtds bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xwr_softpll_ng' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/xwr_softpll_ng.vhd:137]
	Parameter g_tag_bits bound to: 22 - type: integer 
	Parameter g_num_ref_inputs bound to: 1 - type: integer 
	Parameter g_num_outputs bound to: 1 - type: integer 
	Parameter g_with_debug_fifo bound to: 0 - type: bool 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_reverse_dmtds bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tag_bits bound to: 22 - type: integer 
	Parameter g_num_ref_inputs bound to: 1 - type: integer 
	Parameter g_num_outputs bound to: 1 - type: integer 
	Parameter g_with_debug_fifo bound to: 0 - type: bool 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_reverse_dmtds bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wr_softpll_ng' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/wr_softpll_ng.vhd:161]
	Parameter g_tag_bits bound to: 22 - type: integer 
	Parameter g_num_ref_inputs bound to: 1 - type: integer 
	Parameter g_num_outputs bound to: 1 - type: integer 
	Parameter g_with_debug_fifo bound to: 0 - type: bool 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_reverse_dmtds bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
	Parameter g_with_internal_timebase bound to: 0 - type: bool 
	Parameter g_clk_sys_freq bound to: 1 - type: integer 
	Parameter g_counter_bits bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gc_frequency_meter' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd:56]
	Parameter g_with_internal_timebase bound to: 0 - type: bool 
	Parameter g_clk_sys_freq bound to: 1 - type: integer 
	Parameter g_counter_bits bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gc_pulse_synchronizer' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'gc_pulse_synchronizer' (445#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'gc_frequency_meter' (446#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd:56]
	Parameter g_with_internal_timebase bound to: 0 - type: bool 
	Parameter g_clk_sys_freq bound to: 1 - type: integer 
	Parameter g_counter_bits bound to: 28 - type: integer 
	Parameter g_with_internal_timebase bound to: 0 - type: bool 
	Parameter g_clk_sys_freq bound to: 1 - type: integer 
	Parameter g_counter_bits bound to: 28 - type: integer 
	Parameter g_counter_bits bound to: 22 - type: integer 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_reverse bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'dmtd_with_deglitcher' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:127]
	Parameter g_counter_bits bound to: 22 - type: integer 
	Parameter g_chipscope bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_reverse bound to: 0 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:139]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_width bound to: 3000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gc_extend_pulse__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter g_width bound to: 3000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gc_extend_pulse__parameterized1' (446#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'dmtd_with_deglitcher' (447#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:127]
	Parameter g_counter_bits bound to: 22 - type: integer 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_reverse bound to: 0 - type: bool 
	Parameter g_counter_bits bound to: 22 - type: integer 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_reverse bound to: 0 - type: bool 
	Parameter g_counter_width bound to: 28 - type: integer 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_in_clock_rate bound to: 10000000 - type: integer 
	Parameter g_sample_rate bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spll_aligner' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_aligner.vhd:65]
	Parameter g_counter_width bound to: 28 - type: integer 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_in_clock_rate bound to: 10000000 - type: integer 
	Parameter g_sample_rate bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gc_pulse_synchronizer2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'gc_pulse_synchronizer2' (448#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'spll_aligner' (449#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_aligner.vhd:65]
	Parameter g_with_debug_fifo bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spll_wb_slave' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_wb_slave.vhd:43]
	Parameter g_with_debug_fifo bound to: 0 - type: integer 
	Parameter g_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_usedw_size bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wbgen2_fifo_sync' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd:66]
	Parameter g_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_usedw_size bound to: 5 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock' (450#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram' (451#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo' (452#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo' (453#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'wbgen2_fifo_sync' (454#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd:66]
	Parameter g_num_interrupts bound to: 1 - type: integer 
	Parameter g_irq00_mode bound to: 3 - type: integer 
	Parameter g_irq01_mode bound to: 0 - type: integer 
	Parameter g_irq02_mode bound to: 0 - type: integer 
	Parameter g_irq03_mode bound to: 0 - type: integer 
	Parameter g_irq04_mode bound to: 0 - type: integer 
	Parameter g_irq05_mode bound to: 0 - type: integer 
	Parameter g_irq06_mode bound to: 0 - type: integer 
	Parameter g_irq07_mode bound to: 0 - type: integer 
	Parameter g_irq08_mode bound to: 0 - type: integer 
	Parameter g_irq09_mode bound to: 0 - type: integer 
	Parameter g_irq0a_mode bound to: 0 - type: integer 
	Parameter g_irq0b_mode bound to: 0 - type: integer 
	Parameter g_irq0c_mode bound to: 0 - type: integer 
	Parameter g_irq0d_mode bound to: 0 - type: integer 
	Parameter g_irq0e_mode bound to: 0 - type: integer 
	Parameter g_irq0f_mode bound to: 0 - type: integer 
	Parameter g_irq10_mode bound to: 0 - type: integer 
	Parameter g_irq11_mode bound to: 0 - type: integer 
	Parameter g_irq12_mode bound to: 0 - type: integer 
	Parameter g_irq13_mode bound to: 0 - type: integer 
	Parameter g_irq14_mode bound to: 0 - type: integer 
	Parameter g_irq15_mode bound to: 0 - type: integer 
	Parameter g_irq16_mode bound to: 0 - type: integer 
	Parameter g_irq17_mode bound to: 0 - type: integer 
	Parameter g_irq18_mode bound to: 0 - type: integer 
	Parameter g_irq19_mode bound to: 0 - type: integer 
	Parameter g_irq1a_mode bound to: 0 - type: integer 
	Parameter g_irq1b_mode bound to: 0 - type: integer 
	Parameter g_irq1c_mode bound to: 0 - type: integer 
	Parameter g_irq1d_mode bound to: 0 - type: integer 
	Parameter g_irq1e_mode bound to: 0 - type: integer 
	Parameter g_irq1f_mode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wbgen2_eic' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd:108]
	Parameter g_num_interrupts bound to: 1 - type: integer 
	Parameter g_irq00_mode bound to: 3 - type: integer 
	Parameter g_irq01_mode bound to: 0 - type: integer 
	Parameter g_irq02_mode bound to: 0 - type: integer 
	Parameter g_irq03_mode bound to: 0 - type: integer 
	Parameter g_irq04_mode bound to: 0 - type: integer 
	Parameter g_irq05_mode bound to: 0 - type: integer 
	Parameter g_irq06_mode bound to: 0 - type: integer 
	Parameter g_irq07_mode bound to: 0 - type: integer 
	Parameter g_irq08_mode bound to: 0 - type: integer 
	Parameter g_irq09_mode bound to: 0 - type: integer 
	Parameter g_irq0a_mode bound to: 0 - type: integer 
	Parameter g_irq0b_mode bound to: 0 - type: integer 
	Parameter g_irq0c_mode bound to: 0 - type: integer 
	Parameter g_irq0d_mode bound to: 0 - type: integer 
	Parameter g_irq0e_mode bound to: 0 - type: integer 
	Parameter g_irq0f_mode bound to: 0 - type: integer 
	Parameter g_irq10_mode bound to: 0 - type: integer 
	Parameter g_irq11_mode bound to: 0 - type: integer 
	Parameter g_irq12_mode bound to: 0 - type: integer 
	Parameter g_irq13_mode bound to: 0 - type: integer 
	Parameter g_irq14_mode bound to: 0 - type: integer 
	Parameter g_irq15_mode bound to: 0 - type: integer 
	Parameter g_irq16_mode bound to: 0 - type: integer 
	Parameter g_irq17_mode bound to: 0 - type: integer 
	Parameter g_irq18_mode bound to: 0 - type: integer 
	Parameter g_irq19_mode bound to: 0 - type: integer 
	Parameter g_irq1a_mode bound to: 0 - type: integer 
	Parameter g_irq1b_mode bound to: 0 - type: integer 
	Parameter g_irq1c_mode bound to: 0 - type: integer 
	Parameter g_irq1d_mode bound to: 0 - type: integer 
	Parameter g_irq1e_mode bound to: 0 - type: integer 
	Parameter g_irq1f_mode bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wbgen2_eic' (455#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd:108]
WARNING: [Synth 8-3848] Net spll_dfr_host_out_int in module/entity spll_wb_slave does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_wb_slave.vhd:51]
WARNING: [Synth 8-3848] Net spll_dfr_host_usedw_int in module/entity spll_wb_slave does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_wb_slave.vhd:70]
WARNING: [Synth 8-3848] Net spll_dfr_host_full_int in module/entity spll_wb_slave does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_wb_slave.vhd:68]
WARNING: [Synth 8-3848] Net spll_dfr_host_empty_int in module/entity spll_wb_slave does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_wb_slave.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'spll_wb_slave' (456#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_wb_slave.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'wr_softpll_ng' (457#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/wr_softpll_ng.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'xwr_softpll_ng' (458#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/xwr_softpll_ng.vhd:137]
WARNING: [Synth 8-3919] null assignment ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wr_core.vhd:683]
WARNING: [Synth 8-3919] null assignment ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wr_core.vhd:685]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_tx_force_gap_length bound to: 0 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_flow_control bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_leds bound to: 1 - type: bool 
	Parameter g_with_dmtd bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_use_new_rxcrc bound to: 1 - type: bool 
	Parameter g_use_new_txcrc bound to: 0 - type: bool 
	Parameter g_with_stop_traffic bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'xwr_endpoint' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/xwr_endpoint.vhd:278]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_tx_force_gap_length bound to: 0 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_flow_control bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_leds bound to: 1 - type: bool 
	Parameter g_with_dmtd bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_use_new_rxcrc bound to: 1 - type: bool 
	Parameter g_use_new_txcrc bound to: 0 - type: bool 
	Parameter g_with_stop_traffic bound to: 0 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_force_gap_length bound to: 0 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_flow_control bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_leds bound to: 1 - type: bool 
	Parameter g_with_dmtd bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_use_new_rxcrc bound to: 1 - type: bool 
	Parameter g_use_new_txcrc bound to: 0 - type: bool 
	Parameter g_with_stop_traffic bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'wr_endpoint' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/wr_endpoint.vhd:311]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_force_gap_length bound to: 0 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_flow_control bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_leds bound to: 1 - type: bool 
	Parameter g_with_dmtd bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_use_new_rxcrc bound to: 1 - type: bool 
	Parameter g_use_new_txcrc bound to: 0 - type: bool 
	Parameter g_with_stop_traffic bound to: 0 - type: bool 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_16bit bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_1000basex_pcs' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_1000basex_pcs.vhd:202]
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_16bit bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_tx_pcs_16bit' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:124]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 1 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 1 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 20 - type: integer 
	Parameter g_almost_full_threshold bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_async_fifo' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:85]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 1 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 1 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 20 - type: integer 
	Parameter g_almost_full_threshold bound to: 100 - type: integer 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 1 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 1 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 20 - type: integer 
	Parameter g_almost_full_threshold bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inferred_async_fifo' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:86]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 1 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 1 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 20 - type: integer 
	Parameter g_almost_full_threshold bound to: 100 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gc_sync_register' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:52]
	Parameter g_width bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'gc_sync_register' (459#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_register.vhd:52]
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-256] done synthesizing module 'inferred_async_fifo' (460#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'generic_async_fifo' (461#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'ep_tx_pcs_16bit' (462#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:124]
	Parameter g_simulation bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rx_pcs_16bit' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:118]
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-638] synthesizing module 'ep_sync_detect_16bit' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_sync_detect_16bit.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'ep_sync_detect_16bit' (463#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_sync_detect_16bit.vhd:73]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_width bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gc_extend_pulse__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter g_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gc_extend_pulse__parameterized3' (463#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter g_width bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net pcs_fab_o[addr] in module/entity ep_rx_pcs_16bit does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_pcs_16bit' (464#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:118]
INFO: [Synth 8-638] synthesizing module 'ep_pcs_tbi_mdio_wb' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ep_pcs_tbi_mdio_wb' (465#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd:88]
	Parameter g_simulation bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_autonegotiation' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_autonegotiation.vhd:87]
	Parameter g_simulation bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_autonegotiation.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ep_autonegotiation' (466#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_autonegotiation.vhd:87]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-256] done synthesizing module 'ep_1000basex_pcs' (467#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_1000basex_pcs.vhd:202]
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_force_gap_length bound to: 0 - type: integer 
	Parameter g_runt_padding bound to: 1 - type: bool 
	Parameter g_use_new_crc bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_tx_path' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_tx_path.vhd:146]
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_with_inj_ctrl bound to: 1 - type: bool 
	Parameter g_force_gap_length bound to: 0 - type: integer 
	Parameter g_runt_padding bound to: 1 - type: bool 
	Parameter g_use_new_crc bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_force_gap_length bound to: 0 - type: integer 
	Parameter g_runt_padding bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_tx_header_processor' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_tx_header_processor.vhd:136]
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_force_gap_length bound to: 0 - type: integer 
	Parameter g_runt_padding bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ep_tx_header_processor' (468#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_tx_header_processor.vhd:136]
	Parameter g_use_new_crc bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_tx_crc_inserter' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_tx_crc_inserter.vhd:65]
	Parameter g_use_new_crc bound to: 0 - type: bool 
	Parameter g_polynomial bound to: 32'b00000100110000010001110110110111 
	Parameter g_init_value bound to: 32'b11111111111111111111111111111111 
	Parameter g_residue bound to: 32'b00111000111110110010001010000100 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_half_width bound to: 8 - type: integer 
	Parameter g_sync_reset bound to: 1 - type: integer 
	Parameter g_dual_width bound to: 1 - type: integer 
	Parameter g_registered_match_output bound to: 0 - type: bool 
	Parameter g_registered_crc_output bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'gc_crc_gen' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_crc_gen.vhd:93]
	Parameter g_polynomial bound to: 79764919 - type: integer 
	Parameter g_init_value bound to: -1 - type: integer 
	Parameter g_residue bound to: 955982468 - type: integer 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_half_width bound to: 8 - type: integer 
	Parameter g_sync_reset bound to: 1 - type: integer 
	Parameter g_dual_width bound to: 1 - type: integer 
	Parameter g_registered_match_output bound to: 0 - type: bool 
	Parameter g_registered_crc_output bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'gc_crc_gen' (469#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_crc_gen.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'ep_tx_crc_inserter' (470#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_tx_crc_inserter.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'ep_tx_path' (471#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_tx_path.vhd:146]
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_use_new_crc bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rx_path' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_path.vhd:116]
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_early_match bound to: 0 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_use_new_crc bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_packet_filter' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_packet_filter.vhd:68]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 1 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_dualclock' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd:75]
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_dualclock' (472#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized1' (472#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized1' (472#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized3' (472#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_packet_filter.vhd:277]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_packet_filter.vhd:120]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_packet_filter.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'ep_packet_filter' (473#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_packet_filter.vhd:68]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_data_width bound to: 11 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_shiftreg_fifo' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:73]
	Parameter g_data_width bound to: 11 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gc_shiftreg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd:23]
	Parameter g_size bound to: 16 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'gc_shiftreg' (475#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd:23]
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_shiftreg_fifo' (476#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:73]
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_almostfull_threshold bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ep_clock_alignment_fifo' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_clock_alignment_fifo.vhd:72]
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_almostfull_threshold bound to: 112 - type: integer 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_async_fifo__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:85]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 112 - type: integer 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inferred_async_fifo__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:86]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 112 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-256] done synthesizing module 'inferred_async_fifo__parameterized1' (476#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'generic_async_fifo__parameterized1' (476#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'ep_clock_alignment_fifo' (477#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_clock_alignment_fifo.vhd:72]
INFO: [Synth 8-638] synthesizing module 'ep_rx_oob_insert' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_oob_insert.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_oob_insert' (478#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_oob_insert.vhd:59]
	Parameter g_use_new_crc bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rx_crc_size_check' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_crc_size_check.vhd:69]
	Parameter g_use_new_crc bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ep_rx_crc_size_check' (479#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_crc_size_check.vhd:69]
	Parameter g_with_rtu bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rtu_header_extract' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rtu_header_extract.vhd:69]
	Parameter g_with_rtu bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ep_rtu_header_extract' (480#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rtu_header_extract.vhd:69]
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_fc bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rx_buffer' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_buffer.vhd:72]
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_fc bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_buffer.vhd:208]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 896 - type: integer 
	Parameter g_almost_full_threshold bound to: 1021 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 896 - type: integer 
	Parameter g_almost_full_threshold bound to: 1021 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 896 - type: integer 
	Parameter g_almost_full_threshold bound to: 1021 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 896 - type: integer 
	Parameter g_almost_full_threshold bound to: 1021 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized3' (480#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized5' (480#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized1' (480#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized1' (480#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_buffer' (481#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_buffer.vhd:72]
INFO: [Synth 8-638] synthesizing module 'ep_rx_status_reg_insert' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_status_reg_insert.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_status_reg_insert' (482#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_status_reg_insert.vhd:64]
	Parameter g_ignore_ack bound to: 1 - type: bool 
	Parameter g_cyc_on_stall bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rx_wb_master' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_wb_master.vhd:70]
	Parameter g_ignore_ack bound to: 1 - type: bool 
	Parameter g_cyc_on_stall bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ep_rx_wb_master' (483#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_wb_master.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_path' (484#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_path.vhd:116]
	Parameter g_timestamp_bits_r bound to: 28 - type: integer 
	Parameter g_timestamp_bits_f bound to: 4 - type: integer 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ep_timestamping_unit' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_timestamping_unit.vhd:137]
	Parameter g_timestamp_bits_r bound to: 28 - type: integer 
	Parameter g_timestamp_bits_f bound to: 4 - type: integer 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_num_bits_r bound to: 28 - type: integer 
	Parameter g_num_bits_f bound to: 4 - type: integer 
	Parameter g_init_value bound to: 0 - type: integer 
	Parameter g_max_value bound to: 62499999 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ep_ts_counter' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_ts_counter.vhd:91]
	Parameter g_num_bits_r bound to: 28 - type: integer 
	Parameter g_num_bits_f bound to: 4 - type: integer 
	Parameter g_init_value bound to: 0 - type: integer 
	Parameter g_max_value bound to: 62499999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ep_ts_counter' (485#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_ts_counter.vhd:91]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: negative - type: string 
INFO: [Synth 8-638] synthesizing module 'gc_sync_ffs__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:62]
	Parameter g_sync_edge bound to: negative - type: string 
INFO: [Synth 8-256] done synthesizing module 'gc_sync_ffs__parameterized3' (485#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:62]
	Parameter g_sync_edge bound to: negative - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-256] done synthesizing module 'ep_timestamping_unit' (486#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_timestamping_unit.vhd:137]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'ep_wishbone_controller' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ep_wishbone_controller' (487#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:40]
	Parameter g_blink_period_log2 bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ep_leds_controller' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_leds_controller.vhd:60]
	Parameter g_blink_period_log2 bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ep_leds_controller' (488#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_leds_controller.vhd:60]
	Parameter g_sync_edge bound to: negative - type: string 
	Parameter g_sync_edge bound to: negative - type: string 
INFO: [Synth 8-256] done synthesizing module 'wr_endpoint' (489#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/wr_endpoint.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'xwr_endpoint' (490#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/xwr_endpoint.vhd:278]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_fifo_size bound to: 1024 - type: integer 
	Parameter g_rx_fifo_size bound to: 2048 - type: integer 
	Parameter g_buffer_little_endian bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'xwr_mini_nic' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_mini_nic/xwr_mini_nic.vhd:85]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_fifo_size bound to: 1024 - type: integer 
	Parameter g_rx_fifo_size bound to: 2048 - type: integer 
	Parameter g_buffer_little_endian bound to: 0 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_fifo_size bound to: 1024 - type: integer 
	Parameter g_rx_fifo_size bound to: 2048 - type: integer 
	Parameter g_buffer_little_endian bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'wr_mini_nic' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_mini_nic/wr_mini_nic.vhd:126]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_fifo_size bound to: 1024 - type: integer 
	Parameter g_rx_fifo_size bound to: 2048 - type: integer 
	Parameter g_buffer_little_endian bound to: 0 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized3' (490#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized3' (490#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 1024 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 1024 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 1024 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized5' (490#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized7' (490#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized5' (490#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized5' (490#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'minic_wb_slave' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_mini_nic/minic_wb_slave.vhd:47]
	Parameter g_num_interrupts bound to: 3 - type: integer 
	Parameter g_irq00_mode bound to: 3 - type: integer 
	Parameter g_irq01_mode bound to: 3 - type: integer 
	Parameter g_irq02_mode bound to: 3 - type: integer 
	Parameter g_irq03_mode bound to: 0 - type: integer 
	Parameter g_irq04_mode bound to: 0 - type: integer 
	Parameter g_irq05_mode bound to: 0 - type: integer 
	Parameter g_irq06_mode bound to: 0 - type: integer 
	Parameter g_irq07_mode bound to: 0 - type: integer 
	Parameter g_irq08_mode bound to: 0 - type: integer 
	Parameter g_irq09_mode bound to: 0 - type: integer 
	Parameter g_irq0a_mode bound to: 0 - type: integer 
	Parameter g_irq0b_mode bound to: 0 - type: integer 
	Parameter g_irq0c_mode bound to: 0 - type: integer 
	Parameter g_irq0d_mode bound to: 0 - type: integer 
	Parameter g_irq0e_mode bound to: 0 - type: integer 
	Parameter g_irq0f_mode bound to: 0 - type: integer 
	Parameter g_irq10_mode bound to: 0 - type: integer 
	Parameter g_irq11_mode bound to: 0 - type: integer 
	Parameter g_irq12_mode bound to: 0 - type: integer 
	Parameter g_irq13_mode bound to: 0 - type: integer 
	Parameter g_irq14_mode bound to: 0 - type: integer 
	Parameter g_irq15_mode bound to: 0 - type: integer 
	Parameter g_irq16_mode bound to: 0 - type: integer 
	Parameter g_irq17_mode bound to: 0 - type: integer 
	Parameter g_irq18_mode bound to: 0 - type: integer 
	Parameter g_irq19_mode bound to: 0 - type: integer 
	Parameter g_irq1a_mode bound to: 0 - type: integer 
	Parameter g_irq1b_mode bound to: 0 - type: integer 
	Parameter g_irq1c_mode bound to: 0 - type: integer 
	Parameter g_irq1d_mode bound to: 0 - type: integer 
	Parameter g_irq1e_mode bound to: 0 - type: integer 
	Parameter g_irq1f_mode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wbgen2_eic__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd:108]
	Parameter g_num_interrupts bound to: 3 - type: integer 
	Parameter g_irq00_mode bound to: 3 - type: integer 
	Parameter g_irq01_mode bound to: 3 - type: integer 
	Parameter g_irq02_mode bound to: 3 - type: integer 
	Parameter g_irq03_mode bound to: 0 - type: integer 
	Parameter g_irq04_mode bound to: 0 - type: integer 
	Parameter g_irq05_mode bound to: 0 - type: integer 
	Parameter g_irq06_mode bound to: 0 - type: integer 
	Parameter g_irq07_mode bound to: 0 - type: integer 
	Parameter g_irq08_mode bound to: 0 - type: integer 
	Parameter g_irq09_mode bound to: 0 - type: integer 
	Parameter g_irq0a_mode bound to: 0 - type: integer 
	Parameter g_irq0b_mode bound to: 0 - type: integer 
	Parameter g_irq0c_mode bound to: 0 - type: integer 
	Parameter g_irq0d_mode bound to: 0 - type: integer 
	Parameter g_irq0e_mode bound to: 0 - type: integer 
	Parameter g_irq0f_mode bound to: 0 - type: integer 
	Parameter g_irq10_mode bound to: 0 - type: integer 
	Parameter g_irq11_mode bound to: 0 - type: integer 
	Parameter g_irq12_mode bound to: 0 - type: integer 
	Parameter g_irq13_mode bound to: 0 - type: integer 
	Parameter g_irq14_mode bound to: 0 - type: integer 
	Parameter g_irq15_mode bound to: 0 - type: integer 
	Parameter g_irq16_mode bound to: 0 - type: integer 
	Parameter g_irq17_mode bound to: 0 - type: integer 
	Parameter g_irq18_mode bound to: 0 - type: integer 
	Parameter g_irq19_mode bound to: 0 - type: integer 
	Parameter g_irq1a_mode bound to: 0 - type: integer 
	Parameter g_irq1b_mode bound to: 0 - type: integer 
	Parameter g_irq1c_mode bound to: 0 - type: integer 
	Parameter g_irq1d_mode bound to: 0 - type: integer 
	Parameter g_irq1e_mode bound to: 0 - type: integer 
	Parameter g_irq1f_mode bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wbgen2_eic__parameterized1' (490#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'minic_wb_slave' (491#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_mini_nic/minic_wb_slave.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'wr_mini_nic' (492#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_mini_nic/wr_mini_nic.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'xwr_mini_nic' (493#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_mini_nic/xwr_mini_nic.vhd:85]
	Parameter g_profile bound to: medium_icache - type: string 
	Parameter g_reset_vector bound to: 32'b00000000000000000000000000000000 
	Parameter g_sdb_address bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'xwb_lm32' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd:19]
	Parameter g_profile bound to: medium_icache - type: string 
	Parameter g_reset_vector bound to: 0 - type: integer 
	Parameter g_sdb_address bound to: 0 - type: integer 
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter sdb_address bound to: 0 - type: integer 
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter sdb_address bound to: 0 - type: integer 
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter sdb_address bound to: 0 - type: integer 
	Parameter icache_associativity bound to: 1 - type: integer 
	Parameter icache_sets bound to: 256 - type: integer 
	Parameter icache_bytes_per_line bound to: 16 - type: integer 
	Parameter icache_base_address bound to: 0 - type: integer 
	Parameter icache_limit bound to: 2147483647 - type: integer 
	Parameter dcache_associativity bound to: 1 - type: integer 
	Parameter dcache_sets bound to: 512 - type: integer 
	Parameter dcache_bytes_per_line bound to: 16 - type: integer 
	Parameter dcache_base_address bound to: 0 - type: integer 
	Parameter dcache_limit bound to: 0 - type: integer 
	Parameter watchpoints bound to: 0 - type: integer 
	Parameter breakpoints bound to: 0 - type: integer 
	Parameter interrupts bound to: 32 - type: integer 
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 256 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 2147483647 - type: integer 
	Parameter eba_reset_minus_4 bound to: -4 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 256 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 2147483647 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_set_width bound to: 8 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
	Parameter addr_set_lsb bound to: 4 - type: integer 
	Parameter addr_set_msb bound to: 11 - type: integer 
	Parameter addr_tag_lsb bound to: 12 - type: integer 
	Parameter addr_tag_msb bound to: 30 - type: integer 
	Parameter addr_tag_width bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lm32_ram' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd:26]
	Parameter data_width bound to: 32 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_simple_dpram' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized7' (493#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized9' (493#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'generic_simple_dpram' (494#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lm32_ram' (495#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd:26]
INFO: [Synth 8-638] synthesizing module 'lm32_ram__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd:26]
	Parameter data_width bound to: 20 - type: integer 
	Parameter address_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_simple_dpram__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized11' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized9' (495#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized11' (495#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'generic_simple_dpram__parameterized1' (495#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lm32_ram__parameterized0' (495#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd:26]
INFO: [Synth 8-155] case statement is not full and has no default [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:59656]
INFO: [Synth 8-155] case statement is not full and has no default [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:59587]
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 512 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 0 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
	Parameter interrupts bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lm32_dp_ram' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd:24]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter addr_depth bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_simple_dpram__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized13' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized11' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized11' (505#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized13' (505#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'generic_simple_dpram__parameterized3' (505#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lm32_dp_ram' (506#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd:24]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:55091]
INFO: [Synth 8-256] done synthesizing module 'xwb_lm32' (509#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd:19]
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_must_have_init_file bound to: 1 - type: bool 
	Parameter g_slave1_interface_mode bound to: 1'b1 
	Parameter g_slave2_interface_mode bound to: 1'b1 
	Parameter g_slave1_granularity bound to: 1'b0 
	Parameter g_slave2_granularity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'xwb_dpram' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd:72]
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_must_have_init_file bound to: 1 - type: bool 
	Parameter g_slave1_interface_mode bound to: 1'b1 
	Parameter g_slave2_interface_mode bound to: 1'b1 
	Parameter g_slave1_granularity bound to: 1'b0 
	Parameter g_slave2_granularity bound to: 1'b1 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized2' (509#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized4' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized4' (509#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_with_byte_enable bound to: 1 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized15' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_with_byte_enable bound to: 1 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_split' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd:94]
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_sdb.bram - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_split' (510#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized15' (510#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'xwb_dpram' (511#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd:72]
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_cntr_period bound to: 62500 - type: integer 
	Parameter g_mem_words bound to: 32768 - type: integer 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wrc_periph' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_periph.vhd:106]
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_cntr_period bound to: 62500 - type: integer 
	Parameter g_mem_words bound to: 32768 - type: integer 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wrc_syscon_wb' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_syscon_wb.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'wrc_syscon_wb' (512#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_syscon_wb.vhd:38]
	Parameter g_with_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_physical_uart bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xwb_simple_uart' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd:74]
	Parameter g_with_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_physical_uart bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_with_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_physical_uart bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_simple_uart' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd:78]
	Parameter g_with_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_physical_uart bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'simple_uart_wb' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'simple_uart_wb' (513#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd:40]
	Parameter g_baud_acc_width bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd:50]
	Parameter g_baud_acc_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (514#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd:50]
INFO: [Synth 8-638] synthesizing module 'uart_async_tx' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd:51]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'uart_async_tx' (515#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd:51]
INFO: [Synth 8-638] synthesizing module 'uart_async_rx' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'uart_async_rx' (516#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd:53]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized17' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized13' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized13' (516#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized17' (516#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized7' (516#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized7' (516#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'wb_simple_uart' (517#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'xwb_simple_uart' (518#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd:74]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_num_ports bound to: 2 - type: integer 
	Parameter g_ow_btp_normal bound to: 5.0 - type: string 
	Parameter g_ow_btp_overdrive bound to: 1.0 - type: string 
INFO: [Synth 8-638] synthesizing module 'xwb_onewire_master' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd:41]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_num_ports bound to: 2 - type: integer 
	Parameter g_ow_btp_normal bound to: 5.0 - type: string 
	Parameter g_ow_btp_overdrive bound to: 1.0 - type: string 
	Parameter g_CDR_N bound to: 4 - type: integer 
	Parameter g_CDR_O bound to: 0 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_num_ports bound to: 2 - type: integer 
	Parameter g_ow_btp_normal bound to: 5.0 - type: string 
	Parameter g_ow_btp_overdrive bound to: 1.0 - type: string 
	Parameter g_CDR_N bound to: 4 - type: integer 
	Parameter g_CDR_O bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_onewire_master' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd:71]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_num_ports bound to: 2 - type: integer 
	Parameter g_ow_btp_normal bound to: 5.0 - type: string 
	Parameter g_ow_btp_overdrive bound to: 1.0 - type: string 
	Parameter g_CDR_N bound to: 4 - type: integer 
	Parameter g_CDR_O bound to: 0 - type: integer 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized6' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized6' (518#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter BTP_N bound to: 5.0 - type: string 
	Parameter BTP_O bound to: 1.0 - type: string 
	Parameter OWN bound to: 2 - type: integer 
	Parameter CDR_N bound to: 4 - type: integer 
	Parameter CDR_O bound to: 0 - type: integer 
	Parameter OVD_E bound to: 1 - type: integer 
	Parameter CDR_E bound to: 1 - type: integer 
	Parameter BDW bound to: 32 - type: integer 
	Parameter OWN bound to: 2 - type: integer 
	Parameter BAW bound to: 1 - type: integer 
	Parameter BTP_N bound to: 5.0 - type: string 
	Parameter BTP_O bound to: 1.0 - type: string 
	Parameter T_RSTH_N bound to: 96 - type: integer 
	Parameter T_RSTL_N bound to: 96 - type: integer 
	Parameter T_RSTP_N bound to: 15 - type: integer 
	Parameter T_DAT0_N bound to: 12 - type: integer 
	Parameter T_DAT1_N bound to: 1 - type: integer 
	Parameter T_BITS_N bound to: 3 - type: integer 
	Parameter T_RCVR_N bound to: 1 - type: integer 
	Parameter T_IDLE_N bound to: 200 - type: integer 
	Parameter T_RSTH_O bound to: 48 - type: integer 
	Parameter T_RSTL_O bound to: 48 - type: integer 
	Parameter T_RSTP_O bound to: 10 - type: integer 
	Parameter T_DAT0_O bound to: 6 - type: integer 
	Parameter T_DAT1_O bound to: 1 - type: integer 
	Parameter T_BITS_O bound to: 2 - type: integer 
	Parameter T_RCVR_O bound to: 2 - type: integer 
	Parameter T_IDLE_O bound to: 96 - type: integer 
	Parameter CDR_N bound to: 4 - type: integer 
	Parameter CDR_O bound to: 0 - type: integer 
	Parameter PDW bound to: 24 - type: integer 
	Parameter CDW bound to: 16 - type: integer 
	Parameter SDW bound to: 2 - type: integer 
	Parameter TDW bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_onewire_master' (520#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'xwb_onewire_master' (521#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd:41]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xwr_diags_wb' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwrc_diags_wb.vhd:60]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wrc_diags_wb' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_diags_wb.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'wrc_diags_wb' (522#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_diags_wb.vhd:39]
WARNING: [Synth 8-3848] Net wb_out[err] in module/entity xwr_diags_wb does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwrc_diags_wb.vhd:81]
WARNING: [Synth 8-3848] Net wb_out[rty] in module/entity xwr_diags_wb does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwrc_diags_wb.vhd:81]
WARNING: [Synth 8-3848] Net wb_out[int] in module/entity xwr_diags_wb does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwrc_diags_wb.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'xwr_diags_wb' (523#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwrc_diags_wb.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'wrc_periph' (524#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_periph.vhd:106]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b0 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized8' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b0 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized8' (524#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_num_masters bound to: 3 - type: integer 
	Parameter g_num_slaves bound to: 2 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_wraparound bound to: 1 - type: bool 
	Parameter g_layout bound to: 1024'b0000000000000000000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001111111111110000000000000000000000000000000000000000000000000000011001010001111011101111000010110001100110000000000000000000000000000000000100100000000100100000010100010001010101110100001000110100001011010100001001110010011010010110010001100111011001010010110101000111010100110100100100100000001000000010000000100000001000000000001000000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_sdb_addr bound to: 32'b00000000000000110000000000000000 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
INFO: [Synth 8-638] synthesizing module 'xwb_sdb_crossbar' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd:30]
	Parameter g_num_masters bound to: 3 - type: integer 
	Parameter g_num_slaves bound to: 2 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_wraparound bound to: 1 - type: bool 
	Parameter g_layout bound to: 1024'b0000000000000000000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001111111111110000000000000000000000000000000000000000000000000000011001010001111011101111000010110001100110000000000000000000000000000000000100100000000100100000010100010001010101110100001000110100001011010100001001110010011010010110010001100111011001010010110101000111010100110100100100100000001000000010000000100000001000000000001000000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_sdb_addr bound to: 196608 - type: integer 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
	Parameter g_layout bound to: 1024'b0000000000000000000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001111111111110000000000000000000000000000000000000000000000000000011001010001111011101111000010110001100110000000000000000000000000000000000100100000000100100000010100010001010101110100001000110100001011010100001001110010011010010110010001100111011001010010110101000111010100110100100100100000001000000010000000100000001000000000001000000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_masters bound to: 3 - type: integer 
	Parameter g_bus_end bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
INFO: [Synth 8-638] synthesizing module 'sdb_rom' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd:19]
	Parameter g_layout bound to: 1024'b0000000000000000000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001111111111110000000000000000000000000000000000000000000000000000011001010001111011101111000010110001100110000000000000000000000000000000000100100000000100100000010100010001010101110100001000110100001011010100001001110010011010010110010001100111011001010010110101000111010100110100100100100000001000000010000000100000001000000000001000000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_masters bound to: 3 - type: integer 
	Parameter g_bus_end bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
WARNING: [Synth 8-5639] ignoring null variable initialization [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd:2079]
INFO: [Synth 8-256] done synthesizing module 'sdb_rom' (525#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd:19]
	Parameter g_num_masters bound to: 3 - type: integer 
	Parameter g_num_slaves bound to: 3 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 96'b000000000000001100000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter g_mask bound to: 96'b000000000000001111111111000000000000000000000011111100000000000000000000000000100000000000000000 
INFO: [Synth 8-638] synthesizing module 'xwb_crossbar' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 3 - type: integer 
	Parameter g_num_slaves bound to: 3 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 96'b000000000000001100000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter g_mask bound to: 96'b000000000000001111111111000000000000000000000011111100000000000000000000000000100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xwb_crossbar' (526#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 2 - type: integer 
	Parameter g_num_slaves bound to: 3 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter g_mask bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'xwb_crossbar__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 2 - type: integer 
	Parameter g_num_slaves bound to: 3 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter g_mask bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xwb_crossbar__parameterized1' (526#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'xwb_sdb_crossbar' (527#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd:30]
	Parameter g_num_masters bound to: 1 - type: integer 
	Parameter g_num_slaves bound to: 9 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_wraparound bound to: 1 - type: bool 
	Parameter g_layout bound to: 4608'b000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000110000000000000000000000000000000010010000000010111000001000010010001010111010100100010110101010000011001010111001001101001011100000110100000101101010101110101001001010000010000110010110101000100010010010100000101000111000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000001100111001000010011101111001110001010100010001010000000000000000000000000000000100100000000100100000011000010101010101110101001000101101010100000110010101110010011010010111000001101000001011010100000101110101011110000101011101000010001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100111111110000000000000000000000000000000000000000000000001100111001000010111111110000011111111100010001110000000000000000000000000000000100100000000100100000001100000101010101110101001000101101010100000110010101110010011010010111000001101000001011010101001101111001011100110110001101101111011011100010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000011001110010000101101111000001101100011001110110100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001010000010100110010110101000111011001010110111001100101011100100110000101110100011011110111001000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000110011100100001001100101000101011000110111000000000000000000000000000000000000100010000000010010000000110000010101010111010100100010110101010011011011110110011001110100001011010101000001001100010011000010000000100000001000000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000001100111001000010011001010000110000101101010011110000000000000000000000000000001000100000000100100001000100010110010101110101001000101101010001010110111001100100011100000110111101101001011011100111010000100000001000000010000000100000001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_sdb_addr bound to: 32'b00000000000000000000110000000000 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
INFO: [Synth 8-638] synthesizing module 'xwb_sdb_crossbar__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd:30]
	Parameter g_num_masters bound to: 1 - type: integer 
	Parameter g_num_slaves bound to: 9 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_wraparound bound to: 1 - type: bool 
	Parameter g_layout bound to: 4608'b000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000110000000000000000000000000000000010010000000010111000001000010010001010111010100100010110101010000011001010111001001101001011100000110100000101101010101110101001001010000010000110010110101000100010010010100000101000111000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000001100111001000010011101111001110001010100010001010000000000000000000000000000000100100000000100100000011000010101010101110101001000101101010100000110010101110010011010010111000001101000001011010100000101110101011110000101011101000010001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100111111110000000000000000000000000000000000000000000000001100111001000010111111110000011111111100010001110000000000000000000000000000000100100000000100100000001100000101010101110101001000101101010100000110010101110010011010010111000001101000001011010101001101111001011100110110001101101111011011100010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000011001110010000101101111000001101100011001110110100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001010000010100110010110101000111011001010110111001100101011100100110000101110100011011110111001000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000110011100100001001100101000101011000110111000000000000000000000000000000000000100010000000010010000000110000010101010111010100100010110101010011011011110110011001110100001011010101000001001100010011000010000000100000001000000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000001100111001000010011001010000110000101101010011110000000000000000000000000000001000100000000100100001000100010110010101110101001000101101010001010110111001100100011100000110111101101001011011100111010000100000001000000010000000100000001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_sdb_addr bound to: 3072 - type: integer 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
	Parameter g_layout bound to: 4608'b000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000110000000000000000000000000000000010010000000010111000001000010010001010111010100100010110101010000011001010111001001101001011100000110100000101101010101110101001001010000010000110010110101000100010010010100000101000111000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000001100111001000010011101111001110001010100010001010000000000000000000000000000000100100000000100100000011000010101010101110101001000101101010100000110010101110010011010010111000001101000001011010100000101110101011110000101011101000010001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100111111110000000000000000000000000000000000000000000000001100111001000010111111110000011111111100010001110000000000000000000000000000000100100000000100100000001100000101010101110101001000101101010100000110010101110010011010010111000001101000001011010101001101111001011100110110001101101111011011100010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000011001110010000101101111000001101100011001110110100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001010000010100110010110101000111011001010110111001100101011100100110000101110100011011110111001000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000110011100100001001100101000101011000110111000000000000000000000000000000000000100010000000010010000000110000010101010111010100100010110101010011011011110110011001110100001011010101000001001100010011000010000000100000001000000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000001100111001000010011001010000110000101101010011110000000000000000000000000000001000100000000100100001000100010110010101110101001000101101010001010110111001100100011100000110111101101001011011100111010000100000001000000010000000100000001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_masters bound to: 1 - type: integer 
	Parameter g_bus_end bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
INFO: [Synth 8-638] synthesizing module 'sdb_rom__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd:19]
	Parameter g_layout bound to: 4608'b000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000110000000000000000000000000000000010010000000010111000001000010010001010111010100100010110101010000011001010111001001101001011100000110100000101101010101110101001001010000010000110010110101000100010010010100000101000111000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000001100111001000010011101111001110001010100010001010000000000000000000000000000000100100000000100100000011000010101010101110101001000101101010100000110010101110010011010010111000001101000001011010100000101110101011110000101011101000010001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100111111110000000000000000000000000000000000000000000000001100111001000010111111110000011111111100010001110000000000000000000000000000000100100000000100100000001100000101010101110101001000101101010100000110010101110010011010010111000001101000001011010101001101111001011100110110001101101111011011100010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000011001110010000101101111000001101100011001110110100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001010000010100110010110101000111011001010110111001100101011100100110000101110100011011110111001000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000110011100100001001100101000101011000110111000000000000000000000000000000000000100010000000010010000000110000010101010111010100100010110101010011011011110110011001110100001011010101000001001100010011000010000000100000001000000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000001100111001000010011001010000110000101101010011110000000000000000000000000000001000100000000100100001000100010110010101110101001000101101010001010110111001100100011100000110111101101001011011100111010000100000001000000010000000100000001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_masters bound to: 1 - type: integer 
	Parameter g_bus_end bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
WARNING: [Synth 8-5639] ignoring null variable initialization [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd:2079]
INFO: [Synth 8-256] done synthesizing module 'sdb_rom__parameterized1' (527#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd:19]
	Parameter g_num_masters bound to: 1 - type: integer 
	Parameter g_num_slaves bound to: 10 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 320'b00000000000000000000110000000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter g_mask bound to: 320'b00000000000000000000110000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000 
INFO: [Synth 8-638] synthesizing module 'xwb_crossbar__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 1 - type: integer 
	Parameter g_num_slaves bound to: 10 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 320'b00000000000000000000110000000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter g_mask bound to: 320'b00000000000000000000110000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'xwb_crossbar__parameterized3' (527#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 9 - type: integer 
	Parameter g_num_slaves bound to: 1 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 32'b11111111111111111111111111111111 
	Parameter g_mask bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'xwb_crossbar__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 9 - type: integer 
	Parameter g_num_slaves bound to: 1 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 32'b11111111111111111111111111111111 
	Parameter g_mask bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xwb_crossbar__parameterized5' (527#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'xwb_sdb_crossbar__parameterized1' (527#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd:30]
	Parameter g_muxed_ports bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xwrf_mux' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwrf_mux.vhd:76]
	Parameter g_muxed_ports bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM mux_snk_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mux_src_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'xwrf_mux' (528#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwrf_mux.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'wr_core' (529#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wr_core.vhd:309]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:304]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:424]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:425]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'xwr_core' (530#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/xwr_core.vhd:271]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:353]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:426]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:427]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:428]
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_stats_cnt_width bound to: 50 - type: integer 
	Parameter g_stats_acc_width bound to: 64 - type: integer 
	Parameter g_slave_mode bound to: 1'b0 
	Parameter g_slave_granularity bound to: 1'b0 
	Parameter g_simulation bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xwr_streamers' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xwr_streamers.vhd:172]
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_stats_cnt_width bound to: 50 - type: integer 
	Parameter g_stats_acc_width bound to: 64 - type: integer 
	Parameter g_slave_mode bound to: 1'b0 
	Parameter g_slave_granularity bound to: 1'b0 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_tx_buffer_size bound to: 256 - type: integer 
	Parameter g_tx_threshold bound to: 128 - type: integer 
	Parameter g_tx_max_words_per_frame bound to: 256 - type: integer 
	Parameter g_tx_timeout bound to: 1024 - type: integer 
	Parameter g_escape_code_disable bound to: 1 - type: bool 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_sim_startup_cnt bound to: 6250 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xtx_streamer' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xtx_streamer.vhd:144]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_tx_buffer_size bound to: 256 - type: integer 
	Parameter g_tx_threshold bound to: 128 - type: integer 
	Parameter g_tx_max_words_per_frame bound to: 256 - type: integer 
	Parameter g_tx_timeout bound to: 1024 - type: integer 
	Parameter g_escape_code_disable bound to: 1 - type: bool 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_sim_startup_cnt bound to: 6250 - type: integer 
	Parameter g_polynomial bound to: 16'b0001000000100001 
	Parameter g_init_value bound to: 16'b1111111111111111 
	Parameter g_residue bound to: 16'b0000000000000000 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_half_width bound to: 8 - type: integer 
	Parameter g_sync_reset bound to: 1 - type: integer 
	Parameter g_dual_width bound to: 0 - type: integer 
	Parameter g_registered_match_output bound to: 0 - type: bool 
	Parameter g_registered_crc_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'gc_crc_gen__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_crc_gen.vhd:93]
	Parameter g_polynomial bound to: 16'b0001000000100001 
	Parameter g_init_value bound to: 16'b1111111111111111 
	Parameter g_residue bound to: 16'b0000000000000000 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_half_width bound to: 8 - type: integer 
	Parameter g_sync_reset bound to: 1 - type: integer 
	Parameter g_dual_width bound to: 0 - type: integer 
	Parameter g_registered_match_output bound to: 0 - type: bool 
	Parameter g_registered_crc_output bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'gc_crc_gen__parameterized1' (530#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_crc_gen.vhd:93]
INFO: [Synth 8-638] synthesizing module 'xwb_fabric_source' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwb_fabric_source.vhd:63]
	Parameter g_data_width bound to: 22 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_shiftreg_fifo__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:73]
	Parameter g_data_width bound to: 22 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_shiftreg_fifo__parameterized1' (530#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:73]
WARNING: [Synth 8-3848] Net err_status[is_hp] in module/entity xwb_fabric_source does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwb_fabric_source.vhd:77]
WARNING: [Synth 8-3848] Net err_status[has_smac] in module/entity xwb_fabric_source does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwb_fabric_source.vhd:77]
WARNING: [Synth 8-3848] Net err_status[has_crc] in module/entity xwb_fabric_source does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwb_fabric_source.vhd:77]
WARNING: [Synth 8-3848] Net err_status[match_class] in module/entity xwb_fabric_source does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwb_fabric_source.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'xwb_fabric_source' (531#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwb_fabric_source.vhd:63]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 128 - type: integer 
	Parameter g_almost_full_threshold bound to: 254 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 128 - type: integer 
	Parameter g_almost_full_threshold bound to: 254 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 128 - type: integer 
	Parameter g_almost_full_threshold bound to: 254 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 128 - type: integer 
	Parameter g_almost_full_threshold bound to: 254 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized19' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized15' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized15' (531#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized19' (531#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized9' (531#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized9' (531#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
INFO: [Synth 8-638] synthesizing module 'pulse_stamper' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/pulse_stamper.vhd:69]
	Parameter g_ref_clk_rate bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulse_stamper' (532#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/pulse_stamper.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'xtx_streamer' (533#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xtx_streamer.vhd:144]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_buffer_size bound to: 256 - type: integer 
	Parameter g_escape_code_disable bound to: 1 - type: bool 
	Parameter g_expected_words_number bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xrx_streamer_light' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/xrx_streamer_light.vhd:140]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_buffer_size bound to: 256 - type: integer 
	Parameter g_escape_code_disable bound to: 1 - type: bool 
	Parameter g_expected_words_number bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xwb_fabric_sink' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwb_fabric_sink.vhd:70]
	Parameter g_data_width bound to: 22 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xwb_fabric_sink' (534#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/fabric/xwb_fabric_sink.vhd:70]
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_data_width bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dropping_buffer' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/dropping_buffer.vhd:66]
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_data_width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dropping_buffer' (535#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/dropping_buffer.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xrx_stream_l_fsm' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/new/xrx_stream_l_fsm.vhd:58]
INFO: [Synth 8-638] synthesizing module 'delay_six_cyc' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/delay_six_cyc.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'delay_six_cyc' (536#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/delay_six_cyc.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xrx_stream_l_fsm' (537#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/new/xrx_stream_l_fsm.vhd:58]
WARNING: [Synth 8-3848] Net rx_lost_frames_cnt_o in module/entity xrx_streamer_light does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/xrx_streamer_light.vhd:126]
WARNING: [Synth 8-3848] Net rx_frame_p1_o in module/entity xrx_streamer_light does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/xrx_streamer_light.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'xrx_streamer_light' (538#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/xrx_streamer_light.vhd:140]
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_cnt_width bound to: 50 - type: integer 
	Parameter g_acc_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xrtx_streamers_stats' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xrtx_streamers_stats.vhd:116]
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_cnt_width bound to: 50 - type: integer 
	Parameter g_acc_width bound to: 64 - type: integer 
	Parameter g_cnt_width bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xtx_streamers_stats' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xtx_streamers_stats.vhd:72]
	Parameter g_cnt_width bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xtx_streamers_stats' (539#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xtx_streamers_stats.vhd:72]
	Parameter g_cnt_width bound to: 50 - type: integer 
	Parameter g_acc_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xrx_streamers_stats' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xrx_streamers_stats.vhd:85]
	Parameter g_cnt_width bound to: 50 - type: integer 
	Parameter g_acc_width bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xrx_streamers_stats' (540#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xrx_streamers_stats.vhd:85]
WARNING: [Synth 8-3919] null assignment ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xrtx_streamers_stats.vhd:358]
INFO: [Synth 8-256] done synthesizing module 'xrtx_streamers_stats' (541#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xrtx_streamers_stats.vhd:116]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b0 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized10' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b0 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized10' (541#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
INFO: [Synth 8-638] synthesizing module 'wr_streamers_wb' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/wr_streamers_wb.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'wr_streamers_wb' (542#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/wr_streamers_wb.vhd:39]
WARNING: [Synth 8-3848] Net wb_regs_slave_out[err] in module/entity xwr_streamers does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xwr_streamers.vhd:180]
WARNING: [Synth 8-3848] Net wb_regs_slave_out[rty] in module/entity xwr_streamers does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xwr_streamers.vhd:180]
WARNING: [Synth 8-3848] Net wb_regs_slave_out[int] in module/entity xwr_streamers does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xwr_streamers.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'xwr_streamers' (543#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xwr_streamers.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'xwrc_board_common' (544#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/common/xwrc_board_common.vhd:260]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:438]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:489]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:490]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:492]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:493]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:494]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[ack] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[err] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[rty] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[stall] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[int] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[dat] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_frabic_src_i[ack] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:295]
WARNING: [Synth 8-3848] Net wrc_frabic_src_i[stall] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:295]
WARNING: [Synth 8-3848] Net wrc_frabic_src_i[err] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:295]
WARNING: [Synth 8-3848] Net wrc_frabic_src_i[rty] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:295]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[adr] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[dat] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[cyc] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[stb] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[we] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[sel] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:297]
INFO: [Synth 8-256] done synthesizing module 'xwrc_board_quabo' (545#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/xwrc_board_quabo.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'wrc_board_quabo' (546#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/board/quabo/wrc_board_quabo.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'base_mb_wrc_board_quabo_Light_0_2' (547#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_wrc_board_quabo_Light_0_2/synth/base_mb_wrc_board_quabo_Light_0_2.vhd:90]
WARNING: [Synth 8-350] instance 'wrc_board_quabo_Light_0' of module 'base_mb_wrc_board_quabo_Light_0_2' requires 29 connections, but only 27 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1909]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_axi_xadc' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0_axi_xadc.vhd:234]
	Parameter C_INSTANCE bound to: base_mb_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_axi_lite_ipif' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_slave_attachment' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_address_decoder' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized0' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized0' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized1' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized1' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized2' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized2' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized3' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized3' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized4' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized4' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized5' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized5' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized6' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized6' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized7' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized7' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized8' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized8' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized9' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized9' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized10' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized10' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized11' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized11' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized12' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized12' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized13' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized13' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized14' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized14' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized15' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized15' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized16' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized16' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized17' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized17' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized18' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized18' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized19' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized19' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized20' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized20' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized21' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized21' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized22' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized22' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized23' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized23' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized24' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized24' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized25' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_pselect_f__parameterized25' (548#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_address_decoder' (549#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_slave_attachment' (550#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_axi_lite_ipif' (551#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_xadc_core_drp' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0_xadc_core_drp.vhd:185]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_xadc_core_drp' (552#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0_xadc_core_drp.vhd:185]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_soft_reset' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_soft_reset' (553#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'base_mb_xadc_wiz_0_0_interrupt_control' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_interrupt_control' (554#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'base_mb_xadc_wiz_0_0_axi_xadc' (555#1) [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0_axi_xadc.vhd:234]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'base_mb_xadc_wiz_0_0' requires 27 connections, but only 21 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1937]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1969]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 3 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
WARNING: [Synth 8-350] instance 'xlconcat_1' of module 'base_mb_xlconcat_1_0' requires 3 connections, but only 2 given [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/synth/base_mb.v:1969]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter DIN_WIDTH bound to: 6 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized13 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized13 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized13 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design base_mb_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:38 ; elapsed = 00:09:03 . Memory (MB): peak = 3136.367 ; gain = 1098.738 ; free physical = 5250 ; free virtual = 30914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_aclk to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_resetn to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[31] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[30] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[29] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[28] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[27] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[26] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[25] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[24] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[23] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[22] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[21] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[20] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[19] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[18] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[17] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[16] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[15] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[14] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[13] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[12] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[11] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[10] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[9] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[8] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[7] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[6] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[5] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[4] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[3] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[2] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[1] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awaddr[0] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_awvalid to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[31] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[30] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[29] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[28] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[27] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[26] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[25] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[24] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[23] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[22] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[21] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[20] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[19] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[18] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[17] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[16] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[15] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[14] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[13] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[12] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[11] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[10] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[9] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[8] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[7] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[6] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[5] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[4] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[3] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[2] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[1] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wdata[0] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_wvalid to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_bready to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[31] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[30] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[29] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[28] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[27] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[26] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[25] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[24] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[23] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[22] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[21] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[20] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[19] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[18] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[17] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[16] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[15] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[14] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[13] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[12] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[11] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[10] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[9] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[8] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[7] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[6] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[5] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[4] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[3] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[2] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Synth 8-3295] tying undriven pin bd_0b46_pcs_pma_0_core:s_axi_araddr[1] to constant 0 [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0_block.v:231]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:42 ; elapsed = 00:09:08 . Memory (MB): peak = 3136.367 ; gain = 1098.738 ; free physical = 5282 ; free virtual = 31094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:42 ; elapsed = 00:09:08 . Memory (MB): peak = 3136.367 ; gain = 1098.738 ; free physical = 5282 ; free virtual = 31094
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tffg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/base_mb_axi_ethernet_0_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/base_mb_axi_ethernet_0_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0b46_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0b46_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc:65]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc:67]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc:69]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc:71]
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/bd_0b46_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/bd_0b46_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0.xdc] for cell 'base_mb_i/axi_timer_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0.xdc] for cell 'base_mb_i/axi_timer_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_0_0/base_mb_axi_iic_0_0_board.xdc] for cell 'base_mb_i/axi_iic_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_0_0/base_mb_axi_iic_0_0_board.xdc] for cell 'base_mb_i/axi_iic_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/GPIO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/GPIO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/GPIO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/GPIO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0.xdc] for cell 'base_mb_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0.xdc] for cell 'base_mb_i/xadc_wiz_0/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_board.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_board.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/base_mb_axi_timebase_wdt_0_0.xdc] for cell 'base_mb_i/axi_timebase_wdt_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/base_mb_axi_timebase_wdt_0_0.xdc] for cell 'base_mb_i/axi_timebase_wdt_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1_board.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1_board.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.383 ; gain = 0.000 ; free physical = 4732 ; free virtual = 30585
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc]
WARNING: [Vivado 12-584] No ports matched 'testpoint[*]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:496]
WARNING: [Vivado 12-584] No ports matched 'testpoint[0]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:497]
WARNING: [Vivado 12-584] No ports matched 'testpoint[1]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:498]
WARNING: [Vivado 12-584] No ports matched 'testpoint[2]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:499]
WARNING: [Vivado 12-584] No ports matched 'testpoint[3]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:500]
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'clock' objects. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:537]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/base_mb_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3168.383 ; gain = 0.000 ; free physical = 4728 ; free virtual = 30582
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0_clocks.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0_clocks.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32_clocks.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32_clocks.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0_clocks.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0_clocks.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.383 ; gain = 0.000 ; free physical = 4728 ; free virtual = 30582
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3168.383 ; gain = 0.000 ; free physical = 4728 ; free virtual = 30582
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1928 instances were transformed.
  FD => FDRE: 136 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDP => FDPE: 36 instances
  FDR => FDRE: 1224 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 81 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 149 instances
  OBUFDS => OBUFDS: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances
  SRL16 => SRL16E: 4 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.383 ; gain = 0.000 ; free physical = 4727 ; free virtual = 30581
Constraint Validation Runtime : Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3168.383 ; gain = 0.000 ; free physical = 4727 ; free virtual = 30581
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:11 ; elapsed = 00:09:44 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 4876 ; free virtual = 30880
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_13_rx_axi_intf'
INFO: [Synth 8-5546] ROM "pause_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_opcode_early" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_count_reg' in module 'tri_mode_ethernet_mac_v9_0_13_tx_cntl'
INFO: [Synth 8-5546] ROM "data_avail_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'tri_mode_ethernet_mac_v9_0_13_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_13_pfc_tx_cntl'
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unicast_match_cap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_field_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_compare_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_field_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_compare_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_field_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_compare_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_field_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_compare_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'MDIO_INTERFACE'
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-5546] ROM "RX_CONFIG_REG_NULL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MASK_RUDI_BUFERR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'bd_0b46_pcs_pma_0_TX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "refclk_stable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "refclk_stable_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:552]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:559]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:562]
INFO: [Synth 8-4471] merging register 'RXLPMLFHOLD_reg' into 'RXDFEAGCHOLD_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:563]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXDFEAGCHOLD_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_0b46_pcs_pma_0_rx_startup_fsm.v:564]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'bd_0b46_pcs_pma_0_RX_STARTUP_FSM'
INFO: [Synth 8-5545] ROM "adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2555]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gtxc.TXC_STATE_reg' in module 'ipic2axi_s'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'icap_nstate_cs_reg' in module 'icap_statemachine'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized7'
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:729]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'WDT_Current_State_reg' in module 'timebase_wdt_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized9'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/e9c1/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized10'
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized11'
INFO: [Synth 8-5546] ROM "flash_dac_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flash_dac_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rate_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'im_mode_state_machine'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'maroc_slow_control'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spec_serial_dac_arb'
INFO: [Synth 8-5545] ROM "ns_overflow" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ns_overflow" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pps_out_int" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "width_cntr" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:203]
INFO: [Synth 8-4471] merging register 'regs_o_reg[dac_main_dac_sel_wr_o]' into 'regs_o_reg[dac_main_value_wr_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_wb_slave.vhd:92]
INFO: [Synth 8-4471] merging register 'regs_o_reg[dfr_spll_eos_wr_o]' into 'regs_o_reg[dfr_spll_value_wr_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_softpll_ng/spll_wb_slave.vhd:92]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dmtd_with_deglitcher'
INFO: [Synth 8-5545] ROM "ref_div_p" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ep_autonegotiation'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'ep_tx_pcs_16bit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ep_sync_detect_16bit'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'ep_rx_pcs_16bit'
INFO: [Synth 8-4471] merging register 'src_fab_o_reg[rx_timestamp_valid]' into 'src_fab_o_reg[has_rx_timestamp]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_tx_header_processor.vhd:348]
INFO: [Synth 8-802] inferred FSM for state register 'gen_ts_supported.oob_state_reg' in module 'ep_tx_header_processor'
INFO: [Synth 8-5545] ROM "match_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ep_tx_crc_inserter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ep_rx_crc_size_check'
INFO: [Synth 8-4471] merging register 'sreg_reg[error]' into 'sreg_reg[has_crc]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_rx_status_reg_insert.vhd:105]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ep_rx_status_reg_insert'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ep_rx_wb_master'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:149]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:203]
INFO: [Synth 8-5545] ROM "overflow_o" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'regs_o_reg[vcr1_data_wr_o]' into 'regs_o_reg[vcr1_offset_wr_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:120]
INFO: [Synth 8-4471] merging register 'regs_o_reg[pfcr0_mm_write_wr_o]' into 'regs_o_reg[pfcr0_mm_addr_wr_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:120]
INFO: [Synth 8-4471] merging register 'regs_o_reg[pfcr0_mm_data_msb_wr_o]' into 'regs_o_reg[pfcr0_mm_addr_wr_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:120]
INFO: [Synth 8-4471] merging register 'regs_o_reg[dmcr_n_avg_load_o]' into 'regs_o_reg[dmcr_en_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:120]
INFO: [Synth 8-4471] merging register 'regs_o_reg[inj_ctrl_pic_conf_sel_load_o]' into 'regs_o_reg[inj_ctrl_pic_conf_ifg_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:120]
INFO: [Synth 8-4471] merging register 'regs_o_reg[inj_ctrl_pic_conf_valid_load_o]' into 'regs_o_reg[inj_ctrl_pic_conf_ifg_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:120]
INFO: [Synth 8-4471] merging register 'regs_o_reg[inj_ctrl_pic_mode_id_load_o]' into 'regs_o_reg[inj_ctrl_pic_conf_ifg_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:120]
INFO: [Synth 8-4471] merging register 'regs_o_reg[inj_ctrl_pic_mode_valid_load_o]' into 'regs_o_reg[inj_ctrl_pic_conf_ifg_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:120]
INFO: [Synth 8-4471] merging register 'regs_o_reg[inj_ctrl_pic_ena_load_o]' into 'regs_o_reg[inj_ctrl_pic_conf_ifg_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_wishbone_controller.vhd:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:203]
INFO: [Synth 8-4471] merging register 'regs_o_reg[tx_fifo_type_wr_o]' into 'regs_o_reg[tx_fifo_dat_wr_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_mini_nic/minic_wb_slave.vhd:85]
INFO: [Synth 8-802] inferred FSM for state register 'ntx_state_reg' in module 'wr_mini_nic'
INFO: [Synth 8-802] inferred FSM for state register 'nrx_state_reg' in module 'wr_mini_nic'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lm32_icache_medium_icache'
INFO: [Synth 8-4471] merging register 'regs_o_reg[gpsr_fmc_sda_load_o]' into 'regs_o_reg[gpsr_fmc_scl_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_syscon_wb.vhd:105]
INFO: [Synth 8-4471] merging register 'regs_o_reg[gpsr_sfp_scl_load_o]' into 'regs_o_reg[gpsr_fmc_scl_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_syscon_wb.vhd:105]
INFO: [Synth 8-4471] merging register 'regs_o_reg[gpsr_sfp_sda_load_o]' into 'regs_o_reg[gpsr_fmc_scl_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_syscon_wb.vhd:105]
INFO: [Synth 8-4471] merging register 'regs_o_reg[gpsr_spi_sclk_load_o]' into 'regs_o_reg[gpsr_fmc_scl_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_syscon_wb.vhd:105]
INFO: [Synth 8-4471] merging register 'regs_o_reg[gpsr_spi_ncs_load_o]' into 'regs_o_reg[gpsr_fmc_scl_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_syscon_wb.vhd:105]
INFO: [Synth 8-4471] merging register 'regs_o_reg[gpsr_spi_mosi_load_o]' into 'regs_o_reg[gpsr_fmc_scl_load_o]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wrc_core/wrc_syscon_wb.vhd:105]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_async_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_async_rx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v:397]
INFO: [Synth 8-802] inferred FSM for state register 'demux_reg' in module 'xwrf_mux'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:149]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:203]
INFO: [Synth 8-4471] merging register 'tx_frame_p1_o_reg' into 'fsm_out_reg[eof]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xtx_streamer.vhd:567]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xtx_streamer.vhd:311]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xtx_streamer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'base_mb_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            reset_init_1 |                            01010 |                            00000
            reset_init_2 |                            10001 |                            00001
read_rxd_mem_next_available4write_ptr_1 |                            01001 |                            00010
read_rxd_mem_next_available4write_ptr_2 |                            00111 |                            00011
      addr_setup_pause_1 |                            01000 |                            00100
read_rxs_mem_next_available4write_ptr_1 |                            10111 |                            00111
read_rxs_mem_next_available4write_ptr_2 |                            11000 |                            01000
      addr_setup_pause_2 |                            11010 |                            00110
read_rxs_mem_last_read_out_ptr |                            10101 |                            01010
      addr_setup_pause_3 |                            10110 |                            01001
read_rxd_mem_last_read_out_ptr |                            11011 |                            00101
 pause_read_status_word1 |                            10011 |                            01011
       read_status_word1 |                            00011 |                            01100
       read_status_word2 |                            00010 |                            01101
       read_status_word3 |                            00000 |                            01110
       read_status_word4 |                            00001 |                            01111
       read_status_word5 |                            01101 |                            10000
       read_status_word6 |                            01011 |                            10001
update_rxs_mem_last_read_out_ptr |                            00110 |                            10010
       send_status_word1 |                            00100 |                            10011
       send_status_word2 |                            00101 |                            10100
       send_status_word3 |                            11001 |                            10101
       send_status_word4 |                            10010 |                            10110
       send_status_word5 |                            01111 |                            10111
       send_status_word6 |                            10000 |                            11000
         wait_frame_done |                            10100 |                            11001
update_rxd_mem_last_read_out_ptr |                            01110 |                            11010
            repeat_again |                            01100 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxs_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
                   prime |                        000000010 |                             0001
       rd_frame_from_mem |                        000000100 |                             0010
          wait_end_frame |                        000001000 |                             0111
                pre_idle |                        000010000 |                             1000
       almost_full_wait1 |                        000100000 |                             0011
       almost_full_wait2 |                        001000000 |                             0100
       almost_full_wait3 |                        010000000 |                             0101
       almost_full_wait4 |                        100000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxd_axistream_current_state_reg' using encoding 'one-hot' in module 'rx_axistream_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    reset_init_mem_ptr_1 |                             0000 |                             0000
    reset_init_mem_ptr_2 |                             0001 |                             0001
    reset_init_mem_ptr_3 |                             0010 |                             0010
    reset_init_mem_ptr_4 |                             0011 |                             0011
                    idle |                             0100 |                             0100
update_status_fifo_word_1 |                             0101 |                             0110
update_status_fifo_word_2 |                             0110 |                             0111
update_status_fifo_word_3 |                             0111 |                             1000
update_status_fifo_word_4 |                             1000 |                             1001
update_status_fifo_word_5 |                             1001 |                             1010
update_status_fifo_word_6 |                             1010 |                             1011
        update_mem_ptr_1 |                             1011 |                             0101
        update_mem_ptr_2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_frame_current_state_reg' using encoding 'sequential' in module 'rx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
 wait_for_start_of_frame |                               01 |                               01
         receiving_frame |                               10 |                               10
end_of_frame_check_good_bad |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_frame_data_current_state_reg' using encoding 'sequential' in module 'rx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 |                              000
                 txd_prm |                         00000010 |                              001
                 txd_wrt |                         00000100 |                              010
                mem_full |                         00001000 |                              011
                wait_wr1 |                         00010000 |                              101
                wait_wr2 |                         00100000 |                              110
                clr_full |                         01000000 |                              100
      wait_compare_cmplt |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txd_wr_cs_reg' using encoding 'one-hot' in module 'tx_basic_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            txc_addr2_wr |                  000000000000001 |                             0000
            txc_addr0_wr |                  000000000000010 |                             0001
           wait_wr_cmplt |                  000000000000100 |                             0010
                 txc_wd0 |                  000000000001000 |                             0011
                 txc_wd1 |                  000000000010000 |                             0100
                 txc_wd2 |                  000000000100000 |                             0110
                 txc_wd3 |                  000000001000000 |                             0111
                 txc_wd4 |                  000000010000000 |                             1000
                 txc_wd5 |                  000000100000000 |                             1010
wait_addr0_compare_cmplt |                  000001000000000 |                             1001
          wait_txd_cmplt |                  000010000000000 |                             1011
         wr_txd_end_pntr |                  000100000000000 |                             1110
             wr_txc_pntr |                  001000000000000 |                             1101
            wait_txd_mem |                  010000000000000 |                             1100
wait_addr2_compare_cmplt |                  100000000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txc_wr_cs_reg' using encoding 'one-hot' in module 'tx_basic_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         get_txc_wr_pntr |                              000 |                              000
            get_end_pntr |                              001 |                              001
          set_txcrd_pntr |                              010 |                              010
          get_txdwr_pntr |                              011 |                              011
          set_txdrd_pntr |                              100 |                              100
           wait_txd_done |                              101 |                              101
               get_addr3 |                              110 |                              110
         wait_addr3_pntr |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txc_rd_cs_reg' using encoding 'sequential' in module 'tx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                            00000
                  get_b1 |                        000000010 |                            01001
                  get_b2 |                        000000100 |                            01010
                  get_b3 |                        000001000 |                            01011
                  get_b4 |                        000010000 |                            01100
              wait_trdy2 |                        000100000 |                            01101
              wait_trdy3 |                        001000000 |                            01110
              check_done |                        010000000 |                            10000
               wait_last |                        100000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txd_rd_cs_reg' using encoding 'one-hot' in module 'tx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-6159] Found Keep on FSM register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_13_tx_axi_intf', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0000 |                             0000
                   LOAD1 |                             0001 |                             0001
                   LOAD2 |                             0010 |                             0010
                    WAIT |                             0011 |                             0011
                END_LOAD |                             0100 |                             0100
              CLEAR_PIPE |                             0101 |                             0101
                 RELOAD1 |                             0110 |                             0110
                 RELOAD2 |                             0111 |                             0111
                    SEND |                             1000 |                             1000
                   BURST |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                     PKT |                               11 |                               01
                    WAIT |                               10 |                               10
                    DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_13_rx_axi_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
        TRANSMIT_REQUEST |                              010 |                              010
            TRANSMITTING |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_count_reg' in module 'tri_mode_ethernet_mac_v9_0_13_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             1000 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_13_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                               00 |                               00
                   P_REQ |                               01 |                               01
                  P_WAIT |                               10 |                               10
                  P_HOLD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_13_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        idle_or_preamble |                      00000010000 |                             0000
          wait_for_start |                      00001000000 |                             0001
                opcode_1 |                      00000001000 |                             0010
                opcode_2 |                      00000000001 |                             0011
                ld_phyad |                      00000000010 |                             0100
                ld_regad |                      00000000100 |                             0101
                    ta_1 |                      10000000000 |                             0110
                    ta_2 |                      00010000000 |                             0111
                  data_1 |                      00100000000 |                             1000
                  data_2 |                      01000000000 |                             1001
                  data_3 |                      00000100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'MDIO_INTERFACE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'bd_0b46_pcs_pma_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'bd_0b46_pcs_pma_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
           trasmitcbegin |                              010 |                               01
             trasmitcend |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gtxc.TXC_STATE_reg' using encoding 'one-hot' in module 'ipic2axi_s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized5'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               icap_idle |                             0000 |                             0000
             icap_abort0 |                             0001 |                             0111
             icap_write1 |                             0010 |                             0001
             icap_write3 |                             0011 |                             0011
             icap_write4 |                             0100 |                             0100
             icap_write5 |                             0101 |                             0101
             icap_write2 |                             0110 |                             0010
              icap_read1 |                             0111 |                             0110
             icap_abort1 |                             1000 |                             1001
             icap_abort2 |                             1001 |                             1010
             icap_abort3 |                             1010 |                             1011
             icap_abort4 |                             1011 |                             1100
         icap_abort_hang |                             1100 |                             1000
                    done |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icap_nstate_cs_reg' using encoding 'sequential' in module 'icap_statemachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              resetstate |                             0001 |                               00
             expiredonce |                             0010 |                               10
      expiredoncedelayed |                             0100 |                               01
            expiredtwice |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'WDT_Current_State_reg' using encoding 'one-hot' in module 'timebase_wdt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
            ASSERT_HOLD1 |                         00000010 |                         00000010
            ASSERT_HOLD2 |                         00000100 |                         00000100
                    WAIT |                         00100000 |                         00100000
              SEQ_SELECT |                         00001000 |                         00001000
                    DONE |                         00010000 |                         00010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'im_mode_state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                  RDFIFO |                         00000010 |                         00000010
              WAIT4TICK1 |                         00000100 |                         00000100
              WAIT4TICK2 |                         00001000 |                         00001000
          WRITELASTWORDS |                         00010000 |                         00010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'maroc_slow_control'
WARNING: [Synth 8-327] inferring latch for variable 'stim_go_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/new/stim_gen.v:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               wait_data |                              001 |                               10
                load_dac |                              010 |                               01
               wait_done |                              100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spec_serial_dac_arb'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           wait_stable_0 |                              001 |                               00
               wait_edge |                              010 |                               01
                got_edge |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dmtd_with_deglitcher'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               an_enable |                         00000001 |                              000
              an_restart |                         00000010 |                              001
       an_ability_detect |                         00000100 |                              010
   an_acknowledge_detect |                         00001000 |                              100
 an_complete_acknowledge |                         00010000 |                              101
          an_idle_detect |                         00100000 |                              110
              an_link_ok |                         01000000 |                              111
      an_disable_link_ok |                         10000000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_autonegotiation'
WARNING: [Synth 8-327] inferring latch for variable 'consistency_match_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_endpoint/ep_autonegotiation.vhd:161]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           tx_comma_idle |                             0000 |                             0000
                 tx_cr12 |                             0001 |                             0010
                 tx_cr34 |                             0010 |                             0011
         tx_spd_preamble |                             0011 |                             0100
             tx_preamble |                             0100 |                             0110
                  tx_sfd |                             0101 |                             0111
                 tx_data |                             0110 |                             0101
            tx_gen_error |                             0111 |                             1010
               tx_extend |                             1000 |                             1001
                  tx_epd |                             1001 |                             1000
                  tx_cal |                             1010 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'ep_tx_pcs_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                      00000000001 |                             0000
                cd_acq_1 |                      00000000010 |                             0001
                cd_acq_2 |                      00000000100 |                             0010
                cd_acq_3 |                      00000001000 |                             0011
         sync_acquired_1 |                      00000010000 |                             0100
         sync_acquired_2 |                      00000100000 |                             0101
        sync_acquired_2a |                      00001000000 |                             1000
         sync_acquired_3 |                      00010000000 |                             0110
        sync_acquired_3a |                      00100000000 |                             1001
         sync_acquired_4 |                      01000000000 |                             0111
        sync_acquired_4a |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_sync_detect_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              rx_noframe |                              000 |                              000
                   rx_cr |                              001 |                              001
         rx_spd_preamble |                              010 |                              010
              rx_payload |                              011 |                              011
               rx_extend |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'ep_rx_pcs_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   oob_1 |                               00 |                               01
                   oob_2 |                               01 |                               10
                oob_idle |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_ts_supported.oob_state_reg' using encoding 'sequential' in module 'ep_tx_header_processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                wait_crc |                            00010 |                              001
                 embed_1 |                            00100 |                              010
                 embed_2 |                            01000 |                              011
                 embed_3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_tx_crc_inserter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           st_wait_frame |                              001 |                               00
                 st_data |                              010 |                               01
                  st_oob |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_rx_crc_size_check'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_frame |                              001 |                               00
               wait_mbuf |                              010 |                               01
              gen_status |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_rx_status_reg_insert'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    data |                              001 |                              001
             throw_error |                              010 |                              100
            finish_cycle |                              011 |                              011
                  iSTATE |                              100 |                              111
             flush_stall |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ep_rx_wb_master'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 tx_idle |                              000 |                              000
               tx_status |                              001 |                              001
               tx_packet |                              010 |                              010
                tx_flush |                              011 |                              011
           tx_end_packet |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ntx_state_reg' using encoding 'sequential' in module 'wr_mini_nic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           rx_wait_frame |                              001 |                               00
                rx_frame |                              010 |                               01
                 rx_full |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nrx_state_reg' using encoding 'one-hot' in module 'wr_mini_nic'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_writefirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_without_byte_enable_writefirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0100 |                             0100
                 iSTATE2 |                             0010 |                             0010
                 iSTATE1 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'lm32_icache_medium_icache'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_writefirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram0_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram2_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram3_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                    0000000000001 |                             0000
                 iSTATE6 |                    0000000000010 |                             0001
                 iSTATE0 |                    0000000000100 |                             0100
                 iSTATE9 |                    0000000001000 |                             1000
                 iSTATE8 |                    0000000010000 |                             1001
                 iSTATE5 |                    0000000100000 |                             1010
                 iSTATE4 |                    0000001000000 |                             1011
                 iSTATE3 |                    0000010000000 |                             1100
                 iSTATE1 |                    0000100000000 |                             1101
                iSTATE11 |                    0001000000000 |                             1110
                iSTATE10 |                    0010000000000 |                             1111
                 iSTATE2 |                    0100000000000 |                             0010
                  iSTATE |                    1000000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_async_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                       0000000001 |                             0000
                 iSTATE6 |                       0000000010 |                             1000
                 iSTATE5 |                       0000000100 |                             1001
                 iSTATE2 |                       0000001000 |                             1010
                 iSTATE0 |                       0000010000 |                             1011
                 iSTATE1 |                       0000100000 |                             1100
                  iSTATE |                       0001000000 |                             1101
                 iSTATE8 |                       0010000000 |                             1110
                 iSTATE7 |                       0100000000 |                             1111
                 iSTATE3 |                       1000000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_async_rx'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               dmux_wait |                             0001 |                               00
             dmux_status |                             0010 |                               01
            dmux_payload |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'demux_reg' using encoding 'one-hot' in module 'xwrf_mux'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                             0000
                     sof |                           000010 |                             0001
              eth_header |                           000100 |                             0010
            frame_seq_id |                           001000 |                             0011
                 payload |                           010000 |                             0101
                     eof |                           100000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'xtx_streamer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'base_mb_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:09:41 ; elapsed = 00:10:20 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 2691 ; free virtual = 28908
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |base_mb_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |base_mb_clk_wiz_1_0_clk_wiz__GC0 |           1|         5|
|3     |flash_control__GC0               |           1|       621|
|4     |maroc_dc__GB0                    |           1|     20206|
|5     |maroc_dc__GB1                    |           1|      5808|
|6     |maroc_dc__GB2                    |           1|      9866|
|7     |maroc_dc_v1_0_S00_AXI            |           1|      2766|
|8     |wr_core__GB0                     |           1|     26702|
|9     |wr_core__GB1                     |           1|     15247|
|10    |xwr_streamers                    |           1|     11939|
|11    |xwrc_board_quabo__GC0            |           1|      1747|
|12    |wrc_board_quabo__GC0             |           1|         9|
|13    |base_mb__GCB0                    |           1|     30871|
|14    |base_mb__GCB1                    |           1|     17496|
|15    |base_mb__GCB2                    |           1|     34520|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'adc_frame_d1_reg' into 'QDATA_RX/frame_rise_d1_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/88fc/src/maroc_dc.v:555]
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_mb_i/maroc_dc_0/\inst/maroc_dc_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_mb_i/maroc_dc_0/\inst/maroc_dc_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IM_SM/state_reg[6]' (FDR) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IM_SM/state_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_mb_i/maroc_dc_0/USR_LOGICi_2/\IM_SM/state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_mb_i/maroc_dc_0/USR_LOGICi_2/\PH_SM/state_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'base_mb_i/maroc_dc_0/USR_LOGICi_2/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-4471] merging register 'icache/memories[0].way_0_tag_ram/reb_reg' into 'icache/memories[0].way_0_data_ram/reb_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd:62]
INFO: [Synth 8-4471] merging register 'multiplier/b0_reg[15:0]' into 'multiplier/b0_reg[15:0]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v:91]
INFO: [Synth 8-4471] merging register 'multiplier/a0_reg[15:0]' into 'multiplier/a0_reg[15:0]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v:89]
DSP Report: Generating DSP multiplier/c00, operation Mode is: A2*B2.
DSP Report: register multiplier/b0_reg is absorbed into DSP multiplier/c00.
DSP Report: register multiplier/a0_reg is absorbed into DSP multiplier/c00.
DSP Report: operator multiplier/c00 is absorbed into DSP multiplier/c00.
DSP Report: Generating DSP multiplier/d1_reg, operation Mode is: (A2*B2)'.
DSP Report: register multiplier/b1_reg is absorbed into DSP multiplier/d1_reg.
DSP Report: register multiplier/a0_reg is absorbed into DSP multiplier/d1_reg.
DSP Report: register multiplier/d1_reg is absorbed into DSP multiplier/d1_reg.
DSP Report: operator multiplier/d10 is absorbed into DSP multiplier/d1_reg.
DSP Report: Generating DSP multiplier/result10, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register multiplier/b0_reg is absorbed into DSP multiplier/result10.
DSP Report: register multiplier/a1_reg is absorbed into DSP multiplier/result10.
DSP Report: register multiplier/e1_reg is absorbed into DSP multiplier/result10.
DSP Report: operator multiplier/e10 is absorbed into DSP multiplier/result10.
DSP Report: operator multiplier/result10 is absorbed into DSP multiplier/result10.
INFO: [Synth 8-5545] ROM "PPS_GEN/WRAPPED_PPSGEN/ns_overflow" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PPS_GEN/WRAPPED_PPSGEN/ns_overflow" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PPS_GEN/WRAPPED_PPSGEN/width_cntr" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PPS_GEN/WRAPPED_PPSGEN/pps_out_int" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_rst_o driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_loopen_o driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_loopen_vec_o[2] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_loopen_vec_o[1] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_loopen_vec_o[0] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_prbs_sel_o[2] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_prbs_sel_o[1] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_prbs_sel_o[0] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_sfp_tx_disable_o driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[15] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[14] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[13] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[12] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[11] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[10] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[9] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[8] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[7] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[6] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[5] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[4] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[3] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[2] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[1] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_data_o[0] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_k_o[1] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy_tx_k_o[0] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[rst] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[loopen] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_data][7] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_data][6] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_data][5] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_data][4] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_data][3] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_data][2] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_data][1] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_data][0] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_k][0] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[loopen_vec][2] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[loopen_vec][1] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[loopen_vec][0] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_prbs_sel][2] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_prbs_sel][1] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[tx_prbs_sel][0] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB0 has port phy8_o[sfp_tx_disable] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_PCS_1000BASEX/\U_AUTONEGOTIATION/an_rx_en_o_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_PCS_1000BASEX/\U_MDIO_WB/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_reg[8]' (FDC) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[8]' (FDC) to 'U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[8]' (FDC) to 'PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_load_x_reg' (FDRE) to 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_x_reg'
INFO: [Synth 8-3886] merging instance 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/sign_extend_x_reg' (FDRE) to 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/direction_x_reg' (FDRE) to 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_Rx_Path/\U_crc_size_checker/q_data_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_EP_TSU/\U_counter/sync_done_o_reg )
INFO: [Synth 8-3886] merging instance 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_reg[0]' (FDRE) to 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_reg[1]' (FDRE) to 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_reg[2]' (FDRE) to 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_reg[0][17]' (FDE) to 'U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_reg[0]' (FDRE) to 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_reg[1]' (FDRE) to 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_Rx_Path/\U_Gen_Status/sreg_reg[has_crc] )
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[9]' (FDRE) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[10]' (FDRE) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[11]' (FDRE) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[15]' (FDRE) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[0]' (FDRE) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[1]' (FDRE) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[2]' (FDRE) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[3]' (FDRE) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[4]' (FDRE) to 'U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_PCS_1000BASEX/\U_AUTONEGOTIATION/an_tx_val_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_cti_o_reg[0]' (FDSE) to 'LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_cti_o_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_Tx_Path/\U_Header_Processor/wb_out_reg[err] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_Rx_Path/\U_RX_Wishbone_Master/src_out_int_reg[sel][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_Rx_Path/\U_RX_Wishbone_Master/src_out_int_reg[we] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /ep_ctrl_reg)
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[0]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[0]' (FD) to 'WB_CON/rom/r_flag_reg[1]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[1]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[1]' (FD) to 'WB_CON/rom/r_flag_reg[2]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[2]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[2]' (FD) to 'WB_CON/rom/r_flag_reg[3]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[3]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[3]' (FD) to 'WB_CON/rom/r_flag_reg[4]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[4]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[4]' (FD) to 'WB_CON/rom/r_flag_reg[5]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[5]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[5]' (FD) to 'WB_CON/rom/r_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[6]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[6]' (FD) to 'WB_CON/rom/r_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[7]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[7]' (FD) to 'WB_CON/rom/r_flag_reg[8]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[8]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[8]' (FD) to 'WB_CON/rom/r_flag_reg[9]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[9]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[9]' (FD) to 'WB_CON/rom/r_flag_reg[10]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[10]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[10]' (FD) to 'WB_CON/rom/r_flag_reg[11]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[11]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[11]' (FD) to 'WB_CON/rom/r_flag_reg[12]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[12]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[12]' (FD) to 'WB_CON/rom/r_flag_reg[13]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[13]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[13]' (FD) to 'WB_CON/rom/r_flag_reg[14]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[14]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[14]' (FD) to 'WB_CON/rom/r_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[15]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[15]' (FD) to 'WB_CON/rom/r_flag_reg[16]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[16]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[16]' (FD) to 'WB_CON/rom/r_flag_reg[17]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[17]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[17]' (FD) to 'WB_CON/rom/r_flag_reg[18]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[18]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[18]' (FD) to 'WB_CON/rom/r_flag_reg[19]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[19]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[19]' (FD) to 'WB_CON/rom/r_flag_reg[20]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[20]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[20]' (FD) to 'WB_CON/rom/r_flag_reg[21]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[21]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[21]' (FD) to 'WB_CON/rom/r_flag_reg[22]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[22]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[22]' (FD) to 'WB_CON/rom/r_flag_reg[23]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[23]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[23]' (FD) to 'WB_CON/rom/r_flag_reg[24]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[24]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[24]' (FD) to 'WB_CON/rom/r_flag_reg[25]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[25]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_rom_reg[25]' (FD) to 'WB_CON/rom/r_rom_reg[30]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[25]' (FD) to 'WB_CON/rom/r_flag_reg[26]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[26]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[26]' (FD) to 'WB_CON/rom/r_flag_reg[27]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[27]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[27]' (FD) to 'WB_CON/rom/r_flag_reg[28]'
INFO: [Synth 8-3886] merging instance 'WB_SECONDARY_CON/rom/r_flag_reg[28]' (FD) to 'WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'WB_CON/rom/r_flag_reg[28]' (FD) to 'WB_CON/rom/r_flag_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (WB_SECONDARY_CON/\rom/r_flag_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (WB_CON/\rom/r_flag_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu /\instruction_unit/i_adr_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_PCS_1000BASEX/\U_MDIO_WB/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_Rx_Path/\U_crc_size_checker/q_data_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_PCS_1000BASEX/\U_MDIO_WB/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_PCS_1000BASEX/\U_MDIO_WB/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_Endpoint/U_Wrapped_Endpoint /U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-4471] merging register 'U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/d_p_d0_reg' into 'U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_p_d0_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:107]
INFO: [Synth 8-4471] merging register 'U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_p_d0_reg' into 'U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_p_d0_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:107]
INFO: [Synth 8-4471] merging register 'U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/d_p_d0_reg' into 'U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_p_d0_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:107]
INFO: [Synth 8-4471] merging register 'U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/d_p_d0_reg' into 'U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_p_d0_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:107]
INFO: [Synth 8-5545] ROM "U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/ref_div_p" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design wr_core__GB1 has port cbar_master_i[0][err] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB1 has port cbar_master_i[0][rty] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB1 has port cbar_master_i[0][stall] driven by constant 0
WARNING: [Synth 8-3917] design wr_core__GB1 has port cbar_master_i[0][int] driven by constant 0
INFO: [Synth 8-5784] Optimized 4 bits of RAM "U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5583] The signal U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_p_d0_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/in_ext_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/in_ext_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\SYSCON/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MINI_NIC/\U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_i_d0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/tag_src_pre_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\UART/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\SYSCON/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MINI_NIC/\U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/irq_pending_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\SYSCON/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\SYSCON/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\SYSCON/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\SYSCON/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\SYSCON/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\SYSCON/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PERIPH/\SYSCON/ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_SOFTPLL/\U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_demux_reg[3]) is unused and will be removed from module xwrf_mux.
INFO: [Synth 8-4471] merging register 'gen_tx_stats.U_TX_STATS/snapshot_ena_d1_reg' into 'gen_rx_stats.U_RX_STATS/snapshot_ena_d1_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xtx_streamers_stats.vhd:108]
INFO: [Synth 8-4471] merging register 'ser_count_reg[7:0]' into 'ser_count_reg[7:0]' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/wr_streamers/xtx_streamer.vhd:572]
INFO: [Synth 8-4471] merging register 'fab_dvalid_d0_reg' into 'p_fsm/U_delay_six_cyc/valid_i_d0_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/xrx_streamer_light.vhd:195]
WARNING: [Synth 8-3917] design xwr_streamers has port wb_slave_o[err] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port wb_slave_o[rty] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port wb_slave_o[int] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][31] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][30] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][29] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][28] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][27] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][26] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][25] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][24] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][23] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][22] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][21] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][20] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][19] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][18] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][17] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][16] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][15] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][14] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][13] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][12] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][11] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][10] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][9] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][8] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][7] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][6] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][5] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][4] driven by constant 0
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][3] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][2] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][1] driven by constant 1
WARNING: [Synth 8-3917] design xwr_streamers has port snmp_array_o[19][0] driven by constant 1
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31975]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GPIO/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_fifo_mm_s_PH/\U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_fifo_mm_s_PH/\U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_fifo_mm_s_PH/\U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_fifo_mm_s_PH/\U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_fifo_mm_s_PH/\U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_fifo_mm_s_PH/\U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_fifo_mm_s_PH/\U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_mech/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_mech/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_mech/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_mech/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_intc_0/U0/\INTC_CORE_I/IPR_GEN.ipr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_intc_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_intc_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timebase_wdt_0/U0/\LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timebase_wdt_0/U0/\LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/generateOutPre1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (maroc_slow_control_0/\inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (maroc_slow_control_0/\inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (maroc_slow_control_0/\inst/maroc_slow_control_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c3d3/hdl/axi_quad_spi_v3_2_rfs.vhd:31975]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_mb_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0_axi_xadc.vhd:635]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 16 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 53 bits, new ram width 37 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4652] Swapped enable and write-enable on 5 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_sample_tx_mac_config/ClkASignalInReg_reg' into 'gen_sample_rx_mac_config/ClkASignalInReg_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/85ff/hdl/axi_ethernet_buffer_v2_0_rfs.vhd:1138]
INFO: [Synth 8-4471] merging register 'gen_sample_axi_str_config/ClkASignalInReg_reg' into 'gen_sample_rx_mac_config/ClkASignalInReg_reg' [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/85ff/hdl/axi_ethernet_buffer_v2_0_rfs.vhd:1138]
INFO: [Synth 8-5545] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:33 ; elapsed = 00:11:13 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 1973 ; free virtual = 28589
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/i_0/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/i_1/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/i_/i_/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/i_/i_/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/i_56/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/i_0/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/i_1/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/i_9/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/i_10/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/U_SOFTPLL/U_Wrapped_Softplli_0/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/MINI_NIC/U_Wrapped_Minici_0/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/MINI_NIC/U_Wrapped_Minici_1/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_0/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_0/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_0/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_0/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_0/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_0/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_0/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_0/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_2/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_2/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_2/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_2/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_2/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_2/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_2/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_2/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_3/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_3/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_3/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_3/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_3/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_3/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_3/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/i_3/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/PERIPH/i_67/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i_0/U_TX_Buffer/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/i_0/U_Output_FIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/i_0/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/i_1/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/i_1/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/i_2/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/i_2/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |base_mb_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |base_mb_clk_wiz_1_0_clk_wiz__GC0 |           1|         5|
|3     |flash_control__GC0               |           1|       138|
|4     |maroc_dc__GB0                    |           1|     10856|
|5     |maroc_dc__GB1                    |           1|      2688|
|6     |maroc_dc__GB2                    |           1|      5342|
|7     |maroc_dc_v1_0_S00_AXI            |           1|      1014|
|8     |wr_core__GB0                     |           1|     15440|
|9     |wr_core__GB1                     |           1|      8478|
|10    |xwr_streamers                    |           1|      4184|
|11    |xwrc_board_quabo__GC0            |           1|       671|
|12    |wrc_board_quabo__GC0             |           1|         9|
|13    |base_mb__GCB0                    |           1|     17692|
|14    |base_mb__GCB1                    |           1|     10860|
|15    |base_mb__GCB2                    |           1|     21230|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/clk_wiz_1/inst/clk_in1' to pin 'cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O'
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 44 of /media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc:44]
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_ethernet_0/inst/mac/inst/mdc' to pin 'axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/i_175/i_141/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/clk_wiz_0/inst/clk_in1' to pin 'cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:41 ; elapsed = 00:11:23 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 1635 ; free virtual = 28457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:53 ; elapsed = 00:11:36 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 1571 ; free virtual = 28395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |base_mb_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |base_mb_clk_wiz_1_0_clk_wiz__GC0 |           1|         5|
|3     |flash_control__GC0               |           1|       138|
|4     |maroc_dc__GB0                    |           1|     10856|
|5     |maroc_dc__GB1                    |           1|      2688|
|6     |maroc_dc__GB2                    |           1|      5342|
|7     |maroc_dc_v1_0_S00_AXI            |           1|      1014|
|8     |wr_core__GB0                     |           1|     14207|
|9     |wr_core__GB1                     |           1|      7679|
|10    |xwr_streamers                    |           1|      3560|
|11    |xwrc_board_quabo__GC0            |           1|       671|
|12    |wrc_board_quabo__GC0             |           1|         9|
|13    |base_mb__GCB0                    |           1|     17692|
|14    |base_mb__GCB1                    |           1|     10860|
|15    |base_mb__GCB2                    |           1|     21230|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_1/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_TX_Buffer/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/wrc_board_quabo_Light_0/WRPCi_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_mb_i/i_0/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-139] cannot merge instances base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  and base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  and base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  and base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  and base_mb_i/i_2/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:03 ; elapsed = 00:11:51 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 769 ; free virtual = 27726
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |base_mb_clk_wiz_0_0_clk_wiz__GC0 |           1|         4|
|2     |base_mb_clk_wiz_1_0_clk_wiz__GC0 |           1|         5|
|3     |flash_control__GC0               |           1|        72|
|4     |maroc_dc__GB0                    |           1|      8074|
|5     |maroc_dc__GB1                    |           1|      2112|
|6     |maroc_dc__GB2                    |           1|      4009|
|7     |maroc_dc_v1_0_S00_AXI            |           1|       615|
|8     |wr_core__GB0                     |           1|      7342|
|9     |wr_core__GB1                     |           1|      4272|
|10    |xwr_streamers                    |           1|      1800|
|11    |xwrc_board_quabo__GC0            |           1|       450|
|12    |wrc_board_quabo__GC0             |           1|         9|
|13    |base_mb__GCB0                    |           1|      9898|
|14    |base_mb__GCB1                    |           1|      6063|
|15    |base_mb__GCB2                    |           1|     12915|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  and base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  and base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-5365] Flop U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_incorrect_o_reg is being inverted and renamed to U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/txtsu_ts_incorrect_o_reg_inv.
INFO: [Synth 8-5365] Flop U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[gpsr_net_rst_o] is being inverted and renamed to U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[gpsr_net_rst_o]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [5]. Fanout reduced from 94 to 18 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [4]. Fanout reduced from 94 to 18 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [3]. Fanout reduced from 93 to 18 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [2]. Fanout reduced from 101 to 15 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [1]. Fanout reduced from 102 to 15 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [0]. Fanout reduced from 103 to 18 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/two_byte_tx . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/early_deassert . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [3]. Fanout reduced from 28 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 33 to 4 by creating 8 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 31 to 4 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [0]. Fanout reduced from 35 to 4 by creating 8 replicas.
INFO: [Synth 8-5778] max_fanout handling on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int . Fanout reduced from 55 to 42 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__3_n_0 . Fanout reduced from 12 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep__4_n_0 . Fanout reduced from 12 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep__4_n_0 . Fanout reduced from 12 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__4_n_0 . Fanout reduced from 13 to 4 by creating 3 replicas.
INFO: [Synth 8-5777] Ignored max_fanout on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-5777] Ignored max_fanout on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
WARNING: [Synth 8-5374] Design tri_mode_ethernet_mac_v9_0_13 has 1 max_fanout requirements that cannot be met.
INFO: [Synth 8-4651] Net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready  with fanout 5 has max_fanout violation.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin D has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:206]
WARNING: [Synth 8-5396] Clock pin D has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:206]
WARNING: [Synth 8-5396] Clock pin D has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/modules/timing/dmtd_with_deglitcher.vhd:206]
WARNING: [Synth 8-5410] Found another clock driver \U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_dmtd_buf_i :O [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ipshared/c7eb/platform/xilinx/xwrc_platform_xilinx.vhd:537]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:09 ; elapsed = 00:11:58 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 612 ; free virtual = 27726
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:09 ; elapsed = 00:11:58 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 612 ; free virtual = 27726
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:16 ; elapsed = 00:12:05 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 596 ; free virtual = 27710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:16 ; elapsed = 00:12:05 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 596 ; free virtual = 27710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:17 ; elapsed = 00:12:06 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 591 ; free virtual = 27705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:17 ; elapsed = 00:12:06 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 591 ; free virtual = 27705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |AND2B1L         |     1|
|2     |BSCANE2         |     1|
|3     |BUFG            |    27|
|4     |CARRY4          |  2279|
|5     |DSP48E1         |     1|
|6     |DSP48E1_1       |     1|
|7     |DSP48E1_2       |     1|
|8     |GTXE2_CHANNEL   |     1|
|9     |GTXE2_CHANNEL_1 |     1|
|10    |GTXE2_COMMON    |     1|
|11    |IBUFDS_GTE2     |     2|
|12    |ICAPE2          |     1|
|13    |IDDR            |     5|
|14    |LUT1            |   766|
|15    |LUT2            |  2522|
|16    |LUT3            |  3054|
|17    |LUT4            |  2919|
|18    |LUT5            |  3549|
|19    |LUT6            |  8506|
|20    |LUT6_2          |    64|
|21    |MMCME2_ADV      |     6|
|22    |MULT_AND        |     1|
|23    |MUXCY           |   147|
|24    |MUXCY_L         |   144|
|25    |MUXF7           |  1201|
|26    |MUXF8           |   484|
|27    |ODDR            |     1|
|28    |RAM32M          |    26|
|29    |RAM64M          |   336|
|30    |RAM64X1D        |   208|
|31    |RAMB18E1        |     4|
|32    |RAMB18E1_1      |     5|
|33    |RAMB18E1_2      |     2|
|34    |RAMB18E1_3      |     3|
|35    |RAMB18E1_4      |     4|
|36    |RAMB18E1_5      |     1|
|37    |RAMB18E1_7      |     1|
|38    |RAMB36E1        |     1|
|39    |RAMB36E1_1      |     1|
|40    |RAMB36E1_10     |     1|
|41    |RAMB36E1_11     |     1|
|42    |RAMB36E1_12     |     1|
|43    |RAMB36E1_13     |     1|
|44    |RAMB36E1_14     |     1|
|45    |RAMB36E1_15     |     1|
|46    |RAMB36E1_16     |     1|
|47    |RAMB36E1_17     |     1|
|48    |RAMB36E1_18     |     1|
|49    |RAMB36E1_19     |     1|
|50    |RAMB36E1_2      |     1|
|51    |RAMB36E1_20     |     1|
|52    |RAMB36E1_21     |     1|
|53    |RAMB36E1_22     |     1|
|54    |RAMB36E1_23     |     1|
|55    |RAMB36E1_24     |     1|
|56    |RAMB36E1_25     |     1|
|57    |RAMB36E1_26     |     1|
|58    |RAMB36E1_27     |     1|
|59    |RAMB36E1_28     |     1|
|60    |RAMB36E1_29     |     1|
|61    |RAMB36E1_3      |     1|
|62    |RAMB36E1_30     |     1|
|63    |RAMB36E1_31     |     1|
|64    |RAMB36E1_32     |     1|
|65    |RAMB36E1_33     |     1|
|66    |RAMB36E1_34     |     1|
|67    |RAMB36E1_35     |     3|
|68    |RAMB36E1_36     |    32|
|69    |RAMB36E1_37     |    32|
|70    |RAMB36E1_38     |     3|
|71    |RAMB36E1_39     |     1|
|72    |RAMB36E1_4      |     1|
|73    |RAMB36E1_40     |    19|
|74    |RAMB36E1_5      |     1|
|75    |RAMB36E1_6      |     1|
|76    |RAMB36E1_7      |     1|
|77    |RAMB36E1_8      |     1|
|78    |RAMB36E1_9      |     1|
|79    |SRL16           |     4|
|80    |SRL16E          |   195|
|81    |SRLC16E         |     8|
|82    |SRLC32E         |    61|
|83    |STARTUPE2       |     1|
|84    |XADC            |     1|
|85    |XORCY           |   130|
|86    |FD              |   130|
|87    |FDCE            |  2362|
|88    |FDC_1           |    13|
|89    |FDE             |    32|
|90    |FDP             |    36|
|91    |FDPE            |   967|
|92    |FDR             |   584|
|93    |FDRE            | 25589|
|94    |FDRE_1          |     1|
|95    |FDS             |     3|
|96    |FDSE            |   857|
|97    |LD              |     1|
|98    |IBUF            |   297|
|99    |IBUFDS          |     6|
|100   |IOBUF           |     5|
|101   |OBUF            |    59|
|102   |OBUFDS          |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:17 ; elapsed = 00:12:06 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 591 ; free virtual = 27705
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 513 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:53 ; elapsed = 00:11:42 . Memory (MB): peak = 3168.383 ; gain = 1098.738 ; free physical = 3687 ; free virtual = 30804
Synthesis Optimization Complete : Time (s): cpu = 00:11:18 ; elapsed = 00:12:12 . Memory (MB): peak = 3168.383 ; gain = 1130.754 ; free physical = 3727 ; free virtual = 30803
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5998 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_mb_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_mb_i/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3192.395 ; gain = 0.000 ; free physical = 3651 ; free virtual = 30729
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1548 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 103 instances
  FD => FDRE: 130 instances
  FDC_1 => FDCE (inverted pins: C): 13 instances
  FDE => FDRE: 32 instances
  FDP => FDPE: 36 instances
  FDR => FDRE: 584 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LD => LDCE (inverted pins: G): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 336 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 208 instances
  SRL16 => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
2584 Infos, 608 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:29 ; elapsed = 00:12:25 . Memory (MB): peak = 3192.395 ; gain = 1154.766 ; free physical = 3809 ; free virtual = 30888
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3192.395 ; gain = 0.000 ; free physical = 3809 ; free virtual = 30888
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/synth_1/base_mb_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3216.406 ; gain = 24.012 ; free physical = 3773 ; free virtual = 30892
INFO: [runtcl-4] Executing : report_utilization -file base_mb_wrapper_utilization_synth.rpt -pb base_mb_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 16:39:58 2019...
