2018-06-26 10:42:14,710 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.8\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:14,721 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.8\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:14,730 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.8\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-26 10:42:14,737 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.8\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:14,739 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.8\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:14,739 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.8\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:14,740 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.8\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:14,740 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.8\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:14,740 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.8\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:14,741 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.8\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:14,741 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.8\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:14,741 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.8\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
