// Seed: 2840526155
module module_0;
  assign id_1 = 1;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input  logic id_0,
    output tri0  id_1,
    input  logic id_2
);
  for (id_4 = 1'b0; 1'b0; id_4 = id_4) begin : id_5
    always @(posedge 1'b0) id_5 = id_2;
  end
  wire id_6;
  id_7(
      .id_0(-1), .id_1(1)
  ); module_0();
  initial begin
    id_4 <= 1;
    id_4 = id_0;
  end
  supply1 id_8 = 1;
endmodule
