

================================================================
== Vitis HLS Report for 'sortList'
================================================================
* Date:           Tue Jul 25 02:51:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.937 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    14346|   116746|  0.143 ms|  1.167 ms|  14346|  116746|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1  |    10240|   112640|    5 ~ 55|          -|          -|  2048|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V_5 = alloca i32 1"   --->   Operation 10 'alloca' 'i_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 11 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%min_value_V_loc = alloca i64 1"   --->   Operation 12 'alloca' 'min_value_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i16 %data, i64 0, i64 0" [../include/madCpt.hpp:25]   --->   Operation 13 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%count_V = alloca i64 1" [../include/madCpt.hpp:38]   --->   Operation 14 'alloca' 'count_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%count_V_addr = getelementptr i16 %count_V, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'count_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%store_ln168 = store i16 0, i11 %count_V_addr"   --->   Operation 16 'store' 'store_ln168' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%num_V = load i11 %data_addr" [../include/madCpt.hpp:27]   --->   Operation 17 'load' 'num_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln52 = store i8 0, i8 %index" [../include/madCpt.hpp:52]   --->   Operation 18 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln52 = store i12 0, i12 %i_V_5" [../include/madCpt.hpp:52]   --->   Operation 19 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%num_V = load i11 %data_addr" [../include/madCpt.hpp:27]   --->   Operation 20 'load' 'num_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 21 [2/2] (1.58ns)   --->   "%call_ln27 = call void @sortList_Pipeline_VITIS_LOOP_28_1, i16 %num_V, i16 %data, i16 %min_value_V_loc" [../include/madCpt.hpp:27]   --->   Operation 21 'call' 'call_ln27' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 22 [1/2] (3.57ns)   --->   "%call_ln27 = call void @sortList_Pipeline_VITIS_LOOP_28_1, i16 %num_V, i16 %data, i16 %min_value_V_loc" [../include/madCpt.hpp:27]   --->   Operation 22 'call' 'call_ln27' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%min_value_V_loc_load = load i16 %min_value_V_loc"   --->   Operation 23 'load' 'min_value_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i16 %min_value_V_loc_load" [../include/madCpt.hpp:43]   --->   Operation 24 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln43 = call void @sortList_Pipeline_occurence_loop, i16 %data, i11 %trunc_ln43, i16 %count_V" [../include/madCpt.hpp:43]   --->   Operation 25 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln43 = call void @sortList_Pipeline_occurence_loop, i16 %data, i11 %trunc_ln43, i16 %count_V" [../include/madCpt.hpp:43]   --->   Operation 26 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln52 = br void %.lr.ph14" [../include/madCpt.hpp:52]   --->   Operation 27 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%i_V = load i12 %i_V_5"   --->   Operation 28 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln52 = icmp_eq  i12 %i_V, i12 2048" [../include/madCpt.hpp:52]   --->   Operation 29 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (1.54ns)   --->   "%i_V_7 = add i12 %i_V, i12 1"   --->   Operation 31 'add' 'i_V_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split3, void %._crit_edge15" [../include/madCpt.hpp:52]   --->   Operation 32 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i12 %i_V" [../include/madCpt.hpp:52]   --->   Operation 33 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i24 = zext i12 %i_V"   --->   Operation 34 'zext' 'conv_i24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%count_V_addr_1 = getelementptr i16 %count_V, i64 0, i64 %conv_i24"   --->   Operation 35 'getelementptr' 'count_V_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 36 [2/2] (3.25ns)   --->   "%count_V_load = load i11 %count_V_addr_1"   --->   Operation 36 'load' 'count_V_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 37 [1/1] (2.07ns)   --->   "%conv3_i = add i16 %min_value_V_loc_load, i16 %zext_ln52" [../include/madCpt.hpp:52]   --->   Operation 37 'add' 'conv3_i' <Predicate = (!icmp_ln52)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln885 = store i12 %i_V_7, i12 %i_V_5"   --->   Operation 38 'store' 'store_ln885' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [../include/madCpt.hpp:63]   --->   Operation 39 'ret' 'ret_ln63' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.93>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%index_load = load i8 %index" [../include/madCpt.hpp:49]   --->   Operation 40 'load' 'index_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/2] (3.25ns)   --->   "%count_V_load = load i11 %count_V_addr_1"   --->   Operation 41 'load' 'count_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 42 [1/1] (2.42ns)   --->   "%empty = icmp_sgt  i16 %count_V_load, i16 0"   --->   Operation 42 'icmp' 'empty' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node index_3)   --->   "%empty_97 = trunc i16 %count_V_load"   --->   Operation 43 'trunc' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node index_3)   --->   "%empty_98 = select i1 %empty, i8 %empty_97, i8 0"   --->   Operation 44 'select' 'empty_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (1.91ns) (out node of the LUT)   --->   "%index_3 = add i8 %empty_98, i8 %index_load" [../include/madCpt.hpp:49]   --->   Operation 45 'add' 'index_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [2/2] (5.68ns)   --->   "%call_ln49 = call void @sortList_Pipeline_VITIS_LOOP_55_2, i8 %index_load, i16 %count_V_load, i16 %sorted_list, i16 %conv3_i" [../include/madCpt.hpp:49]   --->   Operation 46 'call' 'call_ln49' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../include/madCpt.hpp:52]   --->   Operation 47 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln49 = call void @sortList_Pipeline_VITIS_LOOP_55_2, i8 %index_load, i16 %count_V_load, i16 %sorted_list, i16 %conv3_i" [../include/madCpt.hpp:49]   --->   Operation 48 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln49 = store i8 %index_3, i8 %index" [../include/madCpt.hpp:49]   --->   Operation 49 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('count.V', ../include/madCpt.hpp:38) [7]  (0 ns)
	'getelementptr' operation ('count_V_addr') [8]  (0 ns)
	'store' operation ('store_ln168') of constant 0 on array 'count.V', ../include/madCpt.hpp:38 [9]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('num.V', ../include/madCpt.hpp:27) on array 'data' [10]  (3.25 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln27', ../include/madCpt.hpp:27) to 'sortList_Pipeline_VITIS_LOOP_28_1' [11]  (1.59 ns)

 <State 4>: 3.58ns
The critical path consists of the following:
	'call' operation ('call_ln27', ../include/madCpt.hpp:27) to 'sortList_Pipeline_VITIS_LOOP_28_1' [11]  (3.58 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.58ns
The critical path consists of the following:
	'load' operation ('i.V') on local variable 'i.V' [19]  (0 ns)
	'getelementptr' operation ('count_V_addr_1') [29]  (0 ns)
	'load' operation ('count_V_load') on array 'count.V', ../include/madCpt.hpp:38 [30]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 8>: 8.94ns
The critical path consists of the following:
	'load' operation ('count_V_load') on array 'count.V', ../include/madCpt.hpp:38 [30]  (3.25 ns)
	'call' operation ('call_ln49', ../include/madCpt.hpp:49) to 'sortList_Pipeline_VITIS_LOOP_55_2' [36]  (5.68 ns)

 <State 9>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln49', ../include/madCpt.hpp:49) of variable 'index', ../include/madCpt.hpp:49 on local variable 'index' [37]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
