//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	nhs_spike_count
// _ZZ16nhs_spike_detectE14s_aromatic_pos has been demoted
// _ZZ16nhs_spike_detectE14s_aromatic_idx has been demoted

.visible .entry nhs_spike_count(
	.param .u64 .ptr .align 1 nhs_spike_count_param_0,
	.param .u64 .ptr .align 1 nhs_spike_count_param_1,
	.param .u64 .ptr .align 1 nhs_spike_count_param_2,
	.param .u32 nhs_spike_count_param_3,
	.param .u32 nhs_spike_count_param_4,
	.param .f32 nhs_spike_count_param_5,
	.param .f32 nhs_spike_count_param_6,
	.param .u32 nhs_spike_count_param_7,
	.param .u64 .ptr .align 1 nhs_spike_count_param_8
)
.maxntid 256
.minnctapersm 4
{
	.reg .pred 	%p<28>;
	.reg .b32 	%r<162>;
	.reg .b64 	%rd<28>;

	ld.param.b64 	%rd5, [nhs_spike_count_param_0];
	ld.param.b64 	%rd2, [nhs_spike_count_param_1];
	ld.param.b64 	%rd3, [nhs_spike_count_param_2];
	ld.param.b32 	%r44, [nhs_spike_count_param_3];
	ld.param.b32 	%r40, [nhs_spike_count_param_4];
	ld.param.b32 	%r41, [nhs_spike_count_param_5];
	ld.param.b32 	%r42, [nhs_spike_count_param_6];
	ld.param.b32 	%r43, [nhs_spike_count_param_7];
	ld.param.b64 	%rd4, [nhs_spike_count_param_8];
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r45, %ctaid.x;
	mov.u32 	%r46, %ntid.x;
	mov.u32 	%r47, %tid.x;
	mad.lo.s32 	%r1, %r45, %r46, %r47;
	setp.ge.s32 	%p1, %r1, %r44;
	@%p1 bra 	$L__BB0_27;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.b32 	%r2, [%rd8];
	setp.lt.s32 	%p2, %r2, 0;
	setp.ge.s32 	%p3, %r2, %r40;
	or.pred 	%p4, %p2, %p3;
	@%p4 bra 	$L__BB0_27;
	mul.lo.s32 	%r48, %r2, 3;
	mul.wide.u32 	%rd9, %r48, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.nc.b32 	%r3, [%rd10];
	cvta.to.global.u64 	%rd11, %rd2;
	add.s64 	%rd12, %rd11, %rd9;
	ld.global.nc.b32 	%r49, [%rd12];
	sub.ftz.f32 	%r50, %r3, %r49;
	ld.global.nc.b32 	%r4, [%rd10+4];
	ld.global.nc.b32 	%r51, [%rd12+4];
	sub.ftz.f32 	%r52, %r4, %r51;
	ld.global.nc.b32 	%r5, [%rd10+8];
	ld.global.nc.b32 	%r53, [%rd12+8];
	sub.ftz.f32 	%r54, %r5, %r53;
	mul.ftz.f32 	%r55, %r52, %r52;
	fma.rn.ftz.f32 	%r56, %r50, %r50, %r55;
	fma.rn.ftz.f32 	%r57, %r54, %r54, %r56;
	sqrt.approx.ftz.f32 	%r58, %r57;
	setp.le.ftz.f32 	%p5, %r58, %r41;
	@%p5 bra 	$L__BB0_27;
	mul.ftz.f32 	%r6, %r42, %r42;
	setp.lt.s32 	%p6, %r40, 1;
	mov.b32 	%r149, 0;
	@%p6 bra 	$L__BB0_25;
	and.b32 	%r7, %r40, 3;
	setp.lt.u32 	%p7, %r40, 4;
	mov.b32 	%r159, 0;
	mov.b32 	%r149, %r159;
	@%p7 bra 	$L__BB0_15;
	and.b32 	%r159, %r40, 2147483644;
	neg.s32 	%r145, %r2;
	mov.b32 	%r147, 0;
	mov.b32 	%r146, 9;
	mov.b32 	%r149, %r147;
$L__BB0_6:
	.pragma "nounroll";
	setp.eq.s32 	%p8, %r145, 0;
	@%p8 bra 	$L__BB0_8;
	add.s32 	%r64, %r146, -9;
	mul.wide.u32 	%rd13, %r64, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.nc.b32 	%r65, [%rd14];
	sub.ftz.f32 	%r66, %r65, %r3;
	ld.global.nc.b32 	%r67, [%rd14+4];
	sub.ftz.f32 	%r68, %r67, %r4;
	ld.global.nc.b32 	%r69, [%rd14+8];
	sub.ftz.f32 	%r70, %r69, %r5;
	mul.ftz.f32 	%r71, %r68, %r68;
	fma.rn.ftz.f32 	%r72, %r66, %r66, %r71;
	fma.rn.ftz.f32 	%r73, %r70, %r70, %r72;
	setp.lt.ftz.f32 	%p9, %r73, %r6;
	selp.b32 	%r74, 1, 0, %p9;
	add.s32 	%r149, %r149, %r74;
$L__BB0_8:
	add.s32 	%r16, %r147, 1;
	setp.eq.s32 	%p10, %r16, %r2;
	@%p10 bra 	$L__BB0_10;
	add.s32 	%r75, %r146, -6;
	mul.wide.u32 	%rd15, %r75, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.nc.b32 	%r76, [%rd16];
	sub.ftz.f32 	%r77, %r76, %r3;
	ld.global.nc.b32 	%r78, [%rd16+4];
	sub.ftz.f32 	%r79, %r78, %r4;
	ld.global.nc.b32 	%r80, [%rd16+8];
	sub.ftz.f32 	%r81, %r80, %r5;
	mul.ftz.f32 	%r82, %r79, %r79;
	fma.rn.ftz.f32 	%r83, %r77, %r77, %r82;
	fma.rn.ftz.f32 	%r84, %r81, %r81, %r83;
	setp.lt.ftz.f32 	%p11, %r84, %r6;
	selp.b32 	%r85, 1, 0, %p11;
	add.s32 	%r149, %r149, %r85;
$L__BB0_10:
	add.s32 	%r86, %r16, 1;
	setp.eq.s32 	%p12, %r86, %r2;
	@%p12 bra 	$L__BB0_12;
	add.s32 	%r87, %r146, -3;
	mul.wide.u32 	%rd17, %r87, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.b32 	%r88, [%rd18];
	sub.ftz.f32 	%r89, %r88, %r3;
	ld.global.nc.b32 	%r90, [%rd18+4];
	sub.ftz.f32 	%r91, %r90, %r4;
	ld.global.nc.b32 	%r92, [%rd18+8];
	sub.ftz.f32 	%r93, %r92, %r5;
	mul.ftz.f32 	%r94, %r91, %r91;
	fma.rn.ftz.f32 	%r95, %r89, %r89, %r94;
	fma.rn.ftz.f32 	%r96, %r93, %r93, %r95;
	setp.lt.ftz.f32 	%p13, %r96, %r6;
	selp.b32 	%r97, 1, 0, %p13;
	add.s32 	%r149, %r149, %r97;
$L__BB0_12:
	add.s32 	%r98, %r16, 2;
	setp.eq.s32 	%p14, %r98, %r2;
	@%p14 bra 	$L__BB0_14;
	mul.wide.u32 	%rd19, %r146, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.b32 	%r99, [%rd20];
	sub.ftz.f32 	%r100, %r99, %r3;
	ld.global.nc.b32 	%r101, [%rd20+4];
	sub.ftz.f32 	%r102, %r101, %r4;
	ld.global.nc.b32 	%r103, [%rd20+8];
	sub.ftz.f32 	%r104, %r103, %r5;
	mul.ftz.f32 	%r105, %r102, %r102;
	fma.rn.ftz.f32 	%r106, %r100, %r100, %r105;
	fma.rn.ftz.f32 	%r107, %r104, %r104, %r106;
	setp.lt.ftz.f32 	%p15, %r107, %r6;
	selp.b32 	%r108, 1, 0, %p15;
	add.s32 	%r149, %r149, %r108;
$L__BB0_14:
	add.s32 	%r147, %r16, 3;
	add.s32 	%r146, %r146, 12;
	add.s32 	%r145, %r145, 4;
	setp.ne.s32 	%p16, %r147, %r159;
	@%p16 bra 	$L__BB0_6;
$L__BB0_15:
	setp.eq.s32 	%p17, %r7, 0;
	@%p17 bra 	$L__BB0_25;
	setp.eq.s32 	%p18, %r7, 1;
	@%p18 bra 	$L__BB0_22;
	setp.eq.s32 	%p19, %r159, %r2;
	@%p19 bra 	$L__BB0_19;
	mul.lo.s32 	%r110, %r159, 3;
	mul.wide.u32 	%rd21, %r110, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.nc.b32 	%r111, [%rd22];
	sub.ftz.f32 	%r112, %r111, %r3;
	ld.global.nc.b32 	%r113, [%rd22+4];
	sub.ftz.f32 	%r114, %r113, %r4;
	ld.global.nc.b32 	%r115, [%rd22+8];
	sub.ftz.f32 	%r116, %r115, %r5;
	mul.ftz.f32 	%r117, %r114, %r114;
	fma.rn.ftz.f32 	%r118, %r112, %r112, %r117;
	fma.rn.ftz.f32 	%r119, %r116, %r116, %r118;
	setp.lt.ftz.f32 	%p20, %r119, %r6;
	selp.b32 	%r120, 1, 0, %p20;
	add.s32 	%r149, %r149, %r120;
$L__BB0_19:
	add.s32 	%r31, %r159, 1;
	setp.eq.s32 	%p21, %r31, %r2;
	@%p21 bra 	$L__BB0_21;
	mul.lo.s32 	%r121, %r31, 3;
	mul.wide.u32 	%rd23, %r121, 4;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.nc.b32 	%r122, [%rd24];
	sub.ftz.f32 	%r123, %r122, %r3;
	ld.global.nc.b32 	%r124, [%rd24+4];
	sub.ftz.f32 	%r125, %r124, %r4;
	ld.global.nc.b32 	%r126, [%rd24+8];
	sub.ftz.f32 	%r127, %r126, %r5;
	mul.ftz.f32 	%r128, %r125, %r125;
	fma.rn.ftz.f32 	%r129, %r123, %r123, %r128;
	fma.rn.ftz.f32 	%r130, %r127, %r127, %r129;
	setp.lt.ftz.f32 	%p22, %r130, %r6;
	selp.b32 	%r131, 1, 0, %p22;
	add.s32 	%r149, %r149, %r131;
$L__BB0_21:
	add.s32 	%r159, %r31, 1;
$L__BB0_22:
	and.b32 	%r132, %r40, 1;
	setp.ne.b32 	%p23, %r132, 0;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB0_25;
	setp.eq.s32 	%p25, %r159, %r2;
	@%p25 bra 	$L__BB0_25;
	mul.lo.s32 	%r133, %r159, 3;
	mul.wide.u32 	%rd25, %r133, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.b32 	%r134, [%rd26];
	sub.ftz.f32 	%r135, %r134, %r3;
	ld.global.nc.b32 	%r136, [%rd26+4];
	sub.ftz.f32 	%r137, %r136, %r4;
	ld.global.nc.b32 	%r138, [%rd26+8];
	sub.ftz.f32 	%r139, %r138, %r5;
	mul.ftz.f32 	%r140, %r137, %r137;
	fma.rn.ftz.f32 	%r141, %r135, %r135, %r140;
	fma.rn.ftz.f32 	%r142, %r139, %r139, %r141;
	setp.lt.ftz.f32 	%p26, %r142, %r6;
	selp.b32 	%r143, 1, 0, %p26;
	add.s32 	%r149, %r149, %r143;
$L__BB0_25:
	setp.ge.s32 	%p27, %r149, %r43;
	@%p27 bra 	$L__BB0_27;
	cvta.to.global.u64 	%rd27, %rd4;
	atom.global.add.u32 	%r144, [%rd27], 1;
$L__BB0_27:
	ret;

}
	// .globl	nhs_spike_detect
.visible .entry nhs_spike_detect(
	.param .u64 .ptr .align 1 nhs_spike_detect_param_0,
	.param .u64 .ptr .align 1 nhs_spike_detect_param_1,
	.param .u64 .ptr .align 1 nhs_spike_detect_param_2,
	.param .u32 nhs_spike_detect_param_3,
	.param .u32 nhs_spike_detect_param_4,
	.param .u32 nhs_spike_detect_param_5,
	.param .f32 nhs_spike_detect_param_6,
	.param .f32 nhs_spike_detect_param_7,
	.param .u32 nhs_spike_detect_param_8,
	.param .u64 .ptr .align 1 nhs_spike_detect_param_9,
	.param .u64 .ptr .align 1 nhs_spike_detect_param_10,
	.param .u32 nhs_spike_detect_param_11
)
.maxntid 256
.minnctapersm 4
{
	.reg .pred 	%p<17>;
	.reg .b32 	%r<91>;
	.reg .b64 	%rd<22>;
	// demoted variable
	.shared .align 4 .b8 _ZZ16nhs_spike_detectE14s_aromatic_pos[3072];
	// demoted variable
	.shared .align 4 .b8 _ZZ16nhs_spike_detectE14s_aromatic_idx[1024];
	ld.param.b64 	%rd6, [nhs_spike_detect_param_0];
	ld.param.b64 	%rd2, [nhs_spike_detect_param_1];
	ld.param.b64 	%rd3, [nhs_spike_detect_param_2];
	ld.param.b32 	%r20, [nhs_spike_detect_param_3];
	ld.param.b32 	%r21, [nhs_spike_detect_param_4];
	ld.param.b32 	%r22, [nhs_spike_detect_param_5];
	ld.param.b32 	%r23, [nhs_spike_detect_param_6];
	ld.param.b32 	%r24, [nhs_spike_detect_param_7];
	ld.param.b32 	%r25, [nhs_spike_detect_param_8];
	ld.param.b64 	%rd4, [nhs_spike_detect_param_9];
	ld.param.b64 	%rd5, [nhs_spike_detect_param_10];
	ld.param.b32 	%r26, [nhs_spike_detect_param_11];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r27, %ctaid.x;
	mov.u32 	%r28, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r2, %r27, %r28, %r1;
	setp.ge.s32 	%p1, %r2, %r20;
	shl.b32 	%r29, %r1, 2;
	mov.b32 	%r30, _ZZ16nhs_spike_detectE14s_aromatic_idx;
	add.s32 	%r3, %r30, %r29;
	mov.b32 	%r31, _ZZ16nhs_spike_detectE14s_aromatic_pos;
	mad.lo.s32 	%r4, %r1, 12, %r31;
	@%p1 bra 	$L__BB1_4;
	cvta.to.global.u64 	%rd7, %rd3;
	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.b32 	%r5, [%rd9];
	st.shared.b32 	[%r3], %r5;
	setp.lt.s32 	%p2, %r5, 0;
	setp.ge.s32 	%p3, %r5, %r21;
	or.pred 	%p4, %p2, %p3;
	@%p4 bra 	$L__BB1_3;
	mul.lo.s32 	%r34, %r5, 3;
	mul.wide.u32 	%rd10, %r34, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.global.nc.b32 	%r35, [%rd11];
	st.shared.b32 	[%r4], %r35;
	ld.global.nc.b32 	%r36, [%rd11+4];
	mov.b32 	%r37, _ZZ16nhs_spike_detectE14s_aromatic_pos;
	mad.lo.s32 	%r38, %r1, 12, %r37;
	st.shared.b32 	[%r38+4], %r36;
	ld.global.nc.b32 	%r39, [%rd11+8];
	st.shared.b32 	[%r38+8], %r39;
	bra.uni 	$L__BB1_4;
$L__BB1_3:
	st.shared.b32 	[%r4], 0;
	mov.b32 	%r32, _ZZ16nhs_spike_detectE14s_aromatic_pos;
	mad.lo.s32 	%r33, %r1, 12, %r32;
	st.shared.b32 	[%r33+4], 0;
	st.shared.b32 	[%r33+8], 0;
$L__BB1_4:
	setp.ge.s32 	%p5, %r2, %r20;
	bar.sync 	0;
	@%p5 bra 	$L__BB1_15;
	ld.shared.b32 	%r6, [%r3];
	setp.lt.s32 	%p6, %r6, 0;
	setp.ge.s32 	%p7, %r6, %r21;
	or.pred 	%p8, %p6, %p7;
	@%p8 bra 	$L__BB1_15;
	mul.lo.s32 	%r40, %r6, 3;
	mul.wide.u32 	%rd12, %r40, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.nc.b32 	%r41, [%rd13];
	cvta.to.global.u64 	%rd14, %rd2;
	add.s64 	%rd15, %rd14, %rd12;
	ld.global.nc.b32 	%r42, [%rd15];
	sub.ftz.f32 	%r43, %r41, %r42;
	ld.global.nc.b32 	%r44, [%rd13+4];
	ld.global.nc.b32 	%r45, [%rd15+4];
	sub.ftz.f32 	%r46, %r44, %r45;
	ld.global.nc.b32 	%r47, [%rd13+8];
	ld.global.nc.b32 	%r48, [%rd15+8];
	sub.ftz.f32 	%r49, %r47, %r48;
	mul.ftz.f32 	%r50, %r46, %r46;
	fma.rn.ftz.f32 	%r51, %r43, %r43, %r50;
	fma.rn.ftz.f32 	%r52, %r49, %r49, %r51;
	sqrt.approx.ftz.f32 	%r7, %r52;
	setp.le.ftz.f32 	%p9, %r7, %r23;
	@%p9 bra 	$L__BB1_15;
	ld.shared.b32 	%r8, [%r4];
	mov.b32 	%r54, _ZZ16nhs_spike_detectE14s_aromatic_pos;
	mad.lo.s32 	%r55, %r1, 12, %r54;
	ld.shared.b32 	%r9, [%r55+4];
	ld.shared.b32 	%r10, [%r55+8];
	setp.lt.s32 	%p10, %r21, 1;
	mov.b32 	%r90, 0;
	@%p10 bra 	$L__BB1_12;
	mul.ftz.f32 	%r11, %r24, %r24;
	mov.b32 	%r87, 0;
	mov.b32 	%r90, %r87;
$L__BB1_9:
	setp.eq.s32 	%p11, %r87, %r6;
	@%p11 bra 	$L__BB1_11;
	mul.lo.s32 	%r57, %r87, 3;
	mul.wide.u32 	%rd16, %r57, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.b32 	%r58, [%rd17];
	sub.ftz.f32 	%r59, %r58, %r8;
	ld.global.nc.b32 	%r60, [%rd17+4];
	sub.ftz.f32 	%r61, %r60, %r9;
	ld.global.nc.b32 	%r62, [%rd17+8];
	sub.ftz.f32 	%r63, %r62, %r10;
	mul.ftz.f32 	%r64, %r61, %r61;
	fma.rn.ftz.f32 	%r65, %r59, %r59, %r64;
	fma.rn.ftz.f32 	%r66, %r63, %r63, %r65;
	setp.lt.ftz.f32 	%p12, %r66, %r11;
	selp.b32 	%r67, 1, 0, %p12;
	add.s32 	%r90, %r90, %r67;
	setp.ge.s32 	%p13, %r90, %r25;
	@%p13 bra 	$L__BB1_12;
$L__BB1_11:
	add.s32 	%r87, %r87, 1;
	setp.ne.s32 	%p14, %r87, %r21;
	@%p14 bra 	$L__BB1_9;
$L__BB1_12:
	setp.le.s32 	%p15, %r25, %r90;
	@%p15 bra 	$L__BB1_15;
	sub.s32 	%r68, %r25, %r90;
	cvt.rn.f32.s32 	%r69, %r68;
	cvt.rn.f32.s32 	%r70, %r25;
	div.approx.ftz.f32 	%r71, %r69, %r70;
	mul.ftz.f32 	%r18, %r7, %r71;
	cvta.to.global.u64 	%rd18, %rd5;
	atom.global.add.u32 	%r19, [%rd18], 1;
	setp.ge.s32 	%p16, %r19, %r26;
	@%p16 bra 	$L__BB1_15;
	cvta.to.global.u64 	%rd19, %rd4;
	mul.wide.s32 	%rd20, %r19, 60;
	add.s64 	%rd21, %rd19, %rd20;
	shr.u32 	%r72, %r22, 24;
	st.global.b8 	[%rd21+3], %r72;
	shr.u32 	%r73, %r22, 16;
	st.global.b8 	[%rd21+2], %r73;
	shr.u32 	%r74, %r22, 8;
	st.global.b8 	[%rd21+1], %r74;
	st.global.b8 	[%rd21], %r22;
	st.global.b8 	[%rd21+7], 0;
	st.global.b8 	[%rd21+6], 0;
	st.global.b8 	[%rd21+5], 0;
	st.global.b8 	[%rd21+4], 0;
	shr.u32 	%r75, %r8, 24;
	st.global.b8 	[%rd21+11], %r75;
	shr.u32 	%r76, %r8, 16;
	st.global.b8 	[%rd21+10], %r76;
	shr.u32 	%r77, %r8, 8;
	st.global.b8 	[%rd21+9], %r77;
	st.global.b8 	[%rd21+8], %r8;
	shr.u32 	%r78, %r9, 24;
	st.global.b8 	[%rd21+15], %r78;
	shr.u32 	%r79, %r9, 16;
	st.global.b8 	[%rd21+14], %r79;
	shr.u32 	%r80, %r9, 8;
	st.global.b8 	[%rd21+13], %r80;
	st.global.b8 	[%rd21+12], %r9;
	shr.u32 	%r81, %r10, 24;
	st.global.b8 	[%rd21+19], %r81;
	shr.u32 	%r82, %r10, 16;
	st.global.b8 	[%rd21+18], %r82;
	shr.u32 	%r83, %r10, 8;
	st.global.b8 	[%rd21+17], %r83;
	st.global.b8 	[%rd21+16], %r10;
	shr.u32 	%r84, %r18, 24;
	st.global.b8 	[%rd21+23], %r84;
	shr.u32 	%r85, %r18, 16;
	st.global.b8 	[%rd21+22], %r85;
	shr.u32 	%r86, %r18, 8;
	st.global.b8 	[%rd21+21], %r86;
	st.global.b8 	[%rd21+20], %r18;
	st.global.b8 	[%rd21+27], 0;
	st.global.b8 	[%rd21+26], 0;
	st.global.b8 	[%rd21+25], 0;
	st.global.b8 	[%rd21+24], 0;
	st.global.b8 	[%rd21+31], 0;
	st.global.b8 	[%rd21+30], 0;
	st.global.b8 	[%rd21+29], 0;
	st.global.b8 	[%rd21+28], 0;
	st.global.b8 	[%rd21+35], 0;
	st.global.b8 	[%rd21+34], 0;
	st.global.b8 	[%rd21+33], 0;
	st.global.b8 	[%rd21+32], 0;
	st.global.b8 	[%rd21+39], 0;
	st.global.b8 	[%rd21+38], 0;
	st.global.b8 	[%rd21+37], 0;
	st.global.b8 	[%rd21+36], 0;
	st.global.b8 	[%rd21+43], 0;
	st.global.b8 	[%rd21+42], 0;
	st.global.b8 	[%rd21+41], 0;
	st.global.b8 	[%rd21+40], 0;
	st.global.b8 	[%rd21+47], 0;
	st.global.b8 	[%rd21+46], 0;
	st.global.b8 	[%rd21+45], 0;
	st.global.b8 	[%rd21+44], 0;
	st.global.b8 	[%rd21+51], 0;
	st.global.b8 	[%rd21+50], 0;
	st.global.b8 	[%rd21+49], 0;
	st.global.b8 	[%rd21+48], 0;
	st.global.b8 	[%rd21+55], 0;
	st.global.b8 	[%rd21+54], 0;
	st.global.b8 	[%rd21+53], 0;
	st.global.b8 	[%rd21+52], 0;
	st.global.b8 	[%rd21+59], 0;
	st.global.b8 	[%rd21+58], 0;
	st.global.b8 	[%rd21+57], 0;
	st.global.b8 	[%rd21+56], 0;
$L__BB1_15:
	ret;

}
	// .globl	nhs_spike_detect_batch
.visible .entry nhs_spike_detect_batch(
	.param .u64 .ptr .align 1 nhs_spike_detect_batch_param_0,
	.param .u64 .ptr .align 1 nhs_spike_detect_batch_param_1,
	.param .u64 .ptr .align 1 nhs_spike_detect_batch_param_2,
	.param .u32 nhs_spike_detect_batch_param_3,
	.param .u32 nhs_spike_detect_batch_param_4,
	.param .u32 nhs_spike_detect_batch_param_5,
	.param .u32 nhs_spike_detect_batch_param_6,
	.param .f32 nhs_spike_detect_batch_param_7,
	.param .f32 nhs_spike_detect_batch_param_8,
	.param .u32 nhs_spike_detect_batch_param_9,
	.param .u64 .ptr .align 1 nhs_spike_detect_batch_param_10,
	.param .u64 .ptr .align 1 nhs_spike_detect_batch_param_11,
	.param .u32 nhs_spike_detect_batch_param_12
)
.maxntid 256
.minnctapersm 4
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<77>;
	.reg .b64 	%rd<23>;

	ld.param.b64 	%rd2, [nhs_spike_detect_batch_param_0];
	ld.param.b64 	%rd3, [nhs_spike_detect_batch_param_1];
	ld.param.b64 	%rd4, [nhs_spike_detect_batch_param_2];
	ld.param.b32 	%r24, [nhs_spike_detect_batch_param_3];
	ld.param.b32 	%r17, [nhs_spike_detect_batch_param_4];
	ld.param.b32 	%r18, [nhs_spike_detect_batch_param_5];
	ld.param.b32 	%r19, [nhs_spike_detect_batch_param_6];
	ld.param.b32 	%r20, [nhs_spike_detect_batch_param_7];
	ld.param.b32 	%r21, [nhs_spike_detect_batch_param_8];
	ld.param.b32 	%r22, [nhs_spike_detect_batch_param_9];
	ld.param.b64 	%rd5, [nhs_spike_detect_batch_param_10];
	ld.param.b64 	%rd6, [nhs_spike_detect_batch_param_11];
	ld.param.b32 	%r23, [nhs_spike_detect_batch_param_12];
	mov.u32 	%r25, %ctaid.x;
	mov.u32 	%r26, %ntid.x;
	mov.u32 	%r27, %tid.x;
	mad.lo.s32 	%r1, %r25, %r26, %r27;
	mov.u32 	%r2, %ctaid.y;
	setp.ge.s32 	%p1, %r1, %r24;
	@%p1 bra 	$L__BB2_11;
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.b32 	%r3, [%rd9];
	setp.lt.s32 	%p2, %r3, 0;
	setp.ge.s32 	%p3, %r3, %r17;
	or.pred 	%p4, %p2, %p3;
	@%p4 bra 	$L__BB2_11;
	mul.lo.s32 	%r28, %r2, %r17;
	mul.lo.s32 	%r29, %r28, 3;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.s32 	%rd11, %r29, 4;
	add.s64 	%rd1, %rd10, %rd11;
	cvta.to.global.u64 	%rd12, %rd3;
	add.s64 	%rd13, %rd12, %rd11;
	mul.lo.s32 	%r30, %r3, 3;
	mul.wide.u32 	%rd14, %r30, 4;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.nc.b32 	%r4, [%rd15];
	add.s64 	%rd16, %rd13, %rd14;
	ld.global.nc.b32 	%r31, [%rd16];
	sub.ftz.f32 	%r32, %r4, %r31;
	ld.global.nc.b32 	%r5, [%rd15+4];
	ld.global.nc.b32 	%r33, [%rd16+4];
	sub.ftz.f32 	%r34, %r5, %r33;
	ld.global.nc.b32 	%r6, [%rd15+8];
	ld.global.nc.b32 	%r35, [%rd16+8];
	sub.ftz.f32 	%r36, %r6, %r35;
	mul.ftz.f32 	%r37, %r34, %r34;
	fma.rn.ftz.f32 	%r38, %r32, %r32, %r37;
	fma.rn.ftz.f32 	%r39, %r36, %r36, %r38;
	sqrt.approx.ftz.f32 	%r7, %r39;
	setp.le.ftz.f32 	%p5, %r7, %r20;
	@%p5 bra 	$L__BB2_11;
	setp.lt.s32 	%p6, %r17, 1;
	mov.b32 	%r76, 0;
	@%p6 bra 	$L__BB2_8;
	mul.ftz.f32 	%r8, %r21, %r21;
	mov.b32 	%r73, 0;
	mov.b32 	%r76, %r73;
$L__BB2_5:
	setp.eq.s32 	%p7, %r73, %r3;
	@%p7 bra 	$L__BB2_7;
	mul.lo.s32 	%r42, %r73, 3;
	mul.wide.u32 	%rd17, %r42, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.b32 	%r43, [%rd18];
	sub.ftz.f32 	%r44, %r43, %r4;
	ld.global.nc.b32 	%r45, [%rd18+4];
	sub.ftz.f32 	%r46, %r45, %r5;
	ld.global.nc.b32 	%r47, [%rd18+8];
	sub.ftz.f32 	%r48, %r47, %r6;
	mul.ftz.f32 	%r49, %r46, %r46;
	fma.rn.ftz.f32 	%r50, %r44, %r44, %r49;
	fma.rn.ftz.f32 	%r51, %r48, %r48, %r50;
	setp.lt.ftz.f32 	%p8, %r51, %r8;
	selp.b32 	%r52, 1, 0, %p8;
	add.s32 	%r76, %r76, %r52;
	setp.ge.s32 	%p9, %r76, %r22;
	@%p9 bra 	$L__BB2_8;
$L__BB2_7:
	add.s32 	%r73, %r73, 1;
	setp.ne.s32 	%p10, %r73, %r17;
	@%p10 bra 	$L__BB2_5;
$L__BB2_8:
	setp.le.s32 	%p11, %r22, %r76;
	@%p11 bra 	$L__BB2_11;
	sub.s32 	%r53, %r22, %r76;
	cvt.rn.f32.s32 	%r54, %r53;
	cvt.rn.f32.s32 	%r55, %r22;
	div.approx.ftz.f32 	%r56, %r54, %r55;
	mul.ftz.f32 	%r15, %r7, %r56;
	cvta.to.global.u64 	%rd19, %rd6;
	atom.global.add.u32 	%r16, [%rd19], 1;
	setp.ge.s32 	%p12, %r16, %r23;
	@%p12 bra 	$L__BB2_11;
	mad.lo.s32 	%r57, %r19, %r2, %r18;
	cvta.to.global.u64 	%rd20, %rd5;
	mul.wide.s32 	%rd21, %r16, 60;
	add.s64 	%rd22, %rd20, %rd21;
	shr.u32 	%r58, %r57, 24;
	st.global.b8 	[%rd22+3], %r58;
	shr.u32 	%r59, %r57, 16;
	st.global.b8 	[%rd22+2], %r59;
	shr.u32 	%r60, %r57, 8;
	st.global.b8 	[%rd22+1], %r60;
	st.global.b8 	[%rd22], %r57;
	st.global.b8 	[%rd22+7], 0;
	st.global.b8 	[%rd22+6], 0;
	st.global.b8 	[%rd22+5], 0;
	st.global.b8 	[%rd22+4], 0;
	shr.u32 	%r61, %r4, 24;
	st.global.b8 	[%rd22+11], %r61;
	shr.u32 	%r62, %r4, 16;
	st.global.b8 	[%rd22+10], %r62;
	shr.u32 	%r63, %r4, 8;
	st.global.b8 	[%rd22+9], %r63;
	st.global.b8 	[%rd22+8], %r4;
	shr.u32 	%r64, %r5, 24;
	st.global.b8 	[%rd22+15], %r64;
	shr.u32 	%r65, %r5, 16;
	st.global.b8 	[%rd22+14], %r65;
	shr.u32 	%r66, %r5, 8;
	st.global.b8 	[%rd22+13], %r66;
	st.global.b8 	[%rd22+12], %r5;
	shr.u32 	%r67, %r6, 24;
	st.global.b8 	[%rd22+19], %r67;
	shr.u32 	%r68, %r6, 16;
	st.global.b8 	[%rd22+18], %r68;
	shr.u32 	%r69, %r6, 8;
	st.global.b8 	[%rd22+17], %r69;
	st.global.b8 	[%rd22+16], %r6;
	shr.u32 	%r70, %r15, 24;
	st.global.b8 	[%rd22+23], %r70;
	shr.u32 	%r71, %r15, 16;
	st.global.b8 	[%rd22+22], %r71;
	shr.u32 	%r72, %r15, 8;
	st.global.b8 	[%rd22+21], %r72;
	st.global.b8 	[%rd22+20], %r15;
	st.global.b8 	[%rd22+27], 0;
	st.global.b8 	[%rd22+26], 0;
	st.global.b8 	[%rd22+25], 0;
	st.global.b8 	[%rd22+24], 0;
	st.global.b8 	[%rd22+31], 0;
	st.global.b8 	[%rd22+30], 0;
	st.global.b8 	[%rd22+29], 0;
	st.global.b8 	[%rd22+28], 0;
	st.global.b8 	[%rd22+35], 0;
	st.global.b8 	[%rd22+34], 0;
	st.global.b8 	[%rd22+33], 0;
	st.global.b8 	[%rd22+32], 0;
	st.global.b8 	[%rd22+39], 0;
	st.global.b8 	[%rd22+38], 0;
	st.global.b8 	[%rd22+37], 0;
	st.global.b8 	[%rd22+36], 0;
	st.global.b8 	[%rd22+43], 0;
	st.global.b8 	[%rd22+42], 0;
	st.global.b8 	[%rd22+41], 0;
	st.global.b8 	[%rd22+40], 0;
	st.global.b8 	[%rd22+47], 0;
	st.global.b8 	[%rd22+46], 0;
	st.global.b8 	[%rd22+45], 0;
	st.global.b8 	[%rd22+44], 0;
	st.global.b8 	[%rd22+51], 0;
	st.global.b8 	[%rd22+50], 0;
	st.global.b8 	[%rd22+49], 0;
	st.global.b8 	[%rd22+48], 0;
	st.global.b8 	[%rd22+55], 0;
	st.global.b8 	[%rd22+54], 0;
	st.global.b8 	[%rd22+53], 0;
	st.global.b8 	[%rd22+52], 0;
	st.global.b8 	[%rd22+59], 0;
	st.global.b8 	[%rd22+58], 0;
	st.global.b8 	[%rd22+57], 0;
	st.global.b8 	[%rd22+56], 0;
$L__BB2_11:
	ret;

}
	// .globl	nhs_spike_reset_counter
.visible .entry nhs_spike_reset_counter(
	.param .u64 .ptr .align 1 nhs_spike_reset_counter_param_0
)
{
	.reg .b64 	%rd<3>;

	ld.param.b64 	%rd1, [nhs_spike_reset_counter_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	st.global.b32 	[%rd2], 0;
	ret;

}
