Cadence Genus(TM) Synthesis Solution.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.11-s087_1, built Tue Aug 13 02:48:07 PDT 2019
Options: -abort_on_error -no_gui -batch -files scripts/synthesize.tcl -log genus_synth -overwrite 
Date:    Wed Aug 10 17:22:27 2022
Host:    cadence212 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (16cores*64cpus*2physical cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB) (264129324KB)
PID:     43417
OS:      Red Hat release 6.9

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (5 seconds elapsed).

#@ Processing -files option
@genus 1> source scripts/synthesize.tcl
#@ Begin verbose source scripts/synthesize.tcl
@file(synthesize.tcl) 6: set DESIGN mtm_riscv_chip
@file(synthesize.tcl) 7: set REPORT_DIR reports
@file(synthesize.tcl) 8: set RESULT_DIR results
@file(synthesize.tcl) 10: source scripts/flow_config.tcl
Sourcing './scripts/flow_config.tcl' (Wed Aug 10 17:22:32 CEST 2022)...
#@ Begin verbose source scripts/flow_config.tcl
@file(flow_config.tcl) 4: set_db design_process_node 40
  Setting attribute of root '/': 'design_process_node' = 40
@file(flow_config.tcl) 8: set_db syn_generic_effort medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(flow_config.tcl) 9: set_db syn_map_effort medium
  Setting attribute of root '/': 'syn_map_effort' = medium
@file(flow_config.tcl) 10: set_db syn_opt_effort medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(flow_config.tcl) 14: set_db information_level 6
  Setting attribute of root '/': 'information_level' = 6
@file(flow_config.tcl) 16: set_db remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(flow_config.tcl) 20: set_db max_cpus_per_server 8 ; # limiting to 8 CPU
  Setting attribute of root '/': 'max_cpus_per_server' = 8
@file(flow_config.tcl) 22: set_db enable_domain_name_check 0
  Setting attribute of root '/': 'enable_domain_name_check' = 0
@file(flow_config.tcl) 25: set_db hdl_use_cw_first false
  Setting attribute of root '/': 'hdl_use_cw_first' = false
@file(flow_config.tcl) 26: set_db wlec_set_cdn_synth_root true
  Setting attribute of root '/': 'wlec_set_cdn_synth_root' = true
@file(flow_config.tcl) 29: set_db use_power_ground_pin_from_lef true
  Setting attribute of root '/': 'use_power_ground_pin_from_lef' = true
@file(flow_config.tcl) 31: set_db hdl_track_filename_row_col                 true   ;#used for cross probing and datapath report. May be memory consuming
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(flow_config.tcl) 32: set_db verification_directory_naming_style        "./LEC"
  Setting attribute of root '/': 'verification_directory_naming_style' = ./LEC
@file(flow_config.tcl) 34: set_db lp_insert_clock_gating                     false   ; # disable clock gating insertion during synthesis
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
@file(flow_config.tcl) 36: set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(flow_config.tcl) 38: set_db auto_super_thread true
  Setting attribute of root '/': 'auto_super_thread' = true
@file(flow_config.tcl) 39: set_db / .max_cpus_per_server 8
  Setting attribute of root '/': 'max_cpus_per_server' = 8
#@ End verbose source scripts/flow_config.tcl
@file(synthesize.tcl) 13: read_mmmc "constraints/mmode.tcl"
Sourcing './constraints/mmode.tcl' (Wed Aug 10 17:22:32 CEST 2022)...
#@ Begin verbose source constraints/mmode.tcl
@file(mmode.tcl) 7: set memTimingLibDir /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM
@file(mmode.tcl) 8: set stdcellTimingLibDir /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a
@file(mmode.tcl) 9: set iocellTimingLibDir  /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a
@file(mmode.tcl) 24: create_library_set -name TC_stdcell_libs  -timing [ list $stdcellTimingLibDir/tcbn40lpbwptc.lib ]
@file(mmode.tcl) 25: create_library_set -name WC_stdcell_libs  -timing [ list $stdcellTimingLibDir/tcbn40lpbwpwc.lib ]
@file(mmode.tcl) 26: create_library_set -name BC_stdcell_libs  -timing [ list $stdcellTimingLibDir/tcbn40lpbwpbc.lib ]
@file(mmode.tcl) 27: create_library_set -name LT_stdcell_libs  -timing [ list $stdcellTimingLibDir/tcbn40lpbwplt.lib ]
@file(mmode.tcl) 28: create_library_set -name WCL_stdcell_libs -timing [ list $stdcellTimingLibDir/tcbn40lpbwpwcl.lib ]
@file(mmode.tcl) 29: create_library_set -name ML_stdcell_libs  -timing [ list $stdcellTimingLibDir/tcbn40lpbwpml.lib ]
@file(mmode.tcl) 30: create_library_set -name WCZ_stdcell_libs -timing [ list $stdcellTimingLibDir/tcbn40lpbwpwcz.lib ]
@file(mmode.tcl) 32: create_library_set -name TC_mem_libs  -timing [ list $memTimingLibDir/ts1n40lpb4096x32m4m_250a_tt1p1v25c.lib ]
@file(mmode.tcl) 33: create_library_set -name WC_mem_libs  -timing [ list $memTimingLibDir/ts1n40lpb4096x32m4m_250a_ss0p99v125c.lib ]
@file(mmode.tcl) 34: create_library_set -name BC_mem_libs  -timing [ list $memTimingLibDir/ts1n40lpb4096x32m4m_250a_ff1p21v0c.lib ]
@file(mmode.tcl) 35: create_library_set -name LT_mem_libs  -timing [ list $memTimingLibDir/ts1n40lpb4096x32m4m_250a_ff1p21vm40c.lib ]
@file(mmode.tcl) 36: create_library_set -name WCL_mem_libs -timing [ list $memTimingLibDir/ts1n40lpb4096x32m4m_250a_ss0p99vm40c.lib ]
@file(mmode.tcl) 37: create_library_set -name ML_mem_libs  -timing [ list $memTimingLibDir/ts1n40lpb4096x32m4m_250a_ff1p21v125c.lib ]
@file(mmode.tcl) 38: create_library_set -name WCZ_mem_libs -timing [ list $memTimingLibDir/ts1n40lpb4096x32m4m_250a_ss0p99v0c.lib ]
@file(mmode.tcl) 40: create_library_set -name TC_iocell_libs  -timing [ list $iocellTimingLibDir/tpfn40lpgv2od3tc1.lib ]
@file(mmode.tcl) 41: create_library_set -name WC_iocell_libs  -timing [ list $iocellTimingLibDir/tpfn40lpgv2od3wc1.lib ]
@file(mmode.tcl) 42: create_library_set -name BC_iocell_libs  -timing [ list $iocellTimingLibDir/tpfn40lpgv2od3bc1.lib ]
@file(mmode.tcl) 43: create_library_set -name LT_iocell_libs  -timing [ list $iocellTimingLibDir/tpfn40lpgv2od3lt1.lib ]
@file(mmode.tcl) 44: create_library_set -name WCL_iocell_libs -timing [ list $iocellTimingLibDir/tpfn40lpgv2od3wcl1.lib ]
@file(mmode.tcl) 45: create_library_set -name ML_iocell_libs  -timing [ list $iocellTimingLibDir/tpfn40lpgv2od3ml1.lib ]
@file(mmode.tcl) 46: create_library_set -name WCZ_iocell_libs -timing [ list $iocellTimingLibDir/tpfn40lpgv2od3wcz1.lib ]
@file(mmode.tcl) 49: create_opcond -name TC_op_cond  -process 1 -voltage 0.99 -temperature 25
@file(mmode.tcl) 50: create_opcond -name WC_op_cond  -process 1 -voltage 0.99 -temperature 125
@file(mmode.tcl) 51: create_opcond -name BC_op_cond  -process 1 -voltage 1.21 -temperature 0
@file(mmode.tcl) 52: create_opcond -name LT_op_cond  -process 1 -voltage 1.21 -temperature -40
@file(mmode.tcl) 53: create_opcond -name WCL_op_cond -process 1 -voltage 0.99 -temperature -40
@file(mmode.tcl) 54: create_opcond -name ML_op_cond  -process 1 -voltage 1.21 -temperature 125
@file(mmode.tcl) 55: create_opcond -name WCZ_op_cond -process 1 -voltage 0.99 -temperature 0
@file(mmode.tcl) 57: create_timing_condition -name TC_tc  -opcond TC_op_cond  -library_sets "TC_stdcell_libs  TC_mem_libs  TC_iocell_libs"
@file(mmode.tcl) 58: create_timing_condition -name WC_tc  -opcond WC_op_cond  -library_sets "WC_stdcell_libs  WC_mem_libs  WC_iocell_libs"
@file(mmode.tcl) 59: create_timing_condition -name BC_tc  -opcond BC_op_cond  -library_sets "BC_stdcell_libs  BC_mem_libs  BC_iocell_libs"
@file(mmode.tcl) 60: create_timing_condition -name LT_tc  -opcond LT_op_cond  -library_sets "LT_stdcell_libs  LT_mem_libs  LT_iocell_libs"
@file(mmode.tcl) 61: create_timing_condition -name WCL_tc -opcond WCL_op_cond -library_sets "WCL_stdcell_libs WCL_mem_libs WCL_iocell_libs"
@file(mmode.tcl) 62: create_timing_condition -name ML_tc  -opcond ML_op_cond  -library_sets "ML_stdcell_libs  ML_mem_libs  ML_iocell_libs"
@file(mmode.tcl) 63: create_timing_condition -name WCZ_tc -opcond WCZ_op_cond -library_sets "WCZ_stdcell_libs WCZ_mem_libs WCZ_iocell_libs"
@file(mmode.tcl) 66: set qrcTechDir /cad/dk/PDK_CRN45GS_DGO_11_25/digital/QRC/8m_5x2z_alrdl
@file(mmode.tcl) 69: create_rc_corner -name RCcorner_typical -qrc_tech $qrcTechDir/typical/qrcTechFile
@file(mmode.tcl) 70: create_rc_corner -name RCcorner_cworst  -qrc_tech $qrcTechDir/cworst/qrcTechFile
@file(mmode.tcl) 71: create_rc_corner -name RCcorner_cbest   -qrc_tech $qrcTechDir/cbest/qrcTechFile
@file(mmode.tcl) 72: create_rc_corner -name RCcorner_rcworst -qrc_tech $qrcTechDir/rcworst/qrcTechFile
@file(mmode.tcl) 73: create_rc_corner -name RCcorner_rcbest  -qrc_tech $qrcTechDir/rcbest/qrcTechFile
@file(mmode.tcl) 80: create_delay_corner -name TC_dc  -timing_condition TC_tc  -rc_corner RCcorner_typical
@file(mmode.tcl) 81: create_delay_corner -name WC_dc  -timing_condition WC_tc  -rc_corner RCcorner_cworst
@file(mmode.tcl) 82: create_delay_corner -name BC_dc  -timing_condition BC_tc  -rc_corner RCcorner_cbest
@file(mmode.tcl) 83: create_delay_corner -name LT_dc  -timing_condition LT_tc  -rc_corner RCcorner_cbest
@file(mmode.tcl) 84: create_delay_corner -name WCL_dc -timing_condition WCL_tc -rc_corner RCcorner_cworst
@file(mmode.tcl) 85: create_delay_corner -name ML_dc  -timing_condition ML_tc  -rc_corner RCcorner_cbest
@file(mmode.tcl) 86: create_delay_corner -name WCZ_dc -timing_condition WCZ_tc -rc_corner RCcorner_cworst
@file(mmode.tcl) 90: create_constraint_mode -name standard_cm -sdc_files [ list ./constraints/design.sdc ]
            Reading file '/home/student/npluta/PPCU_VLSI_projekt/mtm_ppcu_vlsi_riscv/asic/synth/constraints/design.sdc'
@file(mmode.tcl) 93: create_analysis_view -name TC_av  -delay_corner TC_dc  -constraint_mode standard_cm
@file(mmode.tcl) 94: create_analysis_view -name WC_av  -delay_corner WC_dc  -constraint_mode standard_cm
@file(mmode.tcl) 95: create_analysis_view -name BC_av  -delay_corner BC_dc  -constraint_mode standard_cm
@file(mmode.tcl) 96: create_analysis_view -name LT_av  -delay_corner LT_dc  -constraint_mode standard_cm
@file(mmode.tcl) 97: create_analysis_view -name WCL_av -delay_corner WCL_dc -constraint_mode standard_cm
@file(mmode.tcl) 98: create_analysis_view -name ML_av  -delay_corner ML_dc  -constraint_mode standard_cm
@file(mmode.tcl) 99: create_analysis_view -name WCZ_av -delay_corner WCZ_dc -constraint_mode standard_cm
@file(mmode.tcl) 102: set_analysis_view \
  -setup [ list WC_av WCL_av WCZ_av ] \
  -hold  [ list BC_av LT_av ML_av ] \
  -leakage ML_av \
  -dynamic LT_av

Threads Configured:8
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwpwc.lib, Line 69)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ss0p99v125c.lib, Line 49)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'map_only' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ss0p99v125c.lib, Line 134)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 70)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 1650)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 1084)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 1367)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 1651)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 1368)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 1085)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 801)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 802)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 1933)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 1934)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 2216)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 2217)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 2499)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 2500)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib, Line 2782)

  Message Summary for Library all 3 libraries:
  ********************************************
  Could not find an attribute in the library. [LBR-436]: 1218
  Missing a function attribute in the output pin definition. [LBR-518]: 15
  An unsupported construct was detected in this library. [LBR-40]: 253
  ********************************************
 
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwpwc.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ss0p99v125c.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wc1.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tcbn40lpbwpwc' and 'tpfn40lpgv2od3wc1'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.990000, 125.000000) in library 'tcbn40lpbwpwc.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.990000, 125.000000) in library 'ts1n40lpb4096x32m4m_250a_ss0p99v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 2.250000, 125.000000) in library 'tpfn40lpgv2od3wc1.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[0]' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[1]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[2]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[3]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[4]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[5]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[6]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[7]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[8]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[9]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[10]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[11]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[12]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[13]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[14]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[15]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[16]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[17]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[18]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[19]' has no function.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:WC_tc'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1BWP'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4BWP'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0BWP'.
  Libraries have 454 usable logic and 280 usable sequential lib-cells.
#@ End verbose source constraints/mmode.tcl
@file(synthesize.tcl) 16: set_db init_power_nets  {VDD VDDPST}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_power_nets' = VDD VDDPST
@file(synthesize.tcl) 17: set_db init_ground_nets {VSS}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_ground_nets' = VSS
@file(synthesize.tcl) 20: read_physical -lefs {
    /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Back_End/lef/tcbn40lpbwp_120c/lef/HVH_0d5_0/tcbn40lpbwp_8lm5X2ZRDL.lef
    /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Back_End/lef/tpfn40lpgv2od3_120a/mt_2/8lm/lef/tpfn40lpgv2od3_8lm.lef
    /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Back_End/lef/tpfn40lpgv2od3_120a/mt_2/8lm/lef/antenna_8lm.lef
    /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Back_End/lef/tpbn45v_ds_150a/wb/8m/8M_5X2Z/lef/tpbn45v_ds_8lm.lef
    /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/LEF/ts1n40lpb4096x32m4m_250a_4m.lef
}
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PCLAMP1ANA' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PCLAMP2ANA' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB02DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB02SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB04DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB04SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB08SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB12SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB16SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDB24SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD02DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD02SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD04DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD04SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD08SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD12SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD16SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDD24SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDDDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDDSDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDDW02DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDDW04DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDDW08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDDW12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDDW16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDDW24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDDWDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDIDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDISDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDO02CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDO04CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDO08CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDO12CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDO16CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDO24CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDT02DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDT04DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDT08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDT12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDT16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDT24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU02DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU02SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU04DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU04SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU08SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU12SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU16SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDU24SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDUDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDUSDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDUW02DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDUW04DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDUW08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDUW12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDUW16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDUW24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDUWDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDXO01DG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDXO02DG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDXO03DG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDXOE1DG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDXOE2DG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PDXOE3DG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRB08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRB08SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRB12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRB12SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRB16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRB16SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRB24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRB24SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRD08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRD08SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRD12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRD12SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRD16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRD16SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRD24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRD24SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRDW08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRDW12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRDW16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRDW24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRO08CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRO12CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRO16CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRO24CDG' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRT08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRT12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRT16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRT24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRU08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRU08SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRU12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRU12SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRU16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRU16SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRU24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRU24SDGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRUW08DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRUW12DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRUW16DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PRUW24DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PVDD1ANA' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PVDD2ANA' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PVDD2DGZ' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PVDD2POC' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PVSS1ANA' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PVSS2ANA' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'PVSS2DGZ' defined before, overlapping information will be overwritten.
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PAD60G_DS' has non-zero origin (0, 339800).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PAD60N_DS' has non-zero origin (0, 147800).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PAD70G_DS' has non-zero origin (0, 351800).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'PAD70N_DS' has non-zero origin (0, 147800).

  According to lef_library, there are total 9 routing layers [ V(4) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.07, 2) of 'WIDTH' for layers 'M1' and 'AP' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 5) of 'PITCH' for layers 'M5' and 'AP' is too large.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.07, 2) of 'MINSPACING' for layers 'M6' and 'AP' is too large.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDD' of library cell 'PVDD1DGZ' is marked as POWER in LEF file.
        : Overriding lib value with LEF value. To use .lib as golden do: '::legacy::set_attribute use_power_ground_pin_from_lef false'.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS1DGZ' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS3DGZ' is marked as GROUND in LEF file.
@file(synthesize.tcl) 28: set_db init_hdl_search_path {
    ../../deps/ibex/vendor/lowrisc_ip/dv/sv/dv_utils
    ../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl
}
  Setting attribute of root '/': 'init_hdl_search_path' = 
    ../../deps/ibex/vendor/lowrisc_ip/dv/sv/dv_utils
    ../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl

@file(synthesize.tcl) 33: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synthesize.tcl) 34: puts "-- HDL READ --------------------------------------------------------------------"
-- HDL READ --------------------------------------------------------------------
@file(synthesize.tcl) 35: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synthesize.tcl) 40: read_hdl -sv rtl/netlist.sv
            Reading Verilog file './rtl/netlist.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert_dummy_macros.svh'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv'
            Reading Verilog file '../../deps/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh'
@file(synthesize.tcl) 44: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synthesize.tcl) 45: puts "-- ELABORATION -----------------------------------------------------------------"
-- ELABORATION -----------------------------------------------------------------
@file(synthesize.tcl) 46: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synthesize.tcl) 47: elaborate $DESIGN
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mtm_riscv_chip' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_riscv_soc_wrapper' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_d_ex' in module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' in file './rtl/netlist.sv' on line 3170.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_q_ex' in module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' in file './rtl/netlist.sv' on line 3171.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'csr_pmp_addr' in module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' in file './rtl/netlist.sv' on line 3299.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'csr_pmp_cfg' in module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' in file './rtl/netlist.sv' on line 3300.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pmp_req_err' in module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' in file './rtl/netlist.sv' on line 3302.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'prim_clock_gating' from file './rtl/netlist.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'en_i' is not used in module 'prim_clock_gating' in file './rtl/netlist.sv' on line 18052.
        : In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'test_en_i' is not used in module 'prim_clock_gating' in file './rtl/netlist.sv' on line 18053.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' from file './rtl/netlist.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' in file './rtl/netlist.sv' on line 10226.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_prefetch_buffer_BranchPredictor0' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_fetch_fifo_NUM_REQS2' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_d' in module 'ibex_fetch_fifo_NUM_REQS2' in file './rtl/netlist.sv' on line 7682.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_q' in module 'ibex_fetch_fifo_NUM_REQS2' in file './rtl/netlist.sv' on line 7682.
Info    : Unused module input port. [CDFG-500]
        : Input port 'predicted_branch_i' is not used in module 'ibex_prefetch_buffer_BranchPredictor0' in file './rtl/netlist.sv' on line 11951.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_compressed_decoder' from file './rtl/netlist.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file './rtl/netlist.sv' on line 1852.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file './rtl/netlist.sv' on line 1949.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file './rtl/netlist.sv' on line 1931.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file './rtl/netlist.sv' on line 1893.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file './rtl/netlist.sv' on line 2015.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file './rtl/netlist.sv' on line 1849.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk_i' is not used in module 'ibex_compressed_decoder' in file './rtl/netlist.sv' on line 1824.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_ni' is not used in module 'ibex_compressed_decoder' in file './rtl/netlist.sv' on line 1825.
Info    : Unused module input port. [CDFG-500]
        : Input port 'valid_i' is not used in module 'ibex_compressed_decoder' in file './rtl/netlist.sv' on line 1826.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dummy_instr_en_i' is not used in module 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' in file './rtl/netlist.sv' on line 10144.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dummy_instr_mask_i' is not used in module 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' in file './rtl/netlist.sv' on line 10145.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dummy_instr_seed_en_i' is not used in module 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' in file './rtl/netlist.sv' on line 10146.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dummy_instr_seed_i' is not used in module 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' in file './rtl/netlist.sv' on line 10147.
Info    : Unused module input port. [CDFG-500]
        : Input port 'icache_enable_i' is not used in module 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' in file './rtl/netlist.sv' on line 10148.
Info    : Unused module input port. [CDFG-500]
        : Input port 'icache_inval_i' is not used in module 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' in file './rtl/netlist.sv' on line 10149.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_d_ex_i' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9050.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_q_ex_o' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9051.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_q' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9228.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9274.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9381.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' from file './rtl/netlist.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' in file './rtl/netlist.sv' on line 6488.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' in file './rtl/netlist.sv' on line 6944.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_controller_WritebackStage0_BranchPredictor0' from file './rtl/netlist.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'instr_bp_taken_i' is not used in module 'ibex_controller_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 2143.
Info    : Unused module input port. [CDFG-500]
        : Input port 'branch_not_set_i' is not used in module 'ibex_controller_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 2176.
Info    : Unused module input port. [CDFG-500]
        : Input port 'irqs_i[irq_timer]' is not used in module 'ibex_controller_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 2182.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9738.
Info    : Unused module input port. [CDFG-500]
        : Input port 'lsu_req_done_i' is not used in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9091.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rf_waddr_wb_i' is not used in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9139.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rf_wdata_fwd_wb_i' is not used in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9140.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rf_write_wb_i' is not used in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9141.
Info    : Unused module input port. [CDFG-500]
        : Input port 'outstanding_load_wb_i' is not used in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9147.
Info    : Unused module input port. [CDFG-500]
        : Input port 'outstanding_store_wb_i' is not used in module 'ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0' in file './rtl/netlist.sv' on line 9148.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_ex_block_RV32M2_RV32B2_BranchTargetALU1' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_d_o' in module 'ibex_ex_block_RV32M2_RV32B2_BranchTargetALU1' in file './rtl/netlist.sv' on line 7483.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_q_i' in module 'ibex_ex_block_RV32M2_RV32B2_BranchTargetALU1' in file './rtl/netlist.sv' on line 7484.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'alu_imd_val_q' in module 'ibex_ex_block_RV32M2_RV32B2_BranchTargetALU1' in file './rtl/netlist.sv' on line 7504.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'alu_imd_val_d' in module 'ibex_ex_block_RV32M2_RV32B2_BranchTargetALU1' in file './rtl/netlist.sv' on line 7505.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'multdiv_imd_val_d' in module 'ibex_ex_block_RV32M2_RV32B2_BranchTargetALU1' in file './rtl/netlist.sv' on line 7507.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_alu_RV32B2' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_q_i' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 558.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_d_o' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 559.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bitcnt_partial' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 945.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'SHUFFLE_MASK_L' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1165.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'SHUFFLE_MASK_R' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1167.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FLIP_MASK_L' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1170.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FLIP_MASK_R' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1172.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'SHUFFLE_MASK_NOT' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1175.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bitcnt_partial_q' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1295.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'butterfly_mask_l' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1350.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'butterfly_mask_r' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1351.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'butterfly_mask_not' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1352.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'lrotc_stage' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1353.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'clmul_and_stage' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1500.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'clmul_xor_stage1' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1501.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'clmul_xor_stage2' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1502.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'clmul_xor_stage3' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1503.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'clmul_xor_stage4' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1504.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'unused_shift_result_ext' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 845.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'g_alu_rvb.gen_alu_rvb_full.bitcnt_partial_q[31]' in module 'ibex_alu_RV32B2' in file './rtl/netlist.sv' on line 1324.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_multdiv_fast_RV32M2' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_q_i' in module 'ibex_multdiv_fast_RV32M2' in file './rtl/netlist.sv' on line 11252.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'imd_val_d_o' in module 'ibex_multdiv_fast_RV32M2' in file './rtl/netlist.sv' on line 11253.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_multdiv_fast_RV32M2' in file './rtl/netlist.sv' on line 11502.
Info    : Unused module input port. [CDFG-500]
        : Input port 'mult_sel_i' is not used in module 'ibex_multdiv_fast_RV32M2' in file './rtl/netlist.sv' on line 11238.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_load_store_unit' from file './rtl/netlist.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 10808.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 10816.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 10828.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 10842.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 10805.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 10862.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 10911.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 10926.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 10965.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file './rtl/netlist.sv' on line 11004.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_wb_stage_WritebackStage0' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rf_wdata_wb_mux' in module 'ibex_wb_stage_WritebackStage0' in file './rtl/netlist.sv' on line 12379.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk_i' is not used in module 'ibex_wb_stage_WritebackStage0' in file './rtl/netlist.sv' on line 12339.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_ni' is not used in module 'ibex_wb_stage_WritebackStage0' in file './rtl/netlist.sv' on line 12340.
Info    : Unused module input port. [CDFG-500]
        : Input port 'instr_type_wb_i' is not used in module 'ibex_wb_stage_WritebackStage0' in file './rtl/netlist.sv' on line 12343.
Info    : Unused module input port. [CDFG-500]
        : Input port 'pc_id_i' is not used in module 'ibex_wb_stage_WritebackStage0' in file './rtl/netlist.sv' on line 12344.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_register_file_fpga_RV32E0_DataWidth32_DummyInstructions0' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'ibex_register_file_fpga_RV32E0_DataWidth32_DummyInstructions0' in file './rtl/netlist.sv' on line 12290.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_ni' is not used in module 'ibex_register_file_fpga_RV32E0_DataWidth32_DummyInstructions0' in file './rtl/netlist.sv' on line 12270.
Info    : Unused module input port. [CDFG-500]
        : Input port 'test_en_i' is not used in module 'ibex_register_file_fpga_RV32E0_DataWidth32_DummyInstructions0' in file './rtl/netlist.sv' on line 12272.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dummy_instr_id_i' is not used in module 'ibex_register_file_fpga_RV32E0_DataWidth32_DummyInstructions0' in file './rtl/netlist.sv' on line 12273.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'csr_pmp_cfg_o' in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4709.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'csr_pmp_addr_o' in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4710.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pmp_addr_rdata' in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4861.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pmp_cfg_rdata' in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4862.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mhpmcounter' in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4875.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mhpmevent' in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4879.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5355.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_csr_Width6_ShadowCopy0_ResetValue16' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_csr_Width32_ShadowCopy0_ResetValue0' from file './rtl/netlist.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_mepc_csr' of module 'ibex_csr_Width32_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5418.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_csr_Width18_ShadowCopy0_ResetValue0' from file './rtl/netlist.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_mie_csr' of module 'ibex_csr_Width18_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5436.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_mscratch_csr' of module 'ibex_csr_Width32_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5450.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_csr_Width6_ShadowCopy0_ResetValue0' from file './rtl/netlist.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_mcause_csr' of module 'ibex_csr_Width6_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5464.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_mtval_csr' of module 'ibex_csr_Width32_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5478.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_csr_Width32_ShadowCopy0_ResetValue1' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_csr_Width32_ShadowCopy0_ResetValue1073741827' from file './rtl/netlist.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_dcsr_csr' of module 'ibex_csr_Width32_ShadowCopy0_ResetValue1073741827' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5512.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_depc_csr' of module 'ibex_csr_Width32_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5526.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_dscratch0_csr' of module 'ibex_csr_Width32_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5540.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_dscratch1_csr' of module 'ibex_csr_Width32_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5554.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_csr_Width3_ShadowCopy0_ResetValue4' from file './rtl/netlist.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_mstack_csr' of module 'ibex_csr_Width3_ShadowCopy0_ResetValue4' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_mstack_epc_csr' of module 'ibex_csr_Width32_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5586.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rd_error_o' of instance 'u_mstack_cause_csr' of module 'ibex_csr_Width6_ShadowCopy0_ResetValue0' inside module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 5600.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ibex_counter_CounterWidth64' from file './rtl/netlist.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'instr_ret_compressed_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4750.
Info    : Unused module input port. [CDFG-500]
        : Input port 'iside_wait_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4751.
Info    : Unused module input port. [CDFG-500]
        : Input port 'jump_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4752.
Info    : Unused module input port. [CDFG-500]
        : Input port 'branch_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4753.
Info    : Unused module input port. [CDFG-500]
        : Input port 'branch_taken_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4754.
Info    : Unused module input port. [CDFG-500]
        : Input port 'mem_load_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4755.
Info    : Unused module input port. [CDFG-500]
        : Input port 'mem_store_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4756.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dside_wait_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4757.
Info    : Unused module input port. [CDFG-500]
        : Input port 'mul_wait_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4758.
Info    : Unused module input port. [CDFG-500]
        : Input port 'div_wait_i' is not used in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' in file './rtl/netlist.sv' on line 4760.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'unused_csr_pmp_addr' in module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' in file './rtl/netlist.sv' on line 4147.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'unused_csr_pmp_cfg' in module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' in file './rtl/netlist.sv' on line 4148.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'crash_dump_o[exception_addr]' of instance 'u_core' of module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' inside module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' in file './rtl/netlist.sv' on line 17679.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'crash_dump_o[last_data_addr]' of instance 'u_core' of module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' inside module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' in file './rtl/netlist.sv' on line 17679.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'crash_dump_o[next_pc]' of instance 'u_core' of module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' inside module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' in file './rtl/netlist.sv' on line 17679.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'crash_dump_o[current_pc]' of instance 'u_core' of module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' inside module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' in file './rtl/netlist.sv' on line 17679.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'alert_minor_o' of instance 'u_core' of module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' inside module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' in file './rtl/netlist.sv' on line 17679.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'alert_major_o' of instance 'u_core' of module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' inside module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' in file './rtl/netlist.sv' on line 17679.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'core_sleep_o' of instance 'u_core' of module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' inside module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' in file './rtl/netlist.sv' on line 17679.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'data_bus_arbiter' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instr_bus_arbiter' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'boot_mem' from file './rtl/netlist.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'data_bus_we' is not used in module 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave'.
        : The value of the inout port is not used within the design.
Info    : Unused module input port. [CDFG-500]
        : Input port 'data_bus_be' is not used in module 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'data_bus_wdata' is not used in module 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'instr_bus' is not used in module 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'code_ram_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ram' from file './rtl/netlist.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'code_ram_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'instr_bus' is not used in module 'code_ram_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'data_ram_data_bus_ibex_data_bus_slave' from file './rtl/netlist.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'data_ram_data_bus_ibex_data_bus_slave'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'gpio_offset_decoder' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'gpio_interrupt_detector' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'edge_detector' from file './rtl/netlist.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'data_bus_be' is not used in module 'gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'gpio_bus' is not used in module 'gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_offset_decoder' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'serial_clock_generator' from file './rtl/netlist.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'sck' of instance 'u_serial_clock_generator' of module 'serial_clock_generator' inside module 'spi_master' in file './rtl/netlist.sv' on line 16125.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'spi_master' in file './rtl/netlist.sv' on line 16158.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'spi_master' in file './rtl/netlist.sv' on line 16229.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'data_bus_be' is not used in module 'spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'spi_bus' is not used in module 'spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_offset_decoder' from file './rtl/netlist.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'falling_edge' of instance 'u_serial_clock_generator' of module 'serial_clock_generator' inside module 'uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master' in file './rtl/netlist.sv' on line 17357.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_transmitter' from file './rtl/netlist.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'uart_transmitter' in file './rtl/netlist.sv' on line 17201.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'uart_transmitter' in file './rtl/netlist.sv' on line 17268.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_receiver' from file './rtl/netlist.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'uart_receiver' in file './rtl/netlist.sv' on line 17027.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'uart_receiver' in file './rtl/netlist.sv' on line 17100.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'busy' of instance 'u_uart_receiver' of module 'uart_receiver' inside module 'uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master' in file './rtl/netlist.sv' on line 17378.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'data_bus_be' is not used in module 'uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'uart_bus' is not used in module 'uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timer_offset_decoder' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timer_core' from file './rtl/netlist.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'timer_bus' is not used in module 'timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'data_bus_be' is not used in module 'timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmc_offset_decoder' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmcc_code_ram_data_bus_ibex_data_bus_slave' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmcc_dpram' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'pmcc_dpram' in file './rtl/netlist.sv' on line 15464.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'pmcc_code_ram_data_bus_ibex_data_bus_slave'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmcc_pm_ctrl_soc_pm_ctrl_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmcc_instr_decoder' from file './rtl/netlist.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'pmcc_instr_decoder' in file './rtl/netlist.sv' on line 14960.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master' from file './rtl/netlist.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_ctrl' is not used in module 'pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmcc_loop_controller' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmcc_loop_lifo' from file './rtl/netlist.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'pmcc_loop_lifo' in file './rtl/netlist.sv' on line 15194.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmcc_wait_controller' from file './rtl/netlist.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_ctrl' is not used in module 'pmcc_pm_ctrl_soc_pm_ctrl_master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmc_ac_data_bus_ibex_data_bus_slave_pm_analog_config_soc_pm_analog_config_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmc_ac_offset_decoder' from file './rtl/netlist.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_analog_config' is not used in module 'pmc_ac_data_bus_ibex_data_bus_slave_pm_analog_config_soc_pm_analog_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'pmc_ac_data_bus_ibex_data_bus_slave_pm_analog_config_soc_pm_analog_config_master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'data_bus_be' is not used in module 'pmc_ac_data_bus_ibex_data_bus_slave_pm_analog_config_soc_pm_analog_config_master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pmc_dc_offset_decoder' from file './rtl/netlist.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'data_bus_be' is not used in module 'pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_digital_config' is not used in module 'pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_ctrl' is not used in module 'pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_data' is not used in module 'pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_analog_config' is not used in module 'pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_digital_config' is not used in module 'pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'instr_bus' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_bus' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'gpio_bus' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'spi_bus' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'timer_bus' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'uart_bus' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_ctrl' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_data' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_analog_config' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_digital_config' is not used in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'gpio_bus' is not used in module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'spi_bus' is not used in module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'uart_bus' is not used in module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_ctrl' is not used in module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_data' is not used in module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_analog_config' is not used in module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'pm_digital_config' is not used in module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pads_out' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pads_in' from file './rtl/netlist.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pads_pwr' from file './rtl/netlist.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'VDD2_2_' of module 'WC_tc_PVDD2DGZ' inside module 'pads_pwr' in file './rtl/netlist.sv' on line 18024.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'VDD2_1_' of module 'WC_tc_PVDD2DGZ' inside module 'pads_pwr' in file './rtl/netlist.sv' on line 18025.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'VDD2_0_' of module 'WC_tc_PVDD2DGZ' inside module 'pads_pwr' in file './rtl/netlist.sv' on line 18026.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'VDDPST' of instance 'VDD2POC' of module 'WC_tc_PVDD2POC' inside module 'pads_pwr' in file './rtl/netlist.sv' on line 18029.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'gpio_in' of instance 'u_mtm_riscv_soc_wrapper' of module 'mtm_riscv_soc_wrapper' in file './rtl/netlist.sv' on line 17882, column 47.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mtm_riscv_chip'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(synthesize.tcl) 48: timestat ELABORATE
===========================================
The RUNTIME after ELABORATE is 41.000000 secs
and the MEMORY_USAGE after ELABORATE is 1229.22 MB
===========================================
@file(synthesize.tcl) 57: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synthesize.tcl) 58: puts "-- INIT DESIGN -----------------------------------------------------------------"
-- INIT DESIGN -----------------------------------------------------------------
@file(synthesize.tcl) 59: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synthesize.tcl) 60: init_design -top $DESIGN

Threads Configured:8
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwpwcl.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ss0p99vm40c.lib, Line 49)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'map_only' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ss0p99vm40c.lib, Line 134)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 70)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 801)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 802)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 1084)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 1085)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 1367)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 1368)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 1650)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 1651)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 1933)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 1934)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 2216)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 2217)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 2499)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 2500)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib, Line 2782)

  Message Summary for Library all 3 libraries:
  ********************************************
  Could not find an attribute in the library. [LBR-436]: 1218
  Missing a function attribute in the output pin definition. [LBR-518]: 15
  An unsupported construct was detected in this library. [LBR-40]: 253
  ********************************************
 
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwpwcl.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ss0p99vm40c.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcl1.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tcbn40lpbwpwcl' and 'tpfn40lpgv2od3wcl1'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.990000, -40.000000) in library 'tcbn40lpbwpwcl.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.990000, -40.000000) in library 'ts1n40lpb4096x32m4m_250a_ss0p99vm40c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 2.250000, -40.000000) in library 'tpfn40lpgv2od3wcl1.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[0]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[1]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[2]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[3]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[4]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[5]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[6]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[7]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[8]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[9]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[10]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[11]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[12]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[13]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[14]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[15]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[16]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[17]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[18]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[19]' has no function.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4BWP'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0BWP'.
  Libraries have 454 usable logic and 280 usable sequential lib-cells.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDD' of library cell 'PVDD1DGZ' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS1DGZ' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS3DGZ' is marked as GROUND in LEF file.

Threads Configured:8
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwpwcz.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ss0p99v0c.lib, Line 49)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'map_only' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ss0p99v0c.lib, Line 134)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 70)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 801)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 802)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 1084)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 1085)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 1367)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 1368)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 1650)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 1651)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 1933)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 1934)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 2216)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 2217)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 2499)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 2500)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib, Line 2782)

  Message Summary for Library all 3 libraries:
  ********************************************
  Could not find an attribute in the library. [LBR-436]: 1218
  Missing a function attribute in the output pin definition. [LBR-518]: 15
  An unsupported construct was detected in this library. [LBR-40]: 253
  ********************************************
 
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwpwcz.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ss0p99v0c.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3wcz1.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tcbn40lpbwpwcz' and 'tpfn40lpgv2od3wcz1'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.990000, 0.000000) in library 'tcbn40lpbwpwcz.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.990000, 0.000000) in library 'ts1n40lpb4096x32m4m_250a_ss0p99v0c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 2.250000, 0.000000) in library 'tpfn40lpgv2od3wcz1.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[0]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[1]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[2]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[3]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[4]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[5]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[6]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[7]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[8]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[9]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[10]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[11]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[12]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[13]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[14]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[15]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[16]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[17]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[18]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[19]' has no function.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0BWP'.
  Libraries have 454 usable logic and 280 usable sequential lib-cells.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDD' of library cell 'PVDD1DGZ' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS1DGZ' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS3DGZ' is marked as GROUND in LEF file.

Threads Configured:8
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwpml.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ff1p21v125c.lib, Line 49)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'map_only' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ff1p21v125c.lib, Line 134)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 70)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 801)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 802)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 1084)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 1085)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 1367)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 1368)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 1650)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 1651)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 1933)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 1934)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 2216)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 2217)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 2499)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 2500)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib, Line 2782)

  Message Summary for Library all 3 libraries:
  ********************************************
  Could not find an attribute in the library. [LBR-436]: 1218
  Missing a function attribute in the output pin definition. [LBR-518]: 15
  An unsupported construct was detected in this library. [LBR-40]: 253
  ********************************************
 
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwpml.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ff1p21v125c.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3ml1.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tcbn40lpbwpml' and 'tpfn40lpgv2od3ml1'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.210000, 125.000000) in library 'tcbn40lpbwpml.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.210000, 125.000000) in library 'ts1n40lpb4096x32m4m_250a_ff1p21v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 2.750000, 125.000000) in library 'tpfn40lpgv2od3ml1.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[0]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[1]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[2]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[3]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[4]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[5]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[6]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[7]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[8]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[9]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[10]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[11]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[12]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[13]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[14]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[15]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[16]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[17]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[18]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[19]' has no function.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0BWP'.
  Libraries have 454 usable logic and 280 usable sequential lib-cells.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDD' of library cell 'PVDD1DGZ' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS1DGZ' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS3DGZ' is marked as GROUND in LEF file.

Threads Configured:8
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwplt.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ff1p21vm40c.lib, Line 49)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'map_only' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ff1p21vm40c.lib, Line 134)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 69)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 70)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 801)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 802)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 1084)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 1085)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 1367)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 1368)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 1650)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 1651)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 1933)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 1934)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 2216)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 2217)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 2499)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'bond_pads' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 2500)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'pad_drivers' encountered. Ignoring (File /cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib, Line 2782)

  Message Summary for Library all 3 libraries:
  ********************************************
  Could not find an attribute in the library. [LBR-436]: 1218
  Missing a function attribute in the output pin definition. [LBR-518]: 15
  An unsupported construct was detected in this library. [LBR-40]: 253
  ********************************************
 
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwplt.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/NLDM/ts1n40lpb4096x32m4m_250a_ff1p21vm40c.lib'
            Reading file '/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/timing_power_noise/NLDM/tpfn40lpgv2od3_120a/tpfn40lpgv2od3lt1.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tcbn40lpbwplt' and 'tpfn40lpgv2od3lt1'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.210000, -40.000000) in library 'tcbn40lpbwplt.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.210000, -40.000000) in library 'ts1n40lpb4096x32m4m_250a_ff1p21vm40c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 2.750000, -40.000000) in library 'tpfn40lpgv2od3lt1.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[0]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[1]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[2]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[3]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[4]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[5]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[6]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[7]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[8]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[9]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[10]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[11]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[12]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[13]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[14]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[15]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[16]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[17]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[18]' has no function.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'TS1N40LPB4096X32M4M/Q[19]' has no function.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
        Cell 'PRCUT' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PRCUT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX16BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPX32BWP' must have an output pin.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4BWP'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0BWP'.
  Libraries have 454 usable logic and 280 usable sequential lib-cells.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDD' of library cell 'PVDD1DGZ' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS1DGZ' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VSS' of library cell 'PVSS3DGZ' is marked as GROUND in LEF file.
Started checking and loading power intent for design mtm_riscv_chip...
======================================================================
No power intent for design 'mtm_riscv_chip'.
Completed checking and loading power intent for design mtm_riscv_chip (runtime 1.00s).
======================================================================================
#
# Reading SDC ./constraints/design.sdc for view:WC_av (constraint_mode:standard_cm)
#
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_cells"                - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_touch"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0.0
#
# Reading SDC ./constraints/design.sdc for view:WCL_av (constraint_mode:standard_cm)
#
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_cells"                - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_touch"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0.0
#
# Reading SDC ./constraints/design.sdc for view:WCZ_av (constraint_mode:standard_cm)
#
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_cells"                - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_touch"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0.0

  According to qrc_tech_file, there are total 9 routing layers [ V(4) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.063, 1.8) of 'WIDTH' for layers 'metal1' and 'metal9' is too large.

  According to qrc_tech_file, there are total 9 routing layers [ V(4) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.063, 1.8) of 'WIDTH' for layers 'metal1' and 'metal9' is too large.

  According to qrc_tech_file, there are total 9 routing layers [ V(4) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.063, 1.8) of 'WIDTH' for layers 'metal1' and 'metal9' is too large.

  According to qrc_tech_file, there are total 9 routing layers [ V(4) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.063, 1.8) of 'WIDTH' for layers 'metal1' and 'metal9' is too large.

  According to qrc_tech_file, there are total 9 routing layers [ V(4) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.063, 1.8) of 'WIDTH' for layers 'metal1' and 'metal9' is too large.

  According to qrc_tech_file, there are total 9 routing layers [ V(4) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.063, 1.8) of 'WIDTH' for layers 'metal1' and 'metal9' is too large.
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(synthesize.tcl) 87: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synthesize.tcl) 88: puts "-- CHECK TIMING CONSTRATINTS ---------------------------------------------------"
-- CHECK TIMING CONSTRATINTS ---------------------------------------------------
@file(synthesize.tcl) 89: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synthesize.tcl) 90: check_timing_intent -verbose > ${REPORT_DIR}/check_timing_intent.rpt
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_riscv_chip/WCZ_av'.
        : Worst paths will be shown in this view.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_riscv_chip/WCL_av'.
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_riscv_chip/WC_av'.
@file(synthesize.tcl) 120: check_design -unresolved  > ${REPORT_DIR}/check_design.rpt
  Checking the design.

  Done Checking the design.
@file(synthesize.tcl) 131: syn_generic $DESIGN
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'gpio_in' of instance 'u_mtm_riscv_soc_wrapper' of module 'mtm_riscv_soc_wrapper'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven input port.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 16 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/core_busy_q_reg', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/fetch_enable_q_reg', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/imd_val_q_reg[1][32]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/imd_val_q_reg[1][33]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_new_id_q_reg', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmc_ac/u_pmc_ac_offset_decoder/rvalid_reg', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmc_dc/u_pmc_dc_offset_decoder/rvalid_reg', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/data_bus_rvalid_reg', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[24]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[25]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[26]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[27]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[28]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[29]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[30]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[31]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 36828
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 333 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mcycle_counter_i/mux_counter_q_4561_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/minstret_counter_i/mux_counter_q_4561_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_5351_28', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mcountinhibit_q_5912_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_priv_lvl_q_5339_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_dcsr_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_depc_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_dscratch0_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_dscratch1_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mcause_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mepc_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mie_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mscratch_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mstack_cause_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mstack_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mstack_epc_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mstatus_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtval_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/mux_rdata_q_4612_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mux_div_by_zero_q_11313_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mux_div_counter_q_11313_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mux_gen_mult_fast.mult_state_q_11577_11', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mux_md_state_q_11313_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mux_op_numerator_q_11313_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mux_op_quotient_q_11313_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_ctrl_busy_o_2501_18', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_ctrl_busy_o_2537_70', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_ctrl_fsm_cs_2908_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_debug_mode_q_2908_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_enter_debug_mode_q_2908_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_exc_req_q_2908_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_illegal_insn_q_2908_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_load_err_q_2908_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_nmi_mode_q_2908_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_perf_jump_o_2501_18', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_perf_jump_o_2603_26', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_perf_tbranch_o_2501_18', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_perf_tbranch_o_2603_26', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/pc_id_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[4]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[5]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[6]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[7]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[8]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[9]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[10]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[11]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[12]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[13]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[14]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[15]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[16]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[17]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[18]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[19]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[20]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[21]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[22]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[23]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[24]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[25]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[26]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[27]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[28]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[29]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[30]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[31]/data_in_prv_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[4]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[5]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[6]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[7]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[8]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[9]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[10]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[11]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[12]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[13]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[14]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[15]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[16]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[17]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[18]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[19]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[20]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[21]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[22]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[23]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[24]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[25]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[26]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[27]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[28]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[29]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[30]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[31]/data_in_prv2_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[4]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[5]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[6]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[7]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[8]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[9]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[10]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[11]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[12]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[13]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[14]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[15]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[16]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[17]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[18]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[19]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[20]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[21]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[22]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[23]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[24]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[25]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[26]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[27]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[28]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[29]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[30]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[31]/data_in_prv3_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[5]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 21822
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 207 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[2]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[3]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[4]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[5]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[2]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[3]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[4]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[5]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[6]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/pc_id_o_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][4]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][5]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][6]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][7]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][8]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][9]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][10]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][11]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][12]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][13]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][14]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][15]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][16]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][17]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][18]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][19]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][20]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][21]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][22]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][23]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][24]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][25]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][26]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][27]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][28]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][29]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][30]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][31]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[4]/da
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 31 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/core_clock_gate_i', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_cpuctrl_we_5161_9', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[4]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[5]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[6]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[7]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[8]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[9]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[10]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[11]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[12]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[13]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[14]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[15]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[16]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[17]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[18]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[19]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[20]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[21]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[22]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[23]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[24]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[25]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[26]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[27]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[28]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[29]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[30]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[31]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 7715
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 78 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounter[mhpmcounter_idx]_5077_25', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_11', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_43', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_44', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_45', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_46', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_47', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_48', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_49', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_50', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_51', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_52', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_53', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_54', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_55', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_56', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_57', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_58', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_59', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_60', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_61', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_62', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_63', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_64', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_65', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_66', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_67', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_68', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_69', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_70', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_71', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_72', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/mux_mhpmcounterh_we_5252_73', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/alu_i/mux_imd_val_we_o_1635_15', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/alu_i/mux_imd_val_we_o_1650_15', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/alu_i/mux_imd_val_we_o_1667_17', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mux_11650_48', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/mux_mac_res_d_11538_26', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_csr_save_id_o_2730_31', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_csr_save_if_o_2658_13', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_debug_csr_save_o_2730_31', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 0.90
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.27
Via Resistance      : 23.66 ohm (from qrc_tech_file)
Site size           : 1.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
metal1          H         0.00        0.000282  
metal2          V         1.00        0.000273  
metal3          H         1.00        0.000275  
metal4          V         1.00        0.000274  
metal5          H         1.00        0.000274  
metal6          V         1.00        0.000265  
metal7          H         1.00        0.000421  
metal8          V         1.00        0.000426  
metal9          H         1.00        0.000342  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
metal1          H         0.00         6.038420  
metal2          V         1.00         5.119019  
metal3          H         1.00         5.119019  
metal4          V         1.00         5.119019  
metal5          H         1.00         5.119019  
metal6          V         1.00         5.119019  
metal7          H         1.00         0.090536  
metal8          V         1.00         0.090536  
metal9          H         1.00         0.015830  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.070000  
M2              V         1.00         0.070000  
M3              H         1.00         0.070000  
M4              V         1.00         0.070000  
M5              H         1.00         0.070000  
M6              V         1.00         0.070000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  
AP              H         1.00         2.000000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mtm_riscv_chip' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
Info    : Removed object. [TUI-58]
        : Removed mode 'mode:mtm_riscv_chip/WCL_av'.
Info    : Removed object. [TUI-58]
        : Removed mode 'mode:mtm_riscv_chip/WCZ_av'.
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition threshold '300000' for distributed generic optimization to kick in.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 8 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/controller_i/mux_pc_set_spec_o_2836_15', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/load_store_unit_i/mux_ctrl_update_11042_13', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc/u_pmcc_loop_controller/mux_lifo_readout_nxt_15103_21', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc/u_pmcc_loop_controller/mux_lifo_readout_nxt_15122_17', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_uart/u_uart_receiver/mux_edges_counter_nxt_17044_13', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_uart/u_uart_receiver/mux_edges_counter_nxt_17062_13', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_uart/u_uart_transmitter/mux_edges_counter_nxt_17218_13', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_uart/u_uart_transmitter/mux_edges_counter_nxt_17236_13'.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: mtm_riscv_chip, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 5460
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 256 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 5460
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 256 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 5460
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 256 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 21869
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1024 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191'
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 21869
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1024 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191'
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/ex_block_i/gen_multdiv_fast.multdiv_i/to_be_deleted', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc/u_pmcc_loop_controller/u_pmcc_loop_lifo/to_be_deleted', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc/u_pmcc_loop_controller/u_pmcc_loop_lifo/to_be_deleted451', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/add_15489_46', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/add_15490_45', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/to_be_deleted', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/to_be_deleted98644', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/to_be_deleted98645', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/to_be_deleted98646', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/to_be_deleted98647'.
Completed mux data reorder optimization (accepts: 8, rejects: 0, runtime: 18.339s)
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 0.90
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.27
Via Resistance      : 23.66 ohm (from qrc_tech_file)
Site size           : 1.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
metal1          H         0.00        0.000282  
metal2          V         1.00        0.000273  
metal3          H         1.00        0.000275  
metal4          V         1.00        0.000274  
metal5          H         1.00        0.000274  
metal6          V         1.00        0.000265  
metal7          H         1.00        0.000421  
metal8          V         1.00        0.000426  
metal9          H         1.00        0.000342  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
metal1          H         0.00         6.038420  
metal2          V         1.00         5.119019  
metal3          H         1.00         5.119019  
metal4          V         1.00         5.119019  
metal5          H         1.00         5.119019  
metal6          V         1.00         5.119019  
metal7          H         1.00         0.090536  
metal8          V         1.00         0.090536  
metal9          H         1.00         0.015830  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.070000  
M2              V         1.00         0.070000  
M3              H         1.00         0.070000  
M4              V         1.00         0.070000  
M5              H         1.00         0.070000  
M6              V         1.00         0.070000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  
AP              H         1.00         2.000000  

Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'g33' and 'g34' in 'ibex_multdiv_fast_RV32M2' have been merged.
        : This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[0]' and 'instr_rdata_id_o_reg[0]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[1]' and 'instr_rdata_id_o_reg[1]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[2]' and 'instr_rdata_id_o_reg[2]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[3]' and 'instr_rdata_id_o_reg[3]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[4]' and 'instr_rdata_id_o_reg[4]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[5]' and 'instr_rdata_id_o_reg[5]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[6]' and 'instr_rdata_id_o_reg[6]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[7]' and 'instr_rdata_id_o_reg[7]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[8]' and 'instr_rdata_id_o_reg[8]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[9]' and 'instr_rdata_id_o_reg[9]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[10]' and 'instr_rdata_id_o_reg[10]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[11]' and 'instr_rdata_id_o_reg[11]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[12]' and 'instr_rdata_id_o_reg[12]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[13]' and 'instr_rdata_id_o_reg[13]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[14]' and 'instr_rdata_id_o_reg[14]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[15]' and 'instr_rdata_id_o_reg[15]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[16]' and 'instr_rdata_id_o_reg[16]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[17]' and 'instr_rdata_id_o_reg[17]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[18]' and 'instr_rdata_id_o_reg[18]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[19]' and 'instr_rdata_id_o_reg[19]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[20]' and 'instr_rdata_id_o_reg[20]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[21]' and 'instr_rdata_id_o_reg[21]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[22]' and 'instr_rdata_id_o_reg[22]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[23]' and 'instr_rdata_id_o_reg[23]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[24]' and 'instr_rdata_id_o_reg[24]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[25]' and 'instr_rdata_id_o_reg[25]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[26]' and 'instr_rdata_id_o_reg[26]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[27]' and 'instr_rdata_id_o_reg[27]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[28]' and 'instr_rdata_id_o_reg[28]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[29]' and 'instr_rdata_id_o_reg[29]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[30]' and 'instr_rdata_id_o_reg[30]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_alu_id_o_reg[31]' and 'instr_rdata_id_o_reg[31]' in 'ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[0]' and 'instr_bus_rdata_reg[0]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[1]' and 'instr_bus_rdata_reg[1]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[2]' and 'instr_bus_rdata_reg[2]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[3]' and 'instr_bus_rdata_reg[3]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[4]' and 'instr_bus_rdata_reg[4]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[5]' and 'instr_bus_rdata_reg[5]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[6]' and 'instr_bus_rdata_reg[6]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[7]' and 'instr_bus_rdata_reg[7]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[8]' and 'instr_bus_rdata_reg[8]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[9]' and 'instr_bus_rdata_reg[9]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[10]' and 'instr_bus_rdata_reg[10]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[11]' and 'instr_bus_rdata_reg[11]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[12]' and 'instr_bus_rdata_reg[12]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[13]' and 'instr_bus_rdata_reg[13]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[14]' and 'instr_bus_rdata_reg[14]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[15]' and 'instr_bus_rdata_reg[15]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[16]' and 'instr_bus_rdata_reg[16]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[17]' and 'instr_bus_rdata_reg[17]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[18]' and 'instr_bus_rdata_reg[18]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[19]' and 'instr_bus_rdata_reg[19]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[20]' and 'instr_bus_rdata_reg[20]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[21]' and 'instr_bus_rdata_reg[21]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[22]' and 'instr_bus_rdata_reg[22]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[23]' and 'instr_bus_rdata_reg[23]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[24]' and 'instr_bus_rdata_reg[24]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[25]' and 'instr_bus_rdata_reg[25]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[26]' and 'instr_bus_rdata_reg[26]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[27]' and 'instr_bus_rdata_reg[27]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[28]' and 'instr_bus_rdata_reg[28]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[29]' and 'instr_bus_rdata_reg[29]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[30]' and 'instr_bus_rdata_reg[30]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'data_bus_rdata_reg[31]' and 'instr_bus_rdata_reg[31]' in 'boot_rom_data_bus_ibex_data_bus_slave_instr_bus_ibex_instr_bus_slave' have been merged.
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: mtm_riscv_chip, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.319s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: mtm_riscv_chip, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.398s)
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 5846
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 64 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[2]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[3]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[4]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[5]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[6]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[7]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[8]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[9]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[10]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[11]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[12]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[13]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[14]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[15]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[16]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[17]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[18]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[19]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[20]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[21]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[22]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[23]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[24]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[25]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[26]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[27]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[28]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[29]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[30]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[31]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[2]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[3]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[4]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[5]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[6]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[7]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[8]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[9]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[10]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[11]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[12]', 
'u_mtm_riscv_s
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'mtm_riscv_chip':
          sop(32) mux_reduce(2) output_trim(11) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mcycle_counter_i' in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' would be automatically ungrouped based on datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minstret_counter_i' in module 'ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ex_block_i' in module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'wb_stage_i' in module 'ibex_core_PMPEnable0_PMPGranularity0_PMPNumRegions4_MHPMCounterNum0_MHPMCounterWidth40_RV32E0_RV32M2_RV32B2_RegFile1_BranchTargetALU1_WritebackStage0_ICache0_ICacheECC0_BranchPredictor0_DbgTriggerEn0_SecureIbex0_DmHaltAddr0_DmExceptionAddr0' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_core' in module 'mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_boot_rom' in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_code_ram' in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_data_bus_arbiter' in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_gpio_interrupt_detector' in module 'gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_instr_bus_arbiter' in module 'peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_pmcc' in module 'pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_pmcc_code_ram' in module 'pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_spi_offset_decoder' in module 'spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_uart_offset_decoder' in module 'uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master' would be automatically ungrouped based on datapath connectivity.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_uart/u_serial_clock_generator/falling_edge_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_uart/u_serial_clock_generator/mux_falling_edge_nxt_17592_9'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mtm_riscv_chip'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35332'
      Timing increment_unsigned...
      Timing increment_unsigned_526...
      Timing increment_unsigned_530...
      Timing increment_unsigned_534...
      Timing increment_unsigned_538...
      Timing increment_unsigned_542...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35332'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35322'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35322'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_shift_amt_799_9' in design 'CDN_DP_region_35308'.
	The following set of instances are flattened ( mux_shift_amt_799_9 mux_802_24 mux_804_27 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_mux_shift_amt_799_9' in design 'CDN_DP_region_35308'.
	The following set of instances are flattened ( F_mux_shift_amt_799_9 mux_803_27 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35308'
      Timing add_unsigned_carry...
      Timing add_unsigned_carry_581...
      Timing csa_tree...
      Timing csa_tree_614...
      Timing csa_tree_632...
      Timing add_unsigned...
      Timing csa_tree_654...
      Timing add_unsigned_carry_682...
      Timing csa_tree_694...
      Timing csa_tree_759...
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_bwlogic_result_908_12 in module CDN_DP_region_35308_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_g_alu_rvb.gen_alu_rvb_full.crc_operand_1545_16 in module CDN_DP_region_35308_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_multicycle_result_1661_20 in module CDN_DP_region_35308_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pack_result_1079_14 in module CDN_DP_region_35308_c1.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_35308_c1' to a form more suitable for further optimization.
      Timing add_unsigned_carry_949...
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_bwlogic_result_908_12 in module CDN_DP_region_35308_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_g_alu_rvb.gen_alu_rvb_full.crc_operand_1545_16 in module CDN_DP_region_35308_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_multicycle_result_1661_20 in module CDN_DP_region_35308_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_pack_result_1079_14 in module CDN_DP_region_35308_c1.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35308_c1' to a form more suitable for further optimization.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_bwlogic_result_908_12 in module CDN_DP_region_35308_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_g_alu_rvb.gen_alu_rvb_full.crc_operand_1545_16 in module CDN_DP_region_35308_c1.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35308_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35308_c1' to a form more suitable for further optimization.
      Timing equal_unsigned_35253_rtlopto_model_1068...
      Timing increment_unsigned_1079...
      Timing increment_unsigned_1095...
      Timing csa_tree_1109...
      Timing csa_tree_1133...
      Timing csa_tree_1152...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 8 datapath macros in module 'CDN_DP_region_35308_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_1079_1263...
      Timing equal_unsigned_35253_rtlopto_model_1264...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 2 datapath macros in module 'CDN_DP_region_35308_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35308_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35308_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35308_c3' to a form more suitable for further optimization.
      Timing equal_unsigned_35253_rtlopto_model_1796...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 8 datapath macros in module 'CDN_DP_region_35308_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_1079_1995...
      Timing equal_unsigned_35253_rtlopto_model_1996...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 8 datapath macros in module 'CDN_DP_region_35308_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_1079_2198...
      Timing equal_unsigned_35253_rtlopto_model_2199...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35308'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(8), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35335'
      Timing decrement_unsigned...
      Timing increment_unsigned_2221...
      Timing addsub_unsigned_2231...
      Timing decrement_unsigned_2240...
      Timing increment_unsigned_2221_2241...
      Timing decrement_unsigned_2264...
      Timing increment_unsigned_2221_2265...
      Timing decrement_unsigned_2288...
      Timing increment_unsigned_2221_2289...
      Timing decrement_unsigned_2312...
      Timing increment_unsigned_2221_2313...
      Timing decrement_unsigned_2336...
      Timing increment_unsigned_2221_2337...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35335'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_minstret_counter_i_mux_counter_d_4537_9' in design 'CDN_DP_region_35312'.
	The following set of instances are flattened ( minstret_counter_i_mux_counter_d_4537_9 minstret_counter_i_mux_counter_d_4539_18 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_minstret_counter_i_mux_counter_d_4537_9' in design 'CDN_DP_region_35312'.
	The following set of instances are flattened ( F_minstret_counter_i_mux_counter_d_4537_9 minstret_counter_i_mux_counter_load_4528_9 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35312'
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35312_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_2502...
      Timing gt_unsigned_rtlopto_model_2509...
      Timing increment_unsigned_2502_2510...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mcycle_counter_i_mux_counter_d_4537_9' in design 'CDN_DP_region_35312_c1'.
	The following set of instances are flattened ( mcycle_counter_i_mux_counter_d_4537_9 mcycle_counter_i_mux_counter_load_4528_9 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35312_c2' to a form more suitable for further optimization.
      Timing gt_unsigned_rtlopto_model_2520...
      Timing increment_unsigned_2502_2521...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mcycle_counter_i_mux_counter_d_4537_9' in design 'CDN_DP_region_35312_c2'.
	The following set of instances are flattened ( mcycle_counter_i_mux_counter_d_4537_9 mcycle_counter_i_mux_counter_load_4528_9 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35312_c3' to a form more suitable for further optimization.
      Timing gt_unsigned_rtlopto_model_2531...
      Timing increment_unsigned_2502_2532...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mcycle_counter_i_mux_counter_d_4537_9' in design 'CDN_DP_region_35312_c3'.
	The following set of instances are flattened ( mcycle_counter_i_mux_counter_d_4537_9 mcycle_counter_i_mux_counter_load_4528_9 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35312_c4' to a form more suitable for further optimization.
      Timing gt_unsigned_rtlopto_model_2542...
      Timing increment_unsigned_2502_2543...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mcycle_counter_i_mux_counter_d_4537_9' in design 'CDN_DP_region_35312_c4'.
	The following set of instances are flattened ( mcycle_counter_i_mux_counter_d_4537_9 mcycle_counter_i_mux_counter_load_4528_9 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35312_c5' to a form more suitable for further optimization.
      Timing gt_unsigned_rtlopto_model_2553...
      Timing increment_unsigned_2502_2554...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mcycle_counter_i_mux_counter_d_4537_9' in design 'CDN_DP_region_35312_c5'.
	The following set of instances are flattened ( mcycle_counter_i_mux_counter_d_4537_9 mcycle_counter_i_mux_counter_load_4528_9 ).

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35312'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35333'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35333'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35343'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35343'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35338'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35338'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35329'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35329'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35314'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35314'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35328'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35328'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35341'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35341'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35320'
      Timing decrement_unsigned_2591...
      Timing csa_tree_2593...
      Timing add_signed_carry...
      Timing decrement_unsigned_2591_2759...
      Timing decrement_unsigned_2591_2930...
      Timing decrement_unsigned_2591_3105...
      Timing decrement_unsigned_2591_3280...
      Timing decrement_unsigned_2591_3455...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35320'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35313'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35313'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35321'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35321'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35326'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35326'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_bits_counter_nxt_16158_11' in design 'CDN_DP_region_35339'.
	The following set of instances are flattened ( mux_bits_counter_nxt_16158_11 mux_bits_counter_nxt_16167_13 mux_bits_counter_nxt_16170_18 mux_bits_counter_nxt_16171_30 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35339'
      Timing increment_unsigned_2221_3474...
      Timing increment_unsigned_2221_3478...
      Timing increment_unsigned_2221_3482...
      Timing increment_unsigned_2221_3486...
      Timing increment_unsigned_2221_3490...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35339'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_active_loop_nxt[iterations]_15086_9' in design 'CDN_DP_region_35334'.
	The following set of instances are flattened ( mux_active_loop_nxt[iterations]_15086_9 mux_active_loop_nxt[iterations]_15087_13 mux_active_loop_nxt[iterations]_15101_18 mux_active_loop_nxt[iterations]_15102_17 mux_active_loop_nxt[iterations]_15103_21 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_mux_active_loop_nxt[iterations]_15086_9' in design 'CDN_DP_region_35334'.
	The following set of instances are flattened ( F_mux_active_loop_nxt[iterations]_15086_9 mux_active_loop_nxt[iterations]_15121_13 mux_active_loop_nxt[iterations]_15138_18 mux_active_loop_nxt[iterations]_15139_17 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_mux_active_loop_nxt[iterations]_15086_9' in design 'CDN_DP_region_35334'.
	The following set of instances are flattened ( F_F_mux_active_loop_nxt[iterations]_15086_9 mux_active_loop_nxt[iterations]_15088_17 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_F_F_mux_active_loop_nxt[iterations]_15086_9' in design 'CDN_DP_region_35334'.
	The following set of instances are flattened ( F_F_F_mux_active_loop_nxt[iterations]_15086_9 mux_active_loop_nxt[iterations]_15122_17 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_active_loop_nxt[start_address]_15086_9' in design 'CDN_DP_region_35334'.
	The following set of instances are flattened ( mux_active_loop_nxt[start_address]_15086_9 mux_active_loop_nxt[start_address]_15121_13 mux_active_loop_nxt[start_address]_15138_18 mux_active_loop_nxt[start_address]_15139_17 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_mux_active_loop_nxt[start_address]_15086_9' in design 'CDN_DP_region_35334'.
	The following set of instances are flattened ( F_mux_active_loop_nxt[start_address]_15086_9 mux_active_loop_nxt[start_address]_15087_13 mux_active_loop_nxt[start_address]_15088_17 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35334'
      Timing decrement_unsigned_3583...
      Timing add_unsigned_carry_3590...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_35334_c1 in pmcc_loop_controller':
	  (dec_sub_15126_68, dec_sub_15106_73, dec_sub_15090_57)

      Timing decrement_unsigned_3620_3638...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_35334_c2 in pmcc_loop_controller':
	  (dec_sub_15126_68, dec_sub_15106_73, dec_sub_15090_57)

      Timing decrement_unsigned_3620_3667...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_35334_c3 in pmcc_loop_controller':
	  (dec_sub_15126_68, dec_sub_15106_73, dec_sub_15090_57)

      Timing decrement_unsigned_3620_3696...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_35334_c4 in pmcc_loop_controller':
	  (dec_sub_15126_68, dec_sub_15106_73, dec_sub_15090_57)

      Timing decrement_unsigned_3620_3725...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_35334_c5 in pmcc_loop_controller':
	  (dec_sub_15126_68, dec_sub_15106_73, dec_sub_15090_57)

      Timing decrement_unsigned_3620_3754...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35334'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35309'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35309'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35331'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35331'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_counter_nxt_16588_11' in design 'CDN_DP_region_35340'.
	The following set of instances are flattened ( mux_counter_nxt_16588_11 mux_counter_nxt_16596_13 mux_counter_nxt_16601_25 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_state_nxt_16588_11' in design 'CDN_DP_region_35340'.
	The following set of instances are flattened ( mux_state_nxt_16588_11 mux_state_nxt_16596_13 mux_state_nxt_16601_25 mux_16602_39 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35340'
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35340_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_3786...
      Timing increment_unsigned_3786_3791...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35340_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_3786_3797...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35340_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_3786_3803...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35340_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_3786_3809...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35340_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_3786_3815...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35340'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_bits_counter_nxt_17027_11' in design 'CDN_DP_region_35344'.
	The following set of instances are flattened ( mux_bits_counter_nxt_17027_11 mux_bits_counter_nxt_17044_13 mux_bits_counter_nxt_17045_31 mux_bits_counter_nxt_17048_34 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_edges_counter_nxt_17033_13' in design 'CDN_DP_region_35344'.
	The following set of instances are flattened ( mux_edges_counter_nxt_17033_13 mux_edges_counter_nxt_17034_31 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35344'
      Timing increment_unsigned_3822...
      Timing increment_unsigned_2221_3826...
      Timing increment_unsigned_3822_3827...
      Timing increment_unsigned_2221_3834...
      Timing increment_unsigned_3822_3835...
      Timing increment_unsigned_2221_3842...
      Timing increment_unsigned_3822_3843...
      Timing increment_unsigned_2221_3850...
      Timing increment_unsigned_3822_3851...
      Timing increment_unsigned_2221_3858...
      Timing increment_unsigned_3822_3859...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35344'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35318'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35318'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_bits_counter_nxt_17201_11' in design 'CDN_DP_region_35345'.
	The following set of instances are flattened ( mux_bits_counter_nxt_17201_11 mux_bits_counter_nxt_17218_13 mux_bits_counter_nxt_17219_31 mux_bits_counter_nxt_17222_34 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_edges_counter_nxt_17207_13' in design 'CDN_DP_region_35345'.
	The following set of instances are flattened ( mux_edges_counter_nxt_17207_13 mux_edges_counter_nxt_17208_31 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35345'
      Timing increment_unsigned_2221_3866...
      Timing increment_unsigned_3822_3867...
      Timing increment_unsigned_2221_3874...
      Timing increment_unsigned_3822_3875...
      Timing increment_unsigned_2221_3882...
      Timing increment_unsigned_3822_3883...
      Timing increment_unsigned_2221_3890...
      Timing increment_unsigned_3822_3891...
      Timing increment_unsigned_2221_3898...
      Timing increment_unsigned_3822_3899...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35345'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35337'
      Timing increment_unsigned_3900...
      Timing increment_unsigned_3900_3903...
      Timing increment_unsigned_3900_3907...
      Timing increment_unsigned_3900_3911...
      Timing increment_unsigned_3900_3915...
      Timing increment_unsigned_3900_3919...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35337'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35336'
      Timing increment_unsigned_3900_3923...
      Timing increment_unsigned_3900_3927...
      Timing increment_unsigned_3900_3931...
      Timing increment_unsigned_3900_3935...
      Timing increment_unsigned_3900_3939...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35336'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35327'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35327'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35330'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35330'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35316'
      Timing equal_unsigned_35294_rtlopto_model_3968...
      Timing equal_unsigned_35292_rtlopto_model_3969...
      Timing equal_unsigned_35290_rtlopto_model_3970...
      Timing equal_unsigned_35288_rtlopto_model_3971...
      Timing equal_unsigned_35294_rtlopto_model_3980...
      Timing equal_unsigned_35292_rtlopto_model_3981...
      Timing equal_unsigned_35290_rtlopto_model_3982...
      Timing equal_unsigned_35288_rtlopto_model_3983...
      Timing equal_unsigned_35294_rtlopto_model_3992...
      Timing equal_unsigned_35292_rtlopto_model_3993...
      Timing equal_unsigned_35290_rtlopto_model_3994...
      Timing equal_unsigned_35288_rtlopto_model_3995...
      Timing equal_unsigned_35294_rtlopto_model_4004...
      Timing equal_unsigned_35292_rtlopto_model_4005...
      Timing equal_unsigned_35290_rtlopto_model_4006...
      Timing equal_unsigned_35288_rtlopto_model_4007...
      Timing equal_unsigned_35294_rtlopto_model_4016...
      Timing equal_unsigned_35292_rtlopto_model_4017...
      Timing equal_unsigned_35290_rtlopto_model_4018...
      Timing equal_unsigned_35288_rtlopto_model_4019...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35316'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35323'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35323'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35319'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35319'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35317'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35317'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35342'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35342'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35325'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35325'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35315'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35315'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35324'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35324'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35311'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35311'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_csr_mtval_o_2758_38' in design 'CDN_DP_region_35310'.
	The following set of instances are flattened ( mux_csr_mtval_o_2758_38 mux_csr_mtval_o_2777_18 mux_2780_31 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_35310'
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35310_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35310_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35310_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35310_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_35310_c5' to a form more suitable for further optimization.
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_35310'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mtm_riscv_chip'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: mtm_riscv_chip, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.355s)
      Removing temporary intermediate hierarchies under mtm_riscv_chip
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/grp_enabling_instsi/rdata_pmp_err_q_reg[1]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 4 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[1]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 30 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_12', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_14', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_15', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_16', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_17', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_18', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_19', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_20', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_21', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_22', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_23', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_24', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_25', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_26', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_27', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_28', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_29', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_30', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_31', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_32', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_33', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_34', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_35', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_36', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_37', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_38', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_39', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_40', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_41', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mux_mhpmcounter_we_5239_42'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 32 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][2]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][3]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][4]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][5]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][6]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][7]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][8]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][9]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][10]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][11]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][12]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][13]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][14]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][15]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][16]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][17]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][18]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][19]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][20]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][21]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][22]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][23]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][24]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][25]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][26]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][27]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][28]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][29]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][30]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][31]'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: mtm_riscv_chip, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 3.837s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-250    |Info    |   47 |Processing multi-dimensional arrays.            |
| CDFG-372    |Info    | 1078 |Bitwidth mismatch in assignment.                |
|             |        |      |Review and make sure the mismatch is            |
|             |        |      | unintentional. Genus can possibly issue        |
|             |        |      | bitwidth mismatch warning for explicit         |
|             |        |      | assignments present in RTL as-well-as for      |
|             |        |      | implicit assignments inferred by the tool. For |
|             |        |      | example, in case of enum declaration without   |
|             |        |      | value, the tool will implicitly assign value   |
|             |        |      | to the enum variables. It also issues the      |
|             |        |      | warning for any bitwidth mismatch that appears |
|             |        |      | in this implicit assignment.                   |
| CDFG-472    |Warning |   31 |Unreachable statements for case item.           |
| CDFG-500    |Info    |   48 |Unused module input port.                       |
|             |        |      |In port definition within the module, the input |
|             |        |      | port is not used in any assignment statements  |
|             |        |      | or conditional expressions for decision        |
|             |        |      | statements.                                    |
| CDFG-501    |Info    |   42 |Unused module inout port.                       |
|             |        |      |The value of the inout port is not used within  |
|             |        |      | the design.                                    |
| CDFG-508    |Warning |    2 |Removing unused register.                       |
|             |        |      |Genus removes the flip-flop or latch inferred   |
|             |        |      | for an unused signal or variable. To preserve  |
|             |        |      | the flip-flop or latch, set the                |
|             |        |      | hdl_preserve_unused_registers attribute to     |
|             |        |      | true or use a pragma in the RTL.               |
| CDFG-738    |Info    |  244 |Common subexpression eliminated.                |
| CDFG-739    |Info    |  244 |Common subexpression kept.                      |
| CDFG-769    |Info    |   63 |Identified sum-of-products logic to be          |
|             |        |      | optimized during syn_generic.                  |
| CDFG-771    |Info    |   17 |Replaced logic with a constant value.           |
| CWD-19      |Info    |  669 |An implementation was inferred.                 |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-10    |Info    |   23 |Optimized a mux chain.                          |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |   39 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |   39 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-2      |Info    |   66 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-127 |Warning |    1 |Undriven module input port.                     |
|             |        |      |Run check_design to check 'Undriven Port(s)     |
|             |        |      | /Pin(s)                                        |
|             |        |      | ' section for all undriven module input ports. |
|             |        |      | It is better to double confirm with designer   |
|             |        |      | if these undriven ports are expected. During   |
|             |        |      | syn_gen the undriven ports are controlled by   |
|             |        |      | attribute 'hdl_unconnected_value', the default |
|             |        |      | value is 0.                                    |
| ELABUTL-131 |Info    |    1 |Undriven module input port.                     |
|             |        |      |The 'hdl_unconnected_value' attribute controls  |
|             |        |      | treatment of undriven input port.              |
| ELABUTL-132 |Info    |   26 |Unused instance port.                           |
|             |        |      |Please check the reported scenario of           |
|             |        |      | unconnected instance port to ensure that it    |
|             |        |      | matches the design intent.                     |
| GLO-12      |Info    |  206 |Replacing a flip-flop with a logic constant 0.  |
|             |        |      |To prevent this optimization, set the           |
|             |        |      | 'optimize_constant_0_flops' root attribute to  |
|             |        |      | 'false' or 'optimize_constant_0_seq' instance  |
|             |        |      | attribute to 'false'. You can also see the     |
|             |        |      | complete list of deleted sequential with       |
|             |        |      | command 'report sequential -deleted'           |
|             |        |      | (on Reason 'constant0').                       |
| GLO-13      |Info    |    1 |Replacing a flip-flop with a logic constant 1.  |
|             |        |      |To prevent this optimization, set the           |
|             |        |      | 'optimize_constant_1_flops' root attribute to  |
|             |        |      | 'false' or 'optimize_constant_1_seq' instance  |
|             |        |      | attribute to 'false'.                          |
| GLO-32      |Info    |    6 |Deleting sequential instances not driving any   |
|             |        |      | primary outputs.                               |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so an instance does not drive any  |
|             |        |      | primary outputs anymore. To see the list of    |
|             |        |      | deleted sequential, set the                    |
|             |        |      | 'information_level' attribute to 2 or above.   |
|             |        |      | If the message is truncated set the message    |
|             |        |      | attribute 'truncate' to false to see the       |
|             |        |      | complete list.                                 |
| GLO-34      |Info    |   15 |Deleting instances not driving any primary      |
|             |        |      | outputs.                                       |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so a hierarchical instance does    |
|             |        |      | not drive any primary outputs anymore. To see  |
|             |        |      | the list of deleted hierarchical instances,    |
|             |        |      | set the 'information_level' attribute to 2 or  |
|             |        |      | above. If the message is truncated set the     |
|             |        |      | message attribute 'truncate' to false to see   |
|             |        |      | the complete list. To prevent this             |
|             |        |      | optimization, set the 'delete_unloaded_insts'  |
|             |        |      | root/subdesign attribute to 'false' or         |
|             |        |      | 'preserve' instance attribute to 'true'.       |
| GLO-40      |Info    |    1 |Combinational hierarchical blocks with          |
|             |        |      | identical inputs have been merged.             |
|             |        |      |This optimization usually reduces design area.  |
|             |        |      | To prevent merging of combinational            |
|             |        |      | hierarchical blocks, set the                   |
|             |        |      | 'merge_combinational_hier_instances' root      |
|             |        |      | attribute to 'false' or the                    |
|             |        |      | 'merge_combinational_hier_instance' instance   |
|             |        |      | attribute to 'false'.                          |
| GLO-42      |Info    |   64 |Equivalent sequential instances have been       |
|             |        |      | merged.                                        |
|             |        |      |To prevent merging of sequential instances, set |
|             |        |      | the 'optimize_merge_flops' and                 |
|             |        |      | 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance   |
|             |        |      | attribute to 'false'.                          |
| GLO-45      |Info    |    1 |Replacing the synchronous part of an always     |
|             |        |      | feeding back flip-flop with a logic constant.  |
|             |        |      |To prevent this optimization, set               |
|             |        |      | 'optimize_constant_feedback_seqs' root         |
|             |        |      | attribute to 'false'. The instance attribute   |
|             |        |      | 'optimize_constant_feedback_seq' controls this |
|             |        |      | optimization.                                  |
| GLO-51      |Info    |   14 |Hierarchical instance automatically ungrouped.  |
|             |        |      |Hierarchical instances can be automatically     |
|             |        |      | ungrouped to allow for better area or timing   |
|             |        |      | optimization. To prevent this ungroup, set the |
|             |        |      | root-level attribute 'auto_ungroup' to 'none'. |
|             |        |      | You can also prevent individual ungroup with   |
|             |        |      | setting the attribute 'ungroup_ok' of          |
|             |        |      | instances or modules to 'false'.               |
| LBR-101     |Warning |   20 |Unusable clock gating integrated cell found at  |
|             |        |      | the time of loading libraries. This warning    |
|             |        |      | happens because a particular library cell is   |
|             |        |      | defined as 'clock_gating_integrated_cell', but |
|             |        |      | 'dont_use' attribute is defined as true in the |
|             |        |      | liberty library. To make Genus use this cell   |
|             |        |      | for clock gating insertion, 'dont_use'         |
|             |        |      | attribute should be set to false.              |
|             |        |      |To make the cell usable, change the value of    |
|             |        |      | 'dont_use' attribute to false.                 |
| LBR-109     |Info    |    1 |Set default library domain.                     |
| LBR-162     |Info    | 1225 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-38      |Warning |    5 |Libraries have inconsistent nominal operating   |
|             |        |      | conditions. In the Liberty library, there are  |
|             |        |      | attributes called nom_voltage, nom_process and |
|             |        |      | nom_temperature. Genus reports the message, if |
|             |        |      | the respective values of the 2 given .libs     |
|             |        |      | differ.                                        |
|             |        |      |This is a common source of delay calculation    |
|             |        |      | confusion and should be avoided.               |
| LBR-40      |Info    | 1265 |An unsupported construct was detected in this   |
|             |        |      | library.                                       |
|             |        |      |Check to see if this construct is really needed |
|             |        |      | for synthesis. Many liberty constructs are not |
|             |        |      | actually required.                             |
| LBR-41      |Info    |  235 |An output library pin lacks a function          |
|             |        |      | attribute.                                     |
|             |        |      |If the remainder of this library cell's         |
|             |        |      | semantic checks are successful, it will be     |
|             |        |      | considered as a timing-model                   |
|             |        |      | (because one of its outputs does not have a va |
|             |        |      | lid function.                                  |
| LBR-412     |Info    |   15 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| LBR-436     |Info    | 6090 |Could not find an attribute in the library.     |
|             |        |      |It is recommended to have max_fanout attribute  |
|             |        |      | on the standard cell output pins. If this      |
|             |        |      | information is not present in .lib, then this  |
|             |        |      | message is issued. If you encounter any lib    |
|             |        |      | cells having output pins without max_fanout    |
|             |        |      | attribute, then you can specify their          |
|             |        |      | attribute using 'set_max_fanout' command.      |
| LBR-518     |Info    |   75 |Missing a function attribute in the output pin  |
|             |        |      | definition.                                    |
| LBR-76      |Warning |  580 |Detected both combinational and sequential      |
|             |        |      | timing arcs in a library cell. This might      |
|             |        |      | prevent the tool from using this cell for      |
|             |        |      | technology mapping. The tool will treat it as  |
|             |        |      | unusable.                                      |
|             |        |      |The library cell will be treated as a           |
|             |        |      | timing-model. Make sure that the timing arcs   |
|             |        |      | and output function are defined correctly.     |
|             |        |      | Even if the cell intends to have               |
|             |        |      | dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                        |
| LBR-9       |Warning |  260 |Library cell has no output pins defined.        |
|             |        |      |Add the missing output pin(s)                   |
|             |        |      | , then reload the library. Else the library    |
|             |        |      | cell will be marked as timing model i.e.       |
|             |        |      | unusable. Timing_model means that the cell     |
|             |        |      | does not have any defined function. If there   |
|             |        |      | is no output pin, Genus will mark library cell |
|             |        |      | as unusable i.e. the attribute 'usable' will   |
|             |        |      | be marked to 'false' on the libcell.           |
|             |        |      | Therefore, the cell is not used for mapping    |
|             |        |      | and it will not be picked up from the library  |
|             |        |      | for synthesis. If you query the attribute      |
|             |        |      | 'unusable_reason' on the libcell; result will  |
|             |        |      | be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins |
|             |        |      | and not for the power_ground pins. Genus will  |
|             |        |      | depend upon the output function defined in the |
|             |        |      | pin group (output pin)                         |
|             |        |      | of the cell, to use it for mapping. The pg_pin |
|             |        |      | will not have any function defined.            |
| MESG-6      |Warning |    9 |Message truncated because it exceeds the        |
|             |        |      | maximum length of 4096 characters.             |
|             |        |      |By default messages are limited to 4096         |
|             |        |      | characters. All characters after the 4096      |
|             |        |      | character limit are truncated. To remove this  |
|             |        |      | limit, set the message attribute 'truncate' to |
|             |        |      | 'false'. However, this may dramatically        |
|             |        |      | increase the size of the log file.             |
| PHYS-107    |Warning |  123 |Macro already defined before, overlapping       |
|             |        |      | information will be overwritten.               |
| PHYS-12     |Warning |    9 |The variant range of wire parameters is too     |
|             |        |      | large. An example of wire parameters are, a    |
|             |        |      | WIDTH for layer, PITCH for layer, MINSPACING   |
|             |        |      | for layers, etc.                               |
|             |        |      |Check the consistency of the parameters, and    |
|             |        |      | see if you can ignore this message or you're   |
|             |        |      | using different LEF file with wrong            |
|             |        |      | parameters.                                    |
| PHYS-127    |Info    |    4 |Macro with non-zero origin.                     |
| PHYS-128    |Warning |   15 |Library cell pin 'use' attribute is             |
|             |        |      | inconsistent between lib and LEF.              |
|             |        |      |Overriding lib value with LEF value. To use     |
|             |        |      | .lib as golden do: '::legacy::set_attribute    |
|             |        |      | use_power_ground_pin_from_lef false'.          |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| RTLOPT-30   |Info    |    5 |Accepted resource sharing opportunity.          |
| RTLOPT-40   |Info    |   26 |Transformed datapath macro.                     |
| RTLOPT-54   |Warning |  144 |Use of 'parallel_case' pragma may hinder        |
|             |        |      | datapath resource sharing.                     |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TUI-31      |Warning |    2 |Obsolete command.                               |
|             |        |      |This command is no longer supported.            |
| TUI-58      |Info    |    2 |Removed object.                                 |
| TUI-744     |Info    |    3 |Timing analysis will be done for this view.     |
|             |        |      |Worst paths will be shown in this view.         |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 0.90
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.27
Via Resistance      : 23.66 ohm (from qrc_tech_file)
Site size           : 1.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
metal1          H         0.00        0.000282  
metal2          V         1.00        0.000273  
metal3          H         1.00        0.000275  
metal4          V         1.00        0.000274  
metal5          H         1.00        0.000274  
metal6          V         1.00        0.000265  
metal7          H         1.00        0.000421  
metal8          V         1.00        0.000426  
metal9          H         1.00        0.000342  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
metal1          H         0.00         6.038420  
metal2          V         1.00         5.119019  
metal3          H         1.00         5.119019  
metal4          V         1.00         5.119019  
metal5          H         1.00         5.119019  
metal6          V         1.00         5.119019  
metal7          H         1.00         0.090536  
metal8          V         1.00         0.090536  
metal9          H         1.00         0.015830  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.070000  
M2              V         1.00         0.070000  
M3              H         1.00         0.070000  
M4              V         1.00         0.070000  
M5              H         1.00         0.070000  
M6              V         1.00         0.070000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  
AP              H         1.00         2.000000  

Mapper: Libraries have:
	domain WC_tc: 454 combo usable cells and 280 sequential usable cells
      Mapping 'mtm_riscv_chip'...
        Preparing the circuit
          Pruning unused logic
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '50027' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '50027' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '50599' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '50601' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '50603' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '50605' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '50607' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '50609' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '50611' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_pmp_err_q_reg[1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mcountinhibit_q_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/nmi_mode_q_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_load_store_unit_i/pmp_err_q_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mcountinhibit_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/nmi_mode_q_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_load_store_unit_i/pmp_err_q_reg'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_pmp_err_q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_pmp_err_q_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_load_store_unit_i/lsu_err_q_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_load_store_unit_i/lsu_err_q_reg'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[2]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[2]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/load_err_q_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/store_err_q_reg'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/instr_fetch_err_plus2_o_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/instr_fetch_err_o_reg'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/instr_fetch_err_plus2_o_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/instr_fetch_err_o_reg'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mepc_csr/rdata_q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_depc_csr/rdata_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mepc_csr/rdata_q_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[0]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 5636
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 56 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mcountinhibit_q_reg[1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_depc_csr/rdata_q_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mepc_csr/rdata_q_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[2]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[3]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[4]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[5]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_csr/rdata_q_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_csr/rdata_q_reg[1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_csr/rdata_q_reg[2]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[0]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[1]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[2]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[3]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[4]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[5]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[6]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[7]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[8]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[9]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[10]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[11]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[12]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[13]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[14]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[15]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[16]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[17]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[18]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[19]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[20]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[21]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[22]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[23]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[24]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[25]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[26]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[27]', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstac
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_csr', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/add_2780_66'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/sck_generator_en_reg' and 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/state_reg[1]' in 'spi_master' have been merged.
Info    : Invert equivalent sequential instances have been merged. [GLO-43]
        : Instances 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/sck_generator_en_reg' and 'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/ss_reg' in 'spi_master' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/ss_reg', 
'u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/state_reg[1]'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mtm_riscv_chip...
          Done structuring (delay-based) mtm_riscv_chip
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
          Structuring (delay-based) logic partition in serial_clock_generator_2126...
            Starting partial collapsing (xors only) cb_oseq_60240
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in serial_clock_generator_2126
        Mapping logic partition in serial_clock_generator_2126...
          Structuring (delay-based) pmcc_instr_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmcc_instr_decoder
        Mapping component pmcc_instr_decoder...
          Structuring (delay-based) logic partition in serial_clock_generator...
            Starting partial collapsing (xors only) cb_oseq_60230
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in serial_clock_generator
        Mapping logic partition in serial_clock_generator...
          Structuring (delay-based) logic partition in pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in pmc_data_bus_ibex_data_bus_slave_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
          Done structuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2
        Mapping logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
        Distributing super-thread jobs: ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1 cb_oseq_60226 increment_unsigned_2502_2554 increment_unsigned_2502_2554_40750 cb_oseq_60232 cb_oseq_60242
          Sending 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' to server 'localhost_1_1'...
            Sent 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' to server 'localhost_1_1'.
          Sending 'cb_oseq_60226' to server 'localhost_1_5'...
            Sent 'cb_oseq_60226' to server 'localhost_1_5'.
          Sending 'increment_unsigned_2502_2554' to server 'localhost_1_3'...
            Sent 'increment_unsigned_2502_2554' to server 'localhost_1_3'.
          Sending 'increment_unsigned_2502_2554_40750' to server 'localhost_1_6'...
            Sent 'increment_unsigned_2502_2554_40750' to server 'localhost_1_6'.
          Sending 'cb_oseq_60232' to server 'localhost_1_4'...
            Sent 'cb_oseq_60232' to server 'localhost_1_4'.
          Sending 'cb_oseq_60242' to server 'localhost_1_7'...
            Sent 'cb_oseq_60242' to server 'localhost_1_7'.
          Received 'cb_oseq_60242' from server 'localhost_1_7'. (470 ms elapsed)
          Received 'increment_unsigned_2502_2554' from server 'localhost_1_3'. (671 ms elapsed)
          Received 'cb_oseq_60232' from server 'localhost_1_4'. (675 ms elapsed)
          Received 'increment_unsigned_2502_2554_40750' from server 'localhost_1_6'. (763 ms elapsed)
          Received 'cb_oseq_60226' from server 'localhost_1_5'. (879 ms elapsed)
          Received 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' from server 'localhost_1_1'. (1039 ms elapsed)
          Structuring (delay-based) ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1
        Mapping component ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1...
          Structuring (delay-based) cb_oseq_60226...
            Starting partial collapsing (xors only) cb_oseq_60226
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60226
        Mapping component cb_oseq_60226...
          Structuring (delay-based) increment_unsigned_2502_2554...
            Starting partial collapsing (xors only) increment_unsigned_2502_2554
            Finished partial collapsing.
          Done structuring (delay-based) increment_unsigned_2502_2554
        Mapping component increment_unsigned_2502_2554...
          Structuring (delay-based) increment_unsigned_2502_2554_40750...
            Starting partial collapsing (xors only) increment_unsigned_2502_2554_40750
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_2502_2554_40750
        Mapping component increment_unsigned_2502_2554_40750...
          Structuring (delay-based) cb_oseq_60232...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60232
        Mapping component cb_oseq_60232...
          Structuring (delay-based) cb_oseq_60242...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60242
        Mapping component cb_oseq_60242...
        Distributing super-thread jobs: cb_part_60260 cb_oseq_60224
          Sending 'cb_part_60260' to server 'localhost_1_1'...
            Sent 'cb_part_60260' to server 'localhost_1_1'.
          Sending 'cb_oseq_60224' to server 'localhost_1_5'...
            Sent 'cb_oseq_60224' to server 'localhost_1_5'.
          Received 'cb_oseq_60224' from server 'localhost_1_5'. (404 ms elapsed)
          Received 'cb_part_60260' from server 'localhost_1_1'. (7806 ms elapsed)
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_load_store_unit...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_load_store_unit
        Mapping logic partition in ibex_load_store_unit...
          Structuring (delay-based) cb_part_60260...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60260
        Mapping component cb_part_60260...
          Structuring (delay-based) cb_oseq_60224...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60224
        Mapping component cb_oseq_60224...
        Distributing super-thread jobs: cb_seq_60223 cb_part_60258 cb_part_60270 cb_part_60268
          Sending 'cb_seq_60223' to server 'localhost_1_1'...
            Sent 'cb_seq_60223' to server 'localhost_1_1'.
          Sending 'cb_part_60258' to server 'localhost_1_5'...
            Sent 'cb_part_60258' to server 'localhost_1_5'.
          Sending 'cb_part_60270' to server 'localhost_1_3'...
            Sent 'cb_part_60270' to server 'localhost_1_3'.
          Sending 'cb_part_60268' to server 'localhost_1_6'...
            Sent 'cb_part_60268' to server 'localhost_1_6'.
          Received 'cb_part_60268' from server 'localhost_1_6'. (233 ms elapsed)
          Received 'cb_part_60270' from server 'localhost_1_3'. (305 ms elapsed)
          Received 'cb_part_60258' from server 'localhost_1_5'. (368 ms elapsed)
          Received 'cb_seq_60223' from server 'localhost_1_1'. (421 ms elapsed)
          Structuring (delay-based) cb_seq_60223...
          Done structuring (delay-based) cb_seq_60223
        Mapping component cb_seq_60223...
          Structuring (delay-based) cb_part_60258...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60258
        Mapping component cb_part_60258...
          Structuring (delay-based) cb_part_60270...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60270
        Mapping component cb_part_60270...
          Structuring (delay-based) cb_part_60268...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60268
        Mapping component cb_part_60268...
        Rebalancing component 'csa_tree_add_11487_69_groupi'...
        Distributing super-thread jobs: csa_tree_add_11487_69_group_2 cb_part
          Sending 'csa_tree_add_11487_69_group_2' to server 'localhost_1_1'...
            Sent 'csa_tree_add_11487_69_group_2' to server 'localhost_1_1'.
          Sending 'cb_part' to server 'localhost_1_5'...
            Sent 'cb_part' to server 'localhost_1_5'.
          Received 'cb_part' from server 'localhost_1_5'. (356 ms elapsed)
          Received 'csa_tree_add_11487_69_group_2' from server 'localhost_1_1'. (1500 ms elapsed)
          Structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) csa_tree_add_11487_69_group_2...
            Starting partial collapsing (xors only) csa_tree_add_11487_69_group_2
            Finished partial collapsing.
            Starting xor partial collapsing csa_tree_add_11487_69_group_2
            Finished xor partial collapsing.
          Done structuring (delay-based) csa_tree_add_11487_69_group_2
        Mapping component csa_tree_add_11487_69_group_2...
          Structuring (delay-based) cb_part...
            Starting partial collapsing (xors only) cb_part
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) logic partition in ibex_alu_RV32B2...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_alu_RV32B2
        Mapping logic partition in ibex_alu_RV32B2...
          Structuring (delay-based) logic partition in ibex_alu_RV32B2...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_alu_RV32B2
        Mapping logic partition in ibex_alu_RV32B2...
        Rebalancing component 'sra_859_82'...
        Rebalancing component 'sll_791_65'...
        Distributing super-thread jobs: add_unsigned_35286 arith_shift_right_vlog_signed shift_left_vlog_unsigned_2128
          Sending 'add_unsigned_35286' to server 'localhost_1_1'...
            Sent 'add_unsigned_35286' to server 'localhost_1_1'.
          Sending 'arith_shift_right_vlog_signed' to server 'localhost_1_5'...
            Sent 'arith_shift_right_vlog_signed' to server 'localhost_1_5'.
          Sending 'shift_left_vlog_unsigned_2128' to server 'localhost_1_3'...
            Sent 'shift_left_vlog_unsigned_2128' to server 'localhost_1_3'.
          Received 'shift_left_vlog_unsigned_2128' from server 'localhost_1_3'. (233 ms elapsed)
          Received 'arith_shift_right_vlog_signed' from server 'localhost_1_5'. (294 ms elapsed)
          Received 'add_unsigned_35286' from server 'localhost_1_1'. (456 ms elapsed)
          Structuring (delay-based) pmcc_wait_controller...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmcc_wait_controller
        Mapping component pmcc_wait_controller...
          Structuring (delay-based) logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master
        Mapping logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master...
          Structuring (delay-based) logic partition in ibex_load_store_unit...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_load_store_unit
        Mapping logic partition in ibex_load_store_unit...
          Structuring (delay-based) add_unsigned_35286...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_35286
        Mapping component add_unsigned_35286...
          Structuring (delay-based) arith_shift_right_vlog_signed...
          Done structuring (delay-based) arith_shift_right_vlog_signed
        Mapping component arith_shift_right_vlog_signed...
          Structuring (delay-based) shift_left_vlog_unsigned_2128...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_left_vlog_unsigned_2128
        Mapping component shift_left_vlog_unsigned_2128...
          Structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting partial collapsing (xors only) mrg_mux_ctl
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) timer_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) timer_offset_decoder
        Mapping component timer_offset_decoder...
          Structuring (delay-based) pmc_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmc_offset_decoder
        Mapping component pmc_offset_decoder...
          Structuring (delay-based) gpio_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) gpio_offset_decoder
        Mapping component gpio_offset_decoder...
        Distributing super-thread jobs: cb_part_60267 cb_part_60334
          Sending 'cb_part_60267' to server 'localhost_1_1'...
            Sent 'cb_part_60267' to server 'localhost_1_1'.
          Sending 'cb_part_60334' to server 'localhost_1_5'...
            Sent 'cb_part_60334' to server 'localhost_1_5'.
          Received 'cb_part_60334' from server 'localhost_1_5'. (578 ms elapsed)
          Received 'cb_part_60267' from server 'localhost_1_1'. (7854 ms elapsed)
          Structuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2
        Mapping logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) cb_part_60267...
            Starting partial collapsing (xors only) cb_part_60267
            Finished partial collapsing.
            Starting xor partial collapsing cb_part_60267
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60267
        Mapping component cb_part_60267...
          Structuring (delay-based) cb_part_60334...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60334
        Mapping component cb_part_60334...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
        Distributing super-thread jobs: cb_part_60312 add_unsigned_8521
          Sending 'cb_part_60312' to server 'localhost_1_1'...
            Sent 'cb_part_60312' to server 'localhost_1_1'.
          Sending 'add_unsigned_8521' to server 'localhost_1_5'...
            Sent 'add_unsigned_8521' to server 'localhost_1_5'.
          Received 'add_unsigned_8521' from server 'localhost_1_5'. (449 ms elapsed)
          Received 'cb_part_60312' from server 'localhost_1_1'. (1187 ms elapsed)
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) logic partition in ibex_load_store_unit...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_load_store_unit
        Mapping logic partition in ibex_load_store_unit...
          Structuring (delay-based) logic partition in ibex_multdiv_fast_RV32M2...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_multdiv_fast_RV32M2
        Mapping logic partition in ibex_multdiv_fast_RV32M2...
          Structuring (delay-based) cb_part_60312...
            Starting partial collapsing (xors only) cb_part_60312
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60312
        Mapping component cb_part_60312...
          Structuring (delay-based) add_unsigned_8521...
            Starting partial collapsing (xors only) add_unsigned_8521
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_8521
        Mapping component add_unsigned_8521...
          Structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2
        Mapping logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
        Distributing super-thread jobs: cb_part_60321
          Sending 'cb_part_60321' to server 'localhost_1_1'...
            Sent 'cb_part_60321' to server 'localhost_1_1'.
          Received 'cb_part_60321' from server 'localhost_1_1'. (577 ms elapsed)
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) cb_part_60321...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60321
        Mapping component cb_part_60321...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
        Distributing super-thread jobs: cb_part_60283
          Sending 'cb_part_60283' to server 'localhost_1_1'...
            Sent 'cb_part_60283' to server 'localhost_1_1'.
          Received 'cb_part_60283' from server 'localhost_1_1'. (194 ms elapsed)
          Structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) cb_part_60283...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60283
        Mapping component cb_part_60283...
          Structuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0
        Mapping logic partition in ibex_prefetch_buffer_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0
        Mapping logic partition in ibex_prefetch_buffer_BranchPredictor0...
          Structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
        Distributing super-thread jobs: boot_mem cb_part_60322
          Sending 'boot_mem' to server 'localhost_1_1'...
            Sent 'boot_mem' to server 'localhost_1_1'.
          Sending 'cb_part_60322' to server 'localhost_1_5'...
            Sent 'cb_part_60322' to server 'localhost_1_5'.
          Received 'cb_part_60322' from server 'localhost_1_5'. (1577 ms elapsed)
          Received 'boot_mem' from server 'localhost_1_1'. (2410 ms elapsed)
          Structuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master
        Mapping logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
          Structuring (delay-based) logic partition in timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master...
          Done structuring (delay-based) logic partition in timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master
        Mapping logic partition in timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master...
          Structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master
        Mapping logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Structuring (delay-based) logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master...
          Done structuring (delay-based) logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master
        Mapping logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master...
          Structuring (delay-based) boot_mem...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) boot_mem
        Mapping component boot_mem...
          Structuring (delay-based) cb_part_60322...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60322
        Mapping component cb_part_60322...
        Distributing super-thread jobs: cb_part_60335 cb_seq_60202
          Sending 'cb_part_60335' to server 'localhost_1_1'...
            Sent 'cb_part_60335' to server 'localhost_1_1'.
          Sending 'cb_seq_60202' to server 'localhost_1_5'...
            Sent 'cb_seq_60202' to server 'localhost_1_5'.
          Received 'cb_seq_60202' from server 'localhost_1_5'. (157 ms elapsed)
          Received 'cb_part_60335' from server 'localhost_1_1'. (550 ms elapsed)
          Structuring (delay-based) increment_unsigned_3786_3815...
            Starting partial collapsing (xors only) increment_unsigned_3786_3815
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_3786_3815
        Mapping component increment_unsigned_3786_3815...
          Structuring (delay-based) cb_part_60335...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60335
        Mapping component cb_part_60335...
          Structuring (delay-based) cb_seq_60202...
          Done structuring (delay-based) cb_seq_60202
        Mapping component cb_seq_60202...
        Distributing super-thread jobs: cb_part_60310
          Sending 'cb_part_60310' to server 'localhost_1_1'...
            Sent 'cb_part_60310' to server 'localhost_1_1'.
          Received 'cb_part_60310' from server 'localhost_1_1'. (632 ms elapsed)
          Structuring (delay-based) logic partition in timer_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in timer_core
        Mapping logic partition in timer_core...
          Structuring (delay-based) pmc_ac_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmc_ac_offset_decoder
        Mapping component pmc_ac_offset_decoder...
          Structuring (delay-based) edge_detector_31...
            Starting partial collapsing (xors only) edge_detector_31
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) edge_detector_31
        Mapping component edge_detector_31...
          Structuring (delay-based) logic partition in uart_transmitter...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in uart_transmitter
        Mapping logic partition in uart_transmitter...
          Structuring (delay-based) cb_part_60310...
            Starting partial collapsing (xors only) cb_part_60310
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60310
        Mapping component cb_part_60310...
          Structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) logic partition in timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master
        Mapping logic partition in timer_data_bus_ibex_data_bus_slave_timer_bus_soc_timer_bus_master...
          Structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master
        Mapping logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Structuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master
        Mapping logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
          Structuring (delay-based) logic partition in ibex_register_file_fpga_RV32E0_DataWidth32_DummyInstructions0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_register_file_fpga_RV32E0_DataWidth32_DummyInstructions0
        Mapping logic partition in ibex_register_file_fpga_RV32E0_DataWidth32_DummyInstructions0...
        Distributing super-thread jobs: cb_oseq_60222 cb_seq_60205 mux_ctl_0x_60181 cb_seq_60245 cb_seq_60233 cb_seq_60227 cb_part_60326 cb_seq_60237 cb_part_60336
          Sending 'cb_oseq_60222' to server 'localhost_1_1'...
            Sent 'cb_oseq_60222' to server 'localhost_1_1'.
          Sending 'cb_seq_60205' to server 'localhost_1_5'...
            Sent 'cb_seq_60205' to server 'localhost_1_5'.
          Sending 'mux_ctl_0x_60181' to server 'localhost_1_3'...
            Sent 'mux_ctl_0x_60181' to server 'localhost_1_3'.
          Sending 'cb_seq_60245' to server 'localhost_1_6'...
            Sent 'cb_seq_60245' to server 'localhost_1_6'.
          Sending 'cb_seq_60233' to server 'localhost_1_4'...
            Sent 'cb_seq_60233' to server 'localhost_1_4'.
          Sending 'cb_seq_60227' to server 'localhost_1_7'...
            Sent 'cb_seq_60227' to server 'localhost_1_7'.
          Sending 'cb_part_60326' to server 'localhost_1_2'...
            Sent 'cb_part_60326' to server 'localhost_1_2'.
          Sending 'cb_seq_60237' to server 'localhost_1_0'...
            Sent 'cb_seq_60237' to server 'localhost_1_0'.
          Received 'cb_seq_60245' from server 'localhost_1_6'. (283 ms elapsed)
          Sending 'cb_part_60336' to server 'localhost_1_6'...
            Sent 'cb_part_60336' to server 'localhost_1_6'.
          Received 'cb_seq_60233' from server 'localhost_1_4'. (352 ms elapsed)
          Received 'mux_ctl_0x_60181' from server 'localhost_1_3'. (451 ms elapsed)
          Received 'cb_seq_60205' from server 'localhost_1_5'. (1349 ms elapsed)
          Received 'cb_part_60336' from server 'localhost_1_6'. (1038 ms elapsed)
          Received 'cb_seq_60227' from server 'localhost_1_7'. (1448 ms elapsed)
          Received 'cb_seq_60237' from server 'localhost_1_0'. (1708 ms elapsed)
          Received 'cb_part_60326' from server 'localhost_1_2'. (2199 ms elapsed)
          Received 'cb_oseq_60222' from server 'localhost_1_1'. (335985 ms elapsed)
          Structuring (delay-based) cb_oseq_60222...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60222
        Mapping component cb_oseq_60222...
          Structuring (delay-based) cb_seq_60205...
          Done structuring (delay-based) cb_seq_60205
        Mapping component cb_seq_60205...
          Structuring (delay-based) mux_ctl_0x_60181...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x_60181
        Mapping component mux_ctl_0x_60181...
          Structuring (delay-based) cb_seq_60245...
          Done structuring (delay-based) cb_seq_60245
        Mapping component cb_seq_60245...
          Structuring (delay-based) cb_seq_60233...
          Done structuring (delay-based) cb_seq_60233
        Mapping component cb_seq_60233...
          Structuring (delay-based) cb_seq_60227...
          Done structuring (delay-based) cb_seq_60227
        Mapping component cb_seq_60227...
          Structuring (delay-based) cb_part_60326...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60326
        Mapping component cb_part_60326...
          Structuring (delay-based) cb_seq_60237...
          Done structuring (delay-based) cb_seq_60237
        Mapping component cb_seq_60237...
          Structuring (delay-based) cb_part_60336...
            Starting partial collapsing (xors only) cb_part_60336
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60336
        Mapping component cb_part_60336...
          Structuring (delay-based) logic partition in ibex_fetch_fifo_NUM_REQS2...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_fetch_fifo_NUM_REQS2
        Mapping logic partition in ibex_fetch_fifo_NUM_REQS2...
        Distributing super-thread jobs: cb_seq_60221 cb_seq_60219 add_unsigned_35304 cb_part_60324
          Sending 'cb_seq_60221' to server 'localhost_1_1'...
            Sent 'cb_seq_60221' to server 'localhost_1_1'.
          Sending 'cb_seq_60219' to server 'localhost_1_5'...
            Sent 'cb_seq_60219' to server 'localhost_1_5'.
          Sending 'add_unsigned_35304' to server 'localhost_1_3'...
            Sent 'add_unsigned_35304' to server 'localhost_1_3'.
          Sending 'cb_part_60324' to server 'localhost_1_6'...
            Sent 'cb_part_60324' to server 'localhost_1_6'.
          Received 'cb_part_60324' from server 'localhost_1_6'. (189 ms elapsed)
          Received 'add_unsigned_35304' from server 'localhost_1_3'. (245 ms elapsed)
          Received 'cb_seq_60219' from server 'localhost_1_5'. (354 ms elapsed)
          Received 'cb_seq_60221' from server 'localhost_1_1'. (6235 ms elapsed)
          Structuring (delay-based) cb_seq_60221...
          Done structuring (delay-based) cb_seq_60221
        Mapping component cb_seq_60221...
          Structuring (delay-based) cb_seq_60219...
          Done structuring (delay-based) cb_seq_60219
        Mapping component cb_seq_60219...
          Structuring (delay-based) add_unsigned_35304...
            Starting partial collapsing (xors only) add_unsigned_35304
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_35304
        Mapping component add_unsigned_35304...
          Structuring (delay-based) cb_part_60324...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60324
        Mapping component cb_part_60324...
        Distributing super-thread jobs: cb_part_60281 add_unsigned_35302
          Sending 'cb_part_60281' to server 'localhost_1_1'...
            Sent 'cb_part_60281' to server 'localhost_1_1'.
          Sending 'add_unsigned_35302' to server 'localhost_1_5'...
            Sent 'add_unsigned_35302' to server 'localhost_1_5'.
          Received 'add_unsigned_35302' from server 'localhost_1_5'. (292 ms elapsed)
          Received 'cb_part_60281' from server 'localhost_1_1'. (464 ms elapsed)
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) pmc_dc_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmc_dc_offset_decoder
        Mapping component pmc_dc_offset_decoder...
          Structuring (delay-based) cb_part_60281...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60281
        Mapping component cb_part_60281...
          Structuring (delay-based) add_unsigned_35302...
            Starting partial collapsing (xors only) add_unsigned_35302
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_35302
        Mapping component add_unsigned_35302...
        Distributing super-thread jobs: ibex_compressed_decoder cb_seq_60211
          Sending 'ibex_compressed_decoder' to server 'localhost_1_1'...
            Sent 'ibex_compressed_decoder' to server 'localhost_1_1'.
          Sending 'cb_seq_60211' to server 'localhost_1_5'...
            Sent 'cb_seq_60211' to server 'localhost_1_5'.
          Received 'cb_seq_60211' from server 'localhost_1_5'. (188 ms elapsed)
          Received 'ibex_compressed_decoder' from server 'localhost_1_1'. (683 ms elapsed)
          Structuring (delay-based) logic partition in pmcc_loop_controller...
          Done structuring (delay-based) logic partition in pmcc_loop_controller
        Mapping logic partition in pmcc_loop_controller...
          Structuring (delay-based) logic partition in pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) logic partition in ibex_csr_Width18_ShadowCopy0_ResetValue0...
          Done structuring (delay-based) logic partition in ibex_csr_Width18_ShadowCopy0_ResetValue0
        Mapping logic partition in ibex_csr_Width18_ShadowCopy0_ResetValue0...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35354...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35354
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35354...
          Structuring (delay-based) logic partition in uart_transmitter...
          Done structuring (delay-based) logic partition in uart_transmitter
        Mapping logic partition in uart_transmitter...
          Structuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0...
          Done structuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0
        Mapping logic partition in ibex_prefetch_buffer_BranchPredictor0...
          Structuring (delay-based) logic partition in data_ram_data_bus_ibex_data_bus_slave...
          Done structuring (delay-based) logic partition in data_ram_data_bus_ibex_data_bus_slave
        Mapping logic partition in data_ram_data_bus_ibex_data_bus_slave...
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in uart_receiver...
          Done structuring (delay-based) logic partition in uart_receiver
        Mapping logic partition in uart_receiver...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1073741827...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1073741827
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1073741827...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0
        Mapping logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0...
          Structuring (delay-based) logic partition in timer_core...
          Done structuring (delay-based) logic partition in timer_core
        Mapping logic partition in timer_core...
          Structuring (delay-based) logic partition in ibex_load_store_unit...
          Done structuring (delay-based) logic partition in ibex_load_store_unit
        Mapping logic partition in ibex_load_store_unit...
          Structuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue16...
          Done structuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue16
        Mapping logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue16...
          Structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Done structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master
        Mapping logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Structuring (delay-based) logic partition in ibex_multdiv_fast_RV32M2...
          Done structuring (delay-based) logic partition in ibex_multdiv_fast_RV32M2
        Mapping logic partition in ibex_multdiv_fast_RV32M2...
          Structuring (delay-based) pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master
        Mapping component pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0...
          Structuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue0...
          Done structuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue0
        Mapping logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue0...
          Structuring (delay-based) logic partition in spi_master...
          Done structuring (delay-based) logic partition in spi_master
        Mapping logic partition in spi_master...
          Structuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
          Done structuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master
        Mapping logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
          Structuring (delay-based) logic partition in serial_clock_generator...
          Done structuring (delay-based) logic partition in serial_clock_generator
        Mapping logic partition in serial_clock_generator...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1...
          Structuring (delay-based) logic partition in serial_clock_generator_2126...
          Done structuring (delay-based) logic partition in serial_clock_generator_2126
        Mapping logic partition in serial_clock_generator_2126...
          Structuring (delay-based) ibex_compressed_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) ibex_compressed_decoder
        Mapping component ibex_compressed_decoder...
          Structuring (delay-based) cb_seq_60211...
          Done structuring (delay-based) cb_seq_60211
        Mapping component cb_seq_60211...
          Structuring (delay-based) logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0...
          Done structuring (delay-based) logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0
        Mapping logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                    Message Text                     |
--------------------------------------------------------------------------------
| GB-6   |Info    |   57 |A datapath component has been ungrouped.             |
| GLO-12 |Info    |   16 |Replacing a flip-flop with a logic constant 0.       |
|        |        |      |To prevent this optimization, set the                |
|        |        |      | 'optimize_constant_0_flops' root attribute to       |
|        |        |      | 'false' or 'optimize_constant_0_seq' instance       |
|        |        |      | attribute to 'false'. You can also see the complete |
|        |        |      | list of deleted sequential with command 'report     |
|        |        |      | sequential -deleted' (on Reason 'constant0').       |
| GLO-32 |Info    |    2 |Deleting sequential instances not driving any        |
|        |        |      | primary outputs.                                    |
|        |        |      |Optimizations such as constant propagation or        |
|        |        |      | redundancy removal could change the connections so  |
|        |        |      | an instance does not drive any primary outputs      |
|        |        |      | anymore. To see the list of deleted sequential, set |
|        |        |      | the 'information_level' attribute to 2 or above. If |
|        |        |      | the message is truncated set the message attribute  |
|        |        |      | 'truncate' to false to see the complete list.       |
| GLO-34 |Info    |    1 |Deleting instances not driving any primary outputs.  |
|        |        |      |Optimizations such as constant propagation or        |
|        |        |      | redundancy removal could change the connections so  |
|        |        |      | a hierarchical instance does not drive any primary  |
|        |        |      | outputs anymore. To see the list of deleted         |
|        |        |      | hierarchical instances, set the 'information_level' |
|        |        |      | attribute to 2 or above. If the message is          |
|        |        |      | truncated set the message attribute 'truncate' to   |
|        |        |      | false to see the complete list. To prevent this     |
|        |        |      | optimization, set the 'delete_unloaded_insts'       |
|        |        |      | root/subdesign attribute to 'false' or 'preserve'   |
|        |        |      | instance attribute to 'true'.                       |
| GLO-42 |Info    |    1 |Equivalent sequential instances have been merged.    |
|        |        |      |To prevent merging of sequential instances, set the  |
|        |        |      | 'optimize_merge_flops' and 'optimize_merge_latches' |
|        |        |      | root attributes to 'false' or the                   |
|        |        |      | 'optimize_merge_seq' instance attribute to 'false'. |
| GLO-43 |Info    |    1 |Invert equivalent sequential instances have been     |
|        |        |      | merged.                                             |
|        |        |      |To prevent merging of sequential instances, set the  |
|        |        |      | 'optimize_merge_flops' and 'optimize_merge_latches' |
|        |        |      | root attributes to 'false' or the                   |
|        |        |      | 'optimize_merge_seq' instance attribute to 'false'. |
| GLO-45 |Info    |   12 |Replacing the synchronous part of an always feeding  |
|        |        |      | back flip-flop with a logic constant.               |
|        |        |      |To prevent this optimization, set                    |
|        |        |      | 'optimize_constant_feedback_seqs' root attribute to |
|        |        |      | 'false'. The instance attribute                     |
|        |        |      | 'optimize_constant_feedback_seq' controls this      |
|        |        |      | optimization.                                       |
| MESG-6 |Warning |    1 |Message truncated because it exceeds the maximum     |
|        |        |      | length of 4096 characters.                          |
|        |        |      |By default messages are limited to 4096 characters.  |
|        |        |      | All characters after the 4096 character limit are   |
|        |        |      | truncated. To remove this limit, set the message    |
|        |        |      | attribute 'truncate' to 'false'. However, this may  |
|        |        |      | dramatically increase the size of the log file.     |
| ST-110 |Info    |    8 |Connection established with super-threading server.  |
|        |        |      |The tool is entering super-threading mode and has    |
|        |        |      | established a connection with a CPU server process. |
|        |        |      | This is enabled by the root attributes              |
|        |        |      | 'super_thread_servers' or 'auto_super_thread'.      |
| ST-120 |Info    |    1 |Attempting to launch a super-threading server.       |
|        |        |      |The tool is entering super-threading mode and is     |
|        |        |      | launching a CPU server process.  This is enabled by |
|        |        |      | the root attribute 'super_thread_servers' or        |
|        |        |      | 'auto_super_thread'.                                |
| ST-128 |Info    |    2 |Super thread servers are launched successfully.      |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'Tclk' target slack:   270 ps
Target path end-point (Port: mtm_riscv_chip/ss)

                Pin                           Type         Fanout   Load  Arrival   
                                             (Domain)               (fF)    (ps)    
------------------------------------------------------------------------------------
(clock Tclk)                         <<<  launch                                0 R 
u_mtm_riscv_soc_wrapper
  u_mtm_riscv_soc
    u_peripherals
      u_spi
        u_spi_master
          cb_seqi
            sck_generator_en_reg/clk                                                
            sck_generator_en_reg/q   (u)  unmapped_d_flop       8    11.2           
          cb_seqi/u_serial_clock_generator_en 
          cb_oseqi/cb_seqi_u_serial_clock_generator_en 
            g1492/in_0                                                              
            g1492/z                  (u)  unmapped_not          1    57.0           
          cb_oseqi/ss 
        u_spi_master/ss 
      u_spi/spi_bus_ss 
    u_peripherals/spi_bus_ss 
  u_mtm_riscv_soc/spi_bus_ss 
u_mtm_riscv_soc_wrapper/ss 
u_pads_out/spi_ss_core 
  u_spi_ss/I                                                                        
  u_spi_ss/PAD                       (P)  PDO08CDG(WC_tc)       1 30000.0           
u_pads_out/spi_ss 
ss                                   <<<  interconnect                              
                                          out port                                  
(design.sdc_line_33_12_1)                 ext delay                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Tclk)                              capture                           20000 R 
                                          uncertainty                               
------------------------------------------------------------------------------------
Cost Group   : 'Tclk' (path_group 'Tclk')
Start-point  : u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/cb_seqi/sck_generator_en_reg/clk
End-point    : ss
Analysis View: WC_av

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 5451ps.
 
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 459.11 sec
          foreground process active time          : 85.12 sec
          background processes total active time  : 386.50 sec
          approximate speedup                     : 1.03X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+-----------+-----+----------------------+---------------------------+
|   Host    |  Machine  | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------+-----+----------------------+---------------------------+
| localhost | localhost |  8  |        3136.9        |          3257.3           |
+-----------+-----------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |      1444.9 [1]      |        1631.5 [1]         |
| localhost_1_2 |      172.2 [2]       |          [2] [3]          |
| localhost_1_7 |      171.5 [2]       |          [2] [3]          |
| localhost_1_4 |      171.9 [2]       |          [2] [3]          |
| localhost_1_1 |      210.7 [2]       |          [2] [3]          |
| localhost_1_6 |      176.1 [2]       |          [2] [3]          |
| localhost_1_5 |      185.2 [2]       |          [2] [3]          |
| localhost_1_3 |      174.0 [2]       |          [2] [3]          |
+---------------+----------------------+---------------------------+
[1] Memory of child processes is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.

Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_1' was forked process '50599' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_5' was forked process '50607' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_3' was forked process '50603' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_6' was forked process '50609' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_4' was forked process '50605' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_7' was forked process '50611' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_2' was forked process '50601' on this host.

+-----------+-----------+-----+----------------------+---------------------------+
|   Host    |  Machine  | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------+-----+----------------------+---------------------------+
| localhost | localhost |  1  |        2811.6        |          3257.3           |
+-----------+-----------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        1112.3        |          1631.5           |
+---------------+----------------------+---------------------------+

PBS_Generic_Opt-Post - Elapsed_Time 791, CPU_Time 759.655943
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) | 100.0(100.0) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
#
# Start activating view: analysis_view:mtm_riscv_chip/WCL_av
#
#
# Done activating view: analysis_view:mtm_riscv_chip/WCL_av
#
#
# Start activating view: analysis_view:mtm_riscv_chip/WCZ_av
#
#
# Done activating view: analysis_view:mtm_riscv_chip/WCZ_av
#
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 14, CPU_Time 14.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) |  98.2( 98.3) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:54(00:15:00) |  00:00:14(00:00:14) |   1.8(  1.7) |   17:37:30 (Aug10) |   2.61 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                           16         -         -    115961    765427      1430
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                        14         -         -    115944    541691      2610
##>G:Misc                             790
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      820
##>========================================================================================

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_new_id_q_reg
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/imd_val_q_reg[1][32]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/id_stage_i/imd_val_q_reg[1][33]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/core_busy_q_reg
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/fetch_enable_q_reg
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[24]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[25]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[26]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[27]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[28]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[29]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[30]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/u_pmcc_dpram/rdata_b_reg[31]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram/data_bus_rvalid_reg
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmc_ac/u_pmc_ac_offset_decoder/rvalid_reg
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmc_dc/u_pmc_dc_offset_decoder/rvalid_reg
constant 1     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[0]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[1]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[2]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[3]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[4]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[5]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[6]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][4]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][5]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][6]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][7]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][8]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][9]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][10]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][11]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][12]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][13]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][14]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][15]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][16]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][17]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][18]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][19]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][20]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][21]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][22]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][23]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][24]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][25]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][26]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][27]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][28]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][29]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][30]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/gpio_reg[idr][data][31]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][0]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][1]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][2]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][3]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][4]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][5]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][6]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][7]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][8]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][9]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][10]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][11]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][12]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][13]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][14]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][15]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][16]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][17]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][18]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][19]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][20]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][21]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][22]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][23]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][24]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][25]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][26]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][27]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][28]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][29]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][30]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_1][data][31]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][0]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][1]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][2]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][3]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][4]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][5]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][6]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][7]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][8]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][9]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][10]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][11]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][12]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][13]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][14]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][15]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][16]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][17]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][18]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][19]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][20]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][21]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][22]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][23]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][24]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][25]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][26]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][27]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][28]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][29]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][30]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[dout_0][data][31]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][10]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][11]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][12]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][13]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][14]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][15]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][16]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][17]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][18]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][19]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][20]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][21]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][22]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][23]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][24]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/pmc_reg[ctrl][res][25]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/pc_id_o_reg[0]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[4]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[5]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[6]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[7]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[8]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[9]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[10]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[11]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[12]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[13]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[14]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[15]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[16]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[17]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[18]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[19]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[20]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[21]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[22]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[23]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[24]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[25]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[26]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[27]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[28]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[29]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[30]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[31]/data_in_prv_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[4]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[5]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[6]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[7]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[8]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[9]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[10]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[11]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[12]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[13]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[14]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[15]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[16]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[17]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[18]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[19]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[20]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[21]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[22]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[23]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[24]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[25]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[26]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[27]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[28]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[29]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[30]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[31]/data_in_prv2_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[4]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[5]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[6]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[7]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[8]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[9]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[10]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[11]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[12]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[13]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[14]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[15]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[16]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[17]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[18]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[19]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[20]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[21]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[22]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[23]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[24]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[25]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[26]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[27]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[28]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[29]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[30]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_gpio/u_gpio_interrupt_detector/u_edge_detector[31]/data_in_prv3_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[0]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[2]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[3]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[4]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[5]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[0] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[0]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[1] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[1]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[2] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[2]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[3] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[3]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[4] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[4]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[5] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[5]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[6] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[6]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[7] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[7]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[8] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[8]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[9] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[9]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[10] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[10]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[11] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[11]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[12] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[12]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[13] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[13]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[14] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[14]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[15] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[15]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[16] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[16]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[17] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[17]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[18] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[18]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[19] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[19]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[20] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[20]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[21] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[21]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[22] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[22]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[23] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[23]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[24] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[24]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[25] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[25]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[26] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[26]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[27] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[27]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[28] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[28]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[29] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[29]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[30] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[30]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_id_o_reg[31] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core/if_stage_i/instr_rdata_alu_id_o_reg[31]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[0] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[0]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[1] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[1]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[2] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[2]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[3] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[3]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[4] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[4]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[5] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[5]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[6] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[6]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[7] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[7]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[8] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[8]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[9] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[9]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[10] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[10]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[11] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[11]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[12] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[12]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[13] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[13]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[14] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[14]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[15] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[15]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[16] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[16]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[17] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[17]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[18] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[18]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[19] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[19]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[20] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[20]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[21] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[21]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[22] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[22]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[23] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[23]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[24] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[24]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[25] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[25]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[26] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[26]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[27] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[27]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[28] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[28]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[29] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[29]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[30] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[30]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/instr_bus_rdata_reg[31] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom/data_bus_rdata_reg[31]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_uart/u_serial_clock_generator/falling_edge_reg
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[0]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[1]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[0]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[1]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][0]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][1]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][2]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][3]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][4]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][5]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][6]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][7]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][8]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][9]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][10]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][11]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][12]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][13]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][14]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][15]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][16]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][17]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][18]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][19]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][20]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][21]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][22]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][23]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][24]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][25]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][26]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][27]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][28]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][29]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][30]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/mem_reg[0][31]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_pmp_err_q_reg[1]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/mcountinhibit_q_reg[1]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/nmi_mode_q_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_load_store_unit_i/pmp_err_q_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/rdata_pmp_err_q_reg[0]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_load_store_unit_i/lsu_err_q_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[2]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/load_err_q_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/store_err_q_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[0]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/instr_fetch_err_plus2_o_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/instr_fetch_err_o_reg
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_depc_csr/rdata_q_reg[0]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mepc_csr/rdata_q_reg[0]
constant 0     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[0]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[0]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[1]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[2]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[3]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[4]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_cause_csr/rdata_q_reg[5]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_csr/rdata_q_reg[0]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_csr/rdata_q_reg[1]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_csr/rdata_q_reg[2]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[1]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[2]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[3]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[4]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[5]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[6]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[7]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[8]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[9]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[10]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[11]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[12]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[13]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[14]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[15]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[16]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[17]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[18]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[19]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[20]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[21]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[22]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[23]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[24]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[25]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[26]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[27]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[28]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[29]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[30]
unloaded       u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/u_mstack_epc_csr/rdata_q_reg[31]
merged         u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/state_reg[1] merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/sck_generator_en_reg
inv merged     u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/ss_reg inv merged with u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/sck_generator_en_reg
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mtm_riscv_chip' to generic gates.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(synthesize.tcl) 132: timestat GENERIC
===========================================
The RUNTIME after GENERIC is 643.000000 secs
and the MEMORY_USAGE after GENERIC is 2326.44 MB
===========================================
@file(synthesize.tcl) 136: syn_map $DESIGN
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 0.90
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.27
Via Resistance      : 23.66 ohm (from qrc_tech_file)
Site size           : 1.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
metal1          H         0.00        0.000282  
metal2          V         1.00        0.000273  
metal3          H         1.00        0.000275  
metal4          V         1.00        0.000274  
metal5          H         1.00        0.000274  
metal6          V         1.00        0.000265  
metal7          H         1.00        0.000421  
metal8          V         1.00        0.000426  
metal9          H         1.00        0.000342  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
metal1          H         0.00         6.038420  
metal2          V         1.00         5.119019  
metal3          H         1.00         5.119019  
metal4          V         1.00         5.119019  
metal5          H         1.00         5.119019  
metal6          V         1.00         5.119019  
metal7          H         1.00         0.090536  
metal8          V         1.00         0.090536  
metal9          H         1.00         0.015830  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.070000  
M2              V         1.00         0.070000  
M3              H         1.00         0.070000  
M4              V         1.00         0.070000  
M5              H         1.00         0.070000  
M6              V         1.00         0.070000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  
AP              H         1.00         2.000000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'mtm_riscv_chip' using 'medium' effort.
Mapper: Libraries have:
	domain WC_tc: 454 combo usable cells and 280 sequential usable cells
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) |  96.4( 96.6) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:54(00:15:00) |  00:00:14(00:00:14) |   1.8(  1.7) |   17:37:30 (Aug10) |   2.61 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:08(00:15:14) |  00:00:14(00:00:14) |   1.8(  1.7) |   17:37:44 (Aug10) |   2.54 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) |  96.2( 96.3) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:54(00:15:00) |  00:00:14(00:00:14) |   1.8(  1.7) |   17:37:30 (Aug10) |   2.61 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:08(00:15:14) |  00:00:14(00:00:14) |   1.8(  1.7) |   17:37:44 (Aug10) |   2.54 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:10(00:15:16) |  00:00:02(00:00:02) |   0.3(  0.2) |   17:37:46 (Aug10) |   2.54 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition threshold '300000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 0.90
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.27
Via Resistance      : 23.66 ohm (from qrc_tech_file)
Site size           : 1.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
metal1          H         0.00        0.000282  
metal2          V         1.00        0.000273  
metal3          H         1.00        0.000275  
metal4          V         1.00        0.000274  
metal5          H         1.00        0.000274  
metal6          V         1.00        0.000265  
metal7          H         1.00        0.000421  
metal8          V         1.00        0.000426  
metal9          H         1.00        0.000342  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
metal1          H         0.00         6.038420  
metal2          V         1.00         5.119019  
metal3          H         1.00         5.119019  
metal4          V         1.00         5.119019  
metal5          H         1.00         5.119019  
metal6          V         1.00         5.119019  
metal7          H         1.00         0.090536  
metal8          V         1.00         0.090536  
metal9          H         1.00         0.015830  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.070000  
M2              V         1.00         0.070000  
M3              H         1.00         0.070000  
M4              V         1.00         0.070000  
M5              H         1.00         0.070000  
M6              V         1.00         0.070000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  
AP              H         1.00         2.000000  

Mapper: Libraries have:
	domain WC_tc: 454 combo usable cells and 280 sequential usable cells
Dominant view analysis is reducing the number of views from 3 (3 corners) to 1 (1 corners).
Info    : Removed object. [TUI-58]
        : Removed mode 'mode:mtm_riscv_chip/WC_av'.
Info    : Removed object. [TUI-58]
        : Removed mode 'mode:mtm_riscv_chip/WCZ_av'.
      Mapping 'mtm_riscv_chip'...
        Preparing the circuit
          Pruning unused logic
Updating ST server settings
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '60552' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '60559' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '60566' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_11' is forked process '60571' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_12' is forked process '60573' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_13' is forked process '60575' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_14' is forked process '60577' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
Updating ST server settings
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_13' was forked process '60575' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_11' was forked process '60571' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_10' was forked process '60566' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_9' was forked process '60559' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_8' was forked process '60552' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_12' was forked process '60573' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_14' was forked process '60577' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_15' is forked process '60978' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_16' is forked process '60980' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_17' is forked process '60982' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_18' is forked process '60984' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_19' is forked process '60986' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_20' is forked process '60988' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_21' is forked process '60990' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: cb_seq_60717 cb_oseq_60718
          Sending 'cb_seq_60717' to server 'localhost_1_20'...
            Sent 'cb_seq_60717' to server 'localhost_1_20'.
          Sending 'cb_oseq_60718' to server 'localhost_1_18'...
            Sent 'cb_oseq_60718' to server 'localhost_1_18'.
          Received 'cb_oseq_60718' from server 'localhost_1_18'. (1860 ms elapsed)
          Received 'cb_seq_60717' from server 'localhost_1_20'. (6273 ms elapsed)
        Done preparing the circuit
          Structuring (delay-based) mtm_riscv_chip...
          Done structuring (delay-based) mtm_riscv_chip
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
          Structuring (delay-based) logic partition in serial_clock_generator...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in serial_clock_generator
        Mapping logic partition in serial_clock_generator...
          Structuring (delay-based) pmcc_instr_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmcc_instr_decoder
        Mapping component pmcc_instr_decoder...
          Structuring (delay-based) logic partition in spi_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in spi_master
        Mapping logic partition in spi_master...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
        Distributing super-thread jobs: ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1 cb_seq_60726 increment_unsigned_2502_2554_40750 cb_oseq_60721 cb_oseq_60731 increment_unsigned_3786_3815
          Sending 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' to server 'localhost_1_20'...
            Sent 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' to server 'localhost_1_20'.
          Sending 'cb_seq_60726' to server 'localhost_1_18'...
            Sent 'cb_seq_60726' to server 'localhost_1_18'.
          Sending 'increment_unsigned_2502_2554_40750' to server 'localhost_1_15'...
            Sent 'increment_unsigned_2502_2554_40750' to server 'localhost_1_15'.
          Sending 'cb_oseq_60721' to server 'localhost_1_19'...
            Sent 'cb_oseq_60721' to server 'localhost_1_19'.
          Sending 'cb_oseq_60731' to server 'localhost_1_21'...
            Sent 'cb_oseq_60731' to server 'localhost_1_21'.
          Sending 'increment_unsigned_3786_3815' to server 'localhost_1_16'...
            Sent 'increment_unsigned_3786_3815' to server 'localhost_1_16'.
          Received 'cb_oseq_60731' from server 'localhost_1_21'. (504 ms elapsed)
          Received 'cb_seq_60726' from server 'localhost_1_18'. (644 ms elapsed)
          Received 'increment_unsigned_2502_2554_40750' from server 'localhost_1_15'. (642 ms elapsed)
          Received 'increment_unsigned_3786_3815' from server 'localhost_1_16'. (904 ms elapsed)
          Received 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' from server 'localhost_1_20'. (1053 ms elapsed)
          Structuring (delay-based) ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1
        Mapping component ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1...
          Structuring (delay-based) cb_seq_60726...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60726
        Mapping component cb_seq_60726...
          Structuring (delay-based) increment_unsigned_2502_2554_40750...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_2502_2554_40750
        Mapping component increment_unsigned_2502_2554_40750...
          Received 'cb_oseq_60721' from server 'localhost_1_19'. (1407 ms elapsed)
          Structuring (delay-based) cb_oseq_60721...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60721
        Mapping component cb_oseq_60721...
          Structuring (delay-based) cb_oseq_60731...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60731
        Mapping component cb_oseq_60731...
          Structuring (delay-based) increment_unsigned_3786_3815...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_3786_3815
        Mapping component increment_unsigned_3786_3815...
        Distributing super-thread jobs: cb_oseq_60702 cb_seq_60730
          Sending 'cb_oseq_60702' to server 'localhost_1_20'...
            Sent 'cb_oseq_60702' to server 'localhost_1_20'.
          Sending 'cb_seq_60730' to server 'localhost_1_18'...
            Sent 'cb_seq_60730' to server 'localhost_1_18'.
          Received 'cb_seq_60730' from server 'localhost_1_18'. (161 ms elapsed)
          Received 'cb_oseq_60702' from server 'localhost_1_20'. (1658 ms elapsed)
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_load_store_unit...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_load_store_unit
        Mapping logic partition in ibex_load_store_unit...
          Structuring (delay-based) cb_oseq_60702...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60702
        Mapping component cb_oseq_60702...
          Structuring (delay-based) cb_seq_60730...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60730
        Mapping component cb_seq_60730...
        Distributing super-thread jobs: cb_part_60747 cb_part_60761 cb_part_60759 cb_part_60779
          Sending 'cb_part_60747' to server 'localhost_1_20'...
            Sent 'cb_part_60747' to server 'localhost_1_20'.
          Sending 'cb_part_60761' to server 'localhost_1_18'...
            Sent 'cb_part_60761' to server 'localhost_1_18'.
          Sending 'cb_part_60759' to server 'localhost_1_15'...
            Sent 'cb_part_60759' to server 'localhost_1_15'.
          Sending 'cb_part_60779' to server 'localhost_1_19'...
            Sent 'cb_part_60779' to server 'localhost_1_19'.
          Received 'cb_part_60779' from server 'localhost_1_19'. (157 ms elapsed)
          Received 'cb_part_60759' from server 'localhost_1_15'. (201 ms elapsed)
          Received 'cb_part_60747' from server 'localhost_1_20'. (306 ms elapsed)
          Structuring (delay-based) cb_part_60747...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60747
        Mapping component cb_part_60747...
          Received 'cb_part_60761' from server 'localhost_1_18'. (327 ms elapsed)
          Structuring (delay-based) cb_part_60761...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60761
        Mapping component cb_part_60761...
          Structuring (delay-based) cb_part_60759...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60759
        Mapping component cb_part_60759...
          Structuring (delay-based) cb_part_60779...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60779
        Mapping component cb_part_60779...
          Structuring (delay-based) logic partition in ibex_alu_RV32B2...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_alu_RV32B2
        Mapping logic partition in ibex_alu_RV32B2...
        Rebalancing component 'sll_791_65'...
        Rebalancing component 'csa_tree_add_11487_69_groupi'...
        Distributing super-thread jobs: csa_tree_add_11487_69_group_2 add_unsigned_8521 shift_left_vlog_unsigned_2128 cb_part_60753
          Sending 'csa_tree_add_11487_69_group_2' to server 'localhost_1_20'...
            Sent 'csa_tree_add_11487_69_group_2' to server 'localhost_1_20'.
          Sending 'add_unsigned_8521' to server 'localhost_1_18'...
            Sent 'add_unsigned_8521' to server 'localhost_1_18'.
          Sending 'shift_left_vlog_unsigned_2128' to server 'localhost_1_15'...
            Sent 'shift_left_vlog_unsigned_2128' to server 'localhost_1_15'.
          Sending 'cb_part_60753' to server 'localhost_1_19'...
            Sent 'cb_part_60753' to server 'localhost_1_19'.
          Received 'shift_left_vlog_unsigned_2128' from server 'localhost_1_15'. (229 ms elapsed)
          Received 'cb_part_60753' from server 'localhost_1_19'. (287 ms elapsed)
          Received 'add_unsigned_8521' from server 'localhost_1_18'. (386 ms elapsed)
          Received 'csa_tree_add_11487_69_group_2' from server 'localhost_1_20'. (1539 ms elapsed)
          Structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) csa_tree_add_11487_69_group_2...
            Starting partial collapsing (xors only) csa_tree_add_11487_69_group_2
            Finished partial collapsing.
            Starting xor partial collapsing csa_tree_add_11487_69_group_2
            Finished xor partial collapsing.
          Done structuring (delay-based) csa_tree_add_11487_69_group_2
        Mapping component csa_tree_add_11487_69_group_2...
          Structuring (delay-based) add_unsigned_8521...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_8521
        Mapping component add_unsigned_8521...
          Structuring (delay-based) shift_left_vlog_unsigned_2128...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_left_vlog_unsigned_2128
        Mapping component shift_left_vlog_unsigned_2128...
          Structuring (delay-based) cb_part_60753...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60753
        Mapping component cb_part_60753...
        Rebalancing component 'sra_859_82'...
        Distributing super-thread jobs: arith_shift_right_vlog_signed cb_part_60755
          Sending 'arith_shift_right_vlog_signed' to server 'localhost_1_20'...
            Sent 'arith_shift_right_vlog_signed' to server 'localhost_1_20'.
          Sending 'cb_part_60755' to server 'localhost_1_18'...
            Sent 'cb_part_60755' to server 'localhost_1_18'.
          Received 'arith_shift_right_vlog_signed' from server 'localhost_1_20'. (277 ms elapsed)
          Structuring (delay-based) arith_shift_right_vlog_signed...
          Done structuring (delay-based) arith_shift_right_vlog_signed
        Mapping component arith_shift_right_vlog_signed...
          Received 'cb_part_60755' from server 'localhost_1_18'. (293 ms elapsed)
          Structuring (delay-based) cb_part_60755...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60755
        Mapping component cb_part_60755...
        Distributing super-thread jobs: add_unsigned_35286
          Sending 'add_unsigned_35286' to server 'localhost_1_20'...
            Sent 'add_unsigned_35286' to server 'localhost_1_20'.
          Received 'add_unsigned_35286' from server 'localhost_1_20'. (321 ms elapsed)
          Structuring (delay-based) logic partition in uart_transmitter...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in uart_transmitter
        Mapping logic partition in uart_transmitter...
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) pmcc_wait_controller...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmcc_wait_controller
        Mapping component pmcc_wait_controller...
          Structuring (delay-based) logic partition in ibex_load_store_unit...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_load_store_unit
        Mapping logic partition in ibex_load_store_unit...
          Structuring (delay-based) logic partition in ibex_multdiv_fast_RV32M2...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_multdiv_fast_RV32M2
        Mapping logic partition in ibex_multdiv_fast_RV32M2...
          Structuring (delay-based) add_unsigned_35286...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_35286
        Mapping component add_unsigned_35286...
          Structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) gpio_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) gpio_offset_decoder
        Mapping component gpio_offset_decoder...
          Structuring (delay-based) logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master
        Mapping logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master...
          Structuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master
        Mapping logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
          Structuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2
        Mapping logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
          Structuring (delay-based) logic partition in serial_clock_generator_2126...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in serial_clock_generator_2126
        Mapping logic partition in serial_clock_generator_2126...
          Structuring (delay-based) logic partition in uart_receiver...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in uart_receiver
        Mapping logic partition in uart_receiver...
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) pmc_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmc_offset_decoder
        Mapping component pmc_offset_decoder...
        Distributing super-thread jobs: cb_part_60756 cb_part_60803 cb_oseq_60723 cb_seq_60736
          Sending 'cb_part_60756' to server 'localhost_1_20'...
            Sent 'cb_part_60756' to server 'localhost_1_20'.
          Sending 'cb_part_60803' to server 'localhost_1_18'...
            Sent 'cb_part_60803' to server 'localhost_1_18'.
          Sending 'cb_oseq_60723' to server 'localhost_1_15'...
            Sent 'cb_oseq_60723' to server 'localhost_1_15'.
          Sending 'cb_seq_60736' to server 'localhost_1_19'...
            Sent 'cb_seq_60736' to server 'localhost_1_19'.
          Received 'cb_seq_60736' from server 'localhost_1_19'. (183 ms elapsed)
          Received 'cb_oseq_60723' from server 'localhost_1_15'. (410 ms elapsed)
          Received 'cb_part_60803' from server 'localhost_1_18'. (883 ms elapsed)
          Received 'cb_part_60756' from server 'localhost_1_20'. (8335 ms elapsed)
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) cb_part_60756...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60756
        Mapping component cb_part_60756...
          Structuring (delay-based) cb_part_60803...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60803
        Mapping component cb_part_60803...
          Structuring (delay-based) cb_oseq_60723...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60723
        Mapping component cb_oseq_60723...
          Structuring (delay-based) cb_seq_60736...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60736
        Mapping component cb_seq_60736...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
        Distributing super-thread jobs: cb_oseq_60718 cb_seq_60719 cb_seq_60699 cb_seq_60720 cb_part_60758 cb_oseq_60712
          Sending 'cb_oseq_60718' to server 'localhost_1_20'...
            Sent 'cb_oseq_60718' to server 'localhost_1_20'.
          Sending 'cb_seq_60719' to server 'localhost_1_18'...
            Sent 'cb_seq_60719' to server 'localhost_1_18'.
          Sending 'cb_seq_60699' to server 'localhost_1_15'...
            Sent 'cb_seq_60699' to server 'localhost_1_15'.
          Sending 'cb_seq_60720' to server 'localhost_1_19'...
            Sent 'cb_seq_60720' to server 'localhost_1_19'.
          Sending 'cb_part_60758' to server 'localhost_1_21'...
            Sent 'cb_part_60758' to server 'localhost_1_21'.
          Sending 'cb_oseq_60712' to server 'localhost_1_16'...
            Sent 'cb_oseq_60712' to server 'localhost_1_16'.
          Received 'cb_part_60758' from server 'localhost_1_21'. (268 ms elapsed)
          Received 'cb_seq_60720' from server 'localhost_1_19'. (373 ms elapsed)
          Received 'cb_seq_60699' from server 'localhost_1_15'. (473 ms elapsed)
          Received 'cb_seq_60719' from server 'localhost_1_18'. (733 ms elapsed)
          Received 'cb_oseq_60712' from server 'localhost_1_16'. (1019 ms elapsed)
          Received 'cb_oseq_60718' from server 'localhost_1_20'. (270183 ms elapsed)
          Structuring (delay-based) cb_oseq_60718...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60718
        Mapping component cb_oseq_60718...
          Structuring (delay-based) cb_seq_60719...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60719
        Mapping component cb_seq_60719...
          Structuring (delay-based) cb_seq_60699...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60699
        Mapping component cb_seq_60699...
          Structuring (delay-based) cb_seq_60720...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60720
        Mapping component cb_seq_60720...
          Structuring (delay-based) cb_part_60758...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60758
        Mapping component cb_part_60758...
          Structuring (delay-based) cb_oseq_60712...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60712
        Mapping component cb_oseq_60712...
        Distributing super-thread jobs: cb_part_60768
          Sending 'cb_part_60768' to server 'localhost_1_20'...
            Sent 'cb_part_60768' to server 'localhost_1_20'.
          Received 'cb_part_60768' from server 'localhost_1_20'. (284 ms elapsed)
          Structuring (delay-based) cb_part_60768...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60768
        Mapping component cb_part_60768...
          Structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
        Distributing super-thread jobs: boot_mem
          Sending 'boot_mem' to server 'localhost_1_20'...
            Sent 'boot_mem' to server 'localhost_1_20'.
          Received 'boot_mem' from server 'localhost_1_20'. (3330 ms elapsed)
          Structuring (delay-based) timer_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) timer_offset_decoder
        Mapping component timer_offset_decoder...
          Structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master
        Mapping logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Structuring (delay-based) boot_mem...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) boot_mem
        Mapping component boot_mem...
        Distributing super-thread jobs: cb_part_60801
          Sending 'cb_part_60801' to server 'localhost_1_20'...
            Sent 'cb_part_60801' to server 'localhost_1_20'.
          Received 'cb_part_60801' from server 'localhost_1_20'. (505 ms elapsed)
          Structuring (delay-based) add_unsigned_35302...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_35302
        Mapping component add_unsigned_35302...
          Structuring (delay-based) cb_part_60801...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60801
        Mapping component cb_part_60801...
          Structuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0
        Mapping logic partition in ibex_prefetch_buffer_BranchPredictor0...
        Distributing super-thread jobs: cb_part_60766 cb_seq_60709 cb_oseq_60708
          Sending 'cb_part_60766' to server 'localhost_1_20'...
            Sent 'cb_part_60766' to server 'localhost_1_20'.
          Sending 'cb_seq_60709' to server 'localhost_1_18'...
            Sent 'cb_seq_60709' to server 'localhost_1_18'.
          Sending 'cb_oseq_60708' to server 'localhost_1_15'...
            Sent 'cb_oseq_60708' to server 'localhost_1_15'.
          Received 'cb_seq_60709' from server 'localhost_1_18'. (244 ms elapsed)
          Received 'cb_oseq_60708' from server 'localhost_1_15'. (251 ms elapsed)
          Received 'cb_part_60766' from server 'localhost_1_20'. (513 ms elapsed)
          Structuring (delay-based) pmc_ac_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmc_ac_offset_decoder
        Mapping component pmc_ac_offset_decoder...
          Structuring (delay-based) edge_detector_31...
            Starting partial collapsing (xors only) edge_detector_31
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) edge_detector_31
        Mapping component edge_detector_31...
          Structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) cb_part_60766...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60766
        Mapping component cb_part_60766...
          Structuring (delay-based) cb_seq_60709...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60709
        Mapping component cb_seq_60709...
          Structuring (delay-based) cb_oseq_60708...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60708
        Mapping component cb_oseq_60708...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
        Distributing super-thread jobs: cb_seq_60717 cb_seq_60715 cb_seq_60728 cb_seq_60740 cb_seq_60722 mux_ctl_0x_60677 cb_part_60806 ibex_compressed_decoder cb_oseq_60733 add_unsigned_35304
          Sending 'cb_seq_60717' to server 'localhost_1_20'...
            Sent 'cb_seq_60717' to server 'localhost_1_20'.
          Sending 'cb_seq_60715' to server 'localhost_1_18'...
            Sent 'cb_seq_60715' to server 'localhost_1_18'.
          Sending 'cb_seq_60728' to server 'localhost_1_15'...
            Sent 'cb_seq_60728' to server 'localhost_1_15'.
          Sending 'cb_seq_60740' to server 'localhost_1_19'...
            Sent 'cb_seq_60740' to server 'localhost_1_19'.
          Sending 'cb_seq_60722' to server 'localhost_1_21'...
            Sent 'cb_seq_60722' to server 'localhost_1_21'.
          Sending 'mux_ctl_0x_60677' to server 'localhost_1_16'...
            Sent 'mux_ctl_0x_60677' to server 'localhost_1_16'.
          Sending 'cb_part_60806' to server 'localhost_1_0'...
            Sent 'cb_part_60806' to server 'localhost_1_0'.
          Sending 'ibex_compressed_decoder' to server 'localhost_1_17'...
            Sent 'ibex_compressed_decoder' to server 'localhost_1_17'.
          Received 'mux_ctl_0x_60677' from server 'localhost_1_16'. (607 ms elapsed)
          Sending 'cb_oseq_60733' to server 'localhost_1_16'...
            Sent 'cb_oseq_60733' to server 'localhost_1_16'.
          Received 'cb_seq_60740' from server 'localhost_1_19'. (797 ms elapsed)
          Sending 'add_unsigned_35304' to server 'localhost_1_19'...
            Sent 'add_unsigned_35304' to server 'localhost_1_19'.
          Received 'cb_seq_60728' from server 'localhost_1_15'. (846 ms elapsed)
          Received 'cb_seq_60722' from server 'localhost_1_21'. (797 ms elapsed)
          Received 'cb_seq_60715' from server 'localhost_1_18'. (909 ms elapsed)
          Received 'add_unsigned_35304' from server 'localhost_1_19'. (235 ms elapsed)
          Received 'cb_oseq_60733' from server 'localhost_1_16'. (564 ms elapsed)
          Received 'ibex_compressed_decoder' from server 'localhost_1_17'. (1802 ms elapsed)
          Received 'cb_part_60806' from server 'localhost_1_0'. (1965 ms elapsed)
          Received 'cb_seq_60717' from server 'localhost_1_20'. (103456 ms elapsed)
          Structuring (delay-based) cb_seq_60717...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60717
        Mapping component cb_seq_60717...
          Structuring (delay-based) cb_seq_60715...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60715
        Mapping component cb_seq_60715...
          Structuring (delay-based) cb_seq_60728...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60728
        Mapping component cb_seq_60728...
          Structuring (delay-based) cb_seq_60740...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60740
        Mapping component cb_seq_60740...
          Structuring (delay-based) cb_seq_60722...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60722
        Mapping component cb_seq_60722...
          Structuring (delay-based) mux_ctl_0x_60677...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x_60677
        Mapping component mux_ctl_0x_60677...
          Structuring (delay-based) cb_part_60806...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60806
        Mapping component cb_part_60806...
          Structuring (delay-based) ibex_compressed_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) ibex_compressed_decoder
        Mapping component ibex_compressed_decoder...
          Structuring (delay-based) cb_oseq_60733...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_60733
        Mapping component cb_oseq_60733...
          Structuring (delay-based) add_unsigned_35304...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_35304
        Mapping component add_unsigned_35304...
        Distributing super-thread jobs: cb_seq_60732 cb_part_60805
          Sending 'cb_seq_60732' to server 'localhost_1_20'...
            Sent 'cb_seq_60732' to server 'localhost_1_20'.
          Sending 'cb_part_60805' to server 'localhost_1_18'...
            Sent 'cb_part_60805' to server 'localhost_1_18'.
          Received 'cb_part_60805' from server 'localhost_1_18'. (172 ms elapsed)
          Received 'cb_seq_60732' from server 'localhost_1_20'. (358 ms elapsed)
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) cb_seq_60732...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60732
        Mapping component cb_seq_60732...
          Structuring (delay-based) cb_part_60805...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60805
        Mapping component cb_part_60805...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
        Distributing super-thread jobs: cb_seq_60701 cb_part_60796
          Sending 'cb_seq_60701' to server 'localhost_1_20'...
            Sent 'cb_seq_60701' to server 'localhost_1_20'.
          Sending 'cb_part_60796' to server 'localhost_1_18'...
            Sent 'cb_part_60796' to server 'localhost_1_18'.
          Received 'cb_part_60796' from server 'localhost_1_18'. (195 ms elapsed)
          Received 'cb_seq_60701' from server 'localhost_1_20'. (1324 ms elapsed)
          Structuring (delay-based) cb_seq_60701...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60701
        Mapping component cb_seq_60701...
          Structuring (delay-based) cb_part_60796...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60796
        Mapping component cb_part_60796...
        Distributing super-thread jobs: cb_seq_60707 cb_part_60807
          Sending 'cb_seq_60707' to server 'localhost_1_20'...
            Sent 'cb_seq_60707' to server 'localhost_1_20'.
          Sending 'cb_part_60807' to server 'localhost_1_18'...
            Sent 'cb_part_60807' to server 'localhost_1_18'.
          Received 'cb_seq_60707' from server 'localhost_1_20'. (503 ms elapsed)
          Received 'cb_part_60807' from server 'localhost_1_18'. (692 ms elapsed)
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) cb_seq_60707...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60707
        Mapping component cb_seq_60707...
          Structuring (delay-based) cb_part_60807...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_60807
        Mapping component cb_part_60807...
        Distributing super-thread jobs: increment_unsigned_2502_2554
          Sending 'increment_unsigned_2502_2554' to server 'localhost_1_20'...
            Sent 'increment_unsigned_2502_2554' to server 'localhost_1_20'.
          Received 'increment_unsigned_2502_2554' from server 'localhost_1_20'. (337 ms elapsed)
          Structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) pmc_dc_offset_decoder...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmc_dc_offset_decoder
        Mapping component pmc_dc_offset_decoder...
          Structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) increment_unsigned_2502_2554...
          Done structuring (delay-based) increment_unsigned_2502_2554
        Mapping component increment_unsigned_2502_2554...
        Distributing super-thread jobs: cb_seq_60698
          Sending 'cb_seq_60698' to server 'localhost_1_20'...
            Sent 'cb_seq_60698' to server 'localhost_1_20'.
          Received 'cb_seq_60698' from server 'localhost_1_20'. (706 ms elapsed)
          Structuring (delay-based) logic partition in uart_transmitter...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in uart_transmitter
        Mapping logic partition in uart_transmitter...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35351...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35351
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35351...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1073741827...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1073741827
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1073741827...
          Structuring (delay-based) logic partition in serial_clock_generator...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in serial_clock_generator
        Mapping logic partition in serial_clock_generator...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35350...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35350
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35350...
          Structuring (delay-based) logic partition in data_ram_data_bus_ibex_data_bus_slave...
          Done structuring (delay-based) logic partition in data_ram_data_bus_ibex_data_bus_slave
        Mapping logic partition in data_ram_data_bus_ibex_data_bus_slave...
          Structuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue0...
          Done structuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue0
        Mapping logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue0...
          Structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master
        Mapping logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Structuring (delay-based) logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0
        Mapping logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0...
          Structuring (delay-based) pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master
        Mapping component pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master...
          Structuring (delay-based) logic partition in ibex_csr_Width18_ShadowCopy0_ResetValue0...
          Done structuring (delay-based) logic partition in ibex_csr_Width18_ShadowCopy0_ResetValue0
        Mapping logic partition in ibex_csr_Width18_ShadowCopy0_ResetValue0...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35353...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35353
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35353...
          Structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done structuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) logic partition in pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master
        Mapping logic partition in pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35352...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35352
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35352...
          Structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_load_store_unit...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_load_store_unit
        Mapping logic partition in ibex_load_store_unit...
          Structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Mapping logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Structuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue16...
          Done structuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue16
        Mapping logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue16...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0...
          Structuring (delay-based) logic partition in serial_clock_generator_2126...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in serial_clock_generator_2126
        Mapping logic partition in serial_clock_generator_2126...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1...
          Structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35354...
          Done structuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35354
        Mapping logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35354...
          Structuring (delay-based) cb_seq_60698...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_60698
        Mapping component cb_seq_60698...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                           Message Text                            |
------------------------------------------------------------------------------------------------
| LBR-76   |Warning |  300 |Detected both combinational and sequential timing arcs in a        |
|          |        |      | library cell. This might prevent the tool from using this cell    |
|          |        |      | for technology mapping. The tool will treat it as unusable.       |
|          |        |      |The library cell will be treated as a timing-model. Make sure that |
|          |        |      | the timing arcs and output function are defined correctly. Even   |
|          |        |      | if the cell intends to have dual-functionality, it cannot be      |
|          |        |      | unmapped or automatically inferred.                               |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                       |
| SDC-202  |Error   |    2 |Could not interpret SDC command.                                   |
|          |        |      |The 'read_sdc' command encountered a problem while trying to       |
|          |        |      | evaluate an SDC command. This SDC command will be added to the    |
|          |        |      | Tcl variable $::dc::sdc_failed_commands.                          |
| SDC-209  |Warning |    2 |One or more commands failed when these constraints were applied.   |
|          |        |      |You can examine the failed commands or save them to a file by      |
|          |        |      | querying the Tcl variable $::dc::sdc_failed_commands.             |
| ST-110   |Info    |   14 |Connection established with super-threading server.                |
|          |        |      |The tool is entering super-threading mode and has established a    |
|          |        |      | connection with a CPU server process.  This is enabled by the     |
|          |        |      | root attributes 'super_thread_servers' or 'auto_super_thread'.    |
| ST-112   |Info    |   14 |A super-threading server has been shut down normally.              |
|          |        |      |A super-threaded optimization is complete and a CPU server was     |
|          |        |      | successfully shut down.                                           |
| ST-128   |Info    |    2 |Super thread servers are launched successfully.                    |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                                           |
| TUI-58   |Info    |    2 |Removed object.                                                    |
| TUI-62   |Error   |    2 |A single object was expected, but multiple objects were found.     |
|          |        |      |Use the 'vfind' command to narrow the list down to a single        |
|          |        |      | object.                                                           |
------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'Tclk' target slack:   331 ps
Target path end-point (Port: mtm_riscv_chip/ss)

                Pin                            Type         Fanout   Load  Arrival   
                                              (Domain)               (fF)    (ps)    
-------------------------------------------------------------------------------------
(clock Tclk)                         <<<  launch                                 0 R 
u_mtm_riscv_soc_wrapper
  u_mtm_riscv_soc
    u_peripherals
      u_spi
        u_spi_master
          cb_seqi
            sck_generator_en_reg/clk                                                 
            sck_generator_en_reg/q   (u)  unmapped_d_flop        8    11.2           
          cb_seqi/u_serial_clock_generator_en 
          cb_oseqi/cb_seqi_u_serial_clock_generator_en 
            g1492/in_0                                                               
            g1492/z                  (u)  unmapped_not           1    44.9           
          cb_oseqi/ss 
        u_spi_master/ss 
      u_spi/spi_bus_ss 
    u_peripherals/spi_bus_ss 
  u_mtm_riscv_soc/spi_bus_ss 
u_mtm_riscv_soc_wrapper/ss 
u_pads_out/spi_ss_core 
  u_spi_ss/I                                                                         
  u_spi_ss/PAD                       (P)  PDO08CDG(WCL_tc)       1 30000.0           
u_pads_out/spi_ss 
ss                                   <<<  interconnect                               
                                          out port                                   
(tmp_sdc_WC_av.sdc_line_40)               ext delay                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock Tclk)                              capture                            20000 R 
                                          uncertainty                                
-------------------------------------------------------------------------------------
Cost Group   : 'Tclk' (path_group 'Tclk')
Start-point  : u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_spi/u_spi_master/cb_seqi/sck_generator_en_reg/clk
End-point    : ss
Analysis View: WCL_av

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8174ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
        Distributing super-thread jobs: cb_seq_60698
          Sending 'cb_seq_60698' to server 'localhost_1_20'...
            Sent 'cb_seq_60698' to server 'localhost_1_20'.
          Received 'cb_seq_60698' from server 'localhost_1_20'. (1036 ms elapsed)
          Restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35350...
          Done restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35350
        Optimizing logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35350...
          Restructuring (delay-based) logic partition in uart_transmitter...
          Done restructuring (delay-based) logic partition in uart_transmitter
        Optimizing logic partition in uart_transmitter...
          Restructuring (delay-based) logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0
        Optimizing logic partition in ibex_if_stage_DmHaltAddr0_DmExceptionAddr0_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0...
          Restructuring (delay-based) logic partition in serial_clock_generator_2126...
          Done restructuring (delay-based) logic partition in serial_clock_generator_2126
        Optimizing logic partition in serial_clock_generator_2126...
          Restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35351...
          Done restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35351
        Optimizing logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35351...
          Restructuring (delay-based) logic partition in serial_clock_generator...
          Done restructuring (delay-based) logic partition in serial_clock_generator
        Optimizing logic partition in serial_clock_generator...
          Restructuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Done restructuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master
        Optimizing logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Restructuring (delay-based) pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master...
          Done restructuring (delay-based) pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master
        Optimizing component pmcc_matrix_controller_pm_ctrl_soc_pm_ctrl_master...
          Restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35352...
          Done restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35352
        Optimizing logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35352...
          Restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1073741827...
          Done restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1073741827
        Optimizing logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1073741827...
          Restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1...
          Done restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1
        Optimizing logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue1...
          Restructuring (delay-based) logic partition in pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master...
          Done restructuring (delay-based) logic partition in pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master
        Optimizing logic partition in pmc_dc_data_bus_ibex_data_bus_slave_pm_digital_config_soc_pm_digital_config_master...
          Restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35353...
          Done restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35353
        Optimizing logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35353...
          Restructuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue16...
          Done restructuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue16
        Optimizing logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue16...
          Restructuring (delay-based) logic partition in data_ram_data_bus_ibex_data_bus_slave...
          Done restructuring (delay-based) logic partition in data_ram_data_bus_ibex_data_bus_slave
        Optimizing logic partition in data_ram_data_bus_ibex_data_bus_slave...
          Restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35354...
          Done restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35354
        Optimizing logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0_35354...
          Restructuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done restructuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Optimizing logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Restructuring (delay-based) logic partition in ibex_csr_Width18_ShadowCopy0_ResetValue0...
          Done restructuring (delay-based) logic partition in ibex_csr_Width18_ShadowCopy0_ResetValue0
        Optimizing logic partition in ibex_csr_Width18_ShadowCopy0_ResetValue0...
          Restructuring (delay-based) logic partition in ibex_load_store_unit...
          Done restructuring (delay-based) logic partition in ibex_load_store_unit
        Optimizing logic partition in ibex_load_store_unit...
          Restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0...
          Done restructuring (delay-based) logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0
        Optimizing logic partition in ibex_csr_Width32_ShadowCopy0_ResetValue0...
          Restructuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue0...
          Done restructuring (delay-based) logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue0
        Optimizing logic partition in ibex_csr_Width6_ShadowCopy0_ResetValue0...
          Restructuring (delay-based) cb_seq_60698...
          Done restructuring (delay-based) cb_seq_60698
        Optimizing component cb_seq_60698...
        Distributing super-thread jobs: increment_unsigned_2502_2554
          Sending 'increment_unsigned_2502_2554' to server 'localhost_1_20'...
            Sent 'increment_unsigned_2502_2554' to server 'localhost_1_20'.
          Received 'increment_unsigned_2502_2554' from server 'localhost_1_20'. (868 ms elapsed)
          Restructuring (delay-based) pmc_dc_offset_decoder...
          Done restructuring (delay-based) pmc_dc_offset_decoder
        Optimizing component pmc_dc_offset_decoder...
          Restructuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done restructuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Optimizing logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Restructuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done restructuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Optimizing logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Restructuring (delay-based) increment_unsigned_2502_2554...
          Done restructuring (delay-based) increment_unsigned_2502_2554
        Optimizing component increment_unsigned_2502_2554...
        Early Area Reclamation for increment_unsigned_2502_2554 'very_fast' (slack=13540, area=427)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
        Distributing super-thread jobs: cb_seq_60707
          Sending 'cb_seq_60707' to server 'localhost_1_20'...
            Sent 'cb_seq_60707' to server 'localhost_1_20'.
          Received 'cb_seq_60707' from server 'localhost_1_20'. (851 ms elapsed)
          Restructuring (delay-based) cb_seq_60707...
          Done restructuring (delay-based) cb_seq_60707
        Optimizing component cb_seq_60707...
        Distributing super-thread jobs: cb_part_60807
          Sending 'cb_part_60807' to server 'localhost_1_20'...
            Sent 'cb_part_60807' to server 'localhost_1_20'.
          Received 'cb_part_60807' from server 'localhost_1_20'. (799 ms elapsed)
          Restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) cb_part_60807...
          Done restructuring (delay-based) cb_part_60807
        Optimizing component cb_part_60807...
        Distributing super-thread jobs: cb_seq_60701
          Sending 'cb_seq_60701' to server 'localhost_1_20'...
            Sent 'cb_seq_60701' to server 'localhost_1_20'.
          Received 'cb_seq_60701' from server 'localhost_1_20'. (4041 ms elapsed)
          Restructuring (delay-based) cb_seq_60701...
          Done restructuring (delay-based) cb_seq_60701
        Optimizing component cb_seq_60701...
        Distributing super-thread jobs: cb_part_60796
          Sending 'cb_part_60796' to server 'localhost_1_20'...
            Sent 'cb_part_60796' to server 'localhost_1_20'.
          Received 'cb_part_60796' from server 'localhost_1_20'. (232 ms elapsed)
          Restructuring (delay-based) cb_part_60796...
          Done restructuring (delay-based) cb_part_60796
        Optimizing component cb_part_60796...
          Restructuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done restructuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Optimizing logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
        Distributing super-thread jobs: cb_seq_60732
          Sending 'cb_seq_60732' to server 'localhost_1_20'...
            Sent 'cb_seq_60732' to server 'localhost_1_20'.
          Received 'cb_seq_60732' from server 'localhost_1_20'. (724 ms elapsed)
          Restructuring (delay-based) cb_seq_60732...
          Done restructuring (delay-based) cb_seq_60732
        Optimizing component cb_seq_60732...
        Distributing super-thread jobs: cb_part_60805
          Sending 'cb_part_60805' to server 'localhost_1_20'...
            Sent 'cb_part_60805' to server 'localhost_1_20'.
          Received 'cb_part_60805' from server 'localhost_1_20'. (172 ms elapsed)
          Restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) cb_part_60805...
          Done restructuring (delay-based) cb_part_60805
        Optimizing component cb_part_60805...
        Distributing super-thread jobs: cb_seq_60717 cb_seq_60715 cb_seq_60728 cb_seq_60740 cb_seq_60722 mux_ctl_0x_60677
          Sending 'cb_seq_60717' to server 'localhost_1_20'...
            Sent 'cb_seq_60717' to server 'localhost_1_20'.
          Sending 'cb_seq_60715' to server 'localhost_1_18'...
            Sent 'cb_seq_60715' to server 'localhost_1_18'.
          Sending 'cb_seq_60728' to server 'localhost_1_15'...
            Sent 'cb_seq_60728' to server 'localhost_1_15'.
          Sending 'cb_seq_60740' to server 'localhost_1_19'...
            Sent 'cb_seq_60740' to server 'localhost_1_19'.
          Sending 'cb_seq_60722' to server 'localhost_1_21'...
            Sent 'cb_seq_60722' to server 'localhost_1_21'.
          Sending 'mux_ctl_0x_60677' to server 'localhost_1_16'...
            Sent 'mux_ctl_0x_60677' to server 'localhost_1_16'.
          Received 'cb_seq_60728' from server 'localhost_1_15'. (942 ms elapsed)
          Received 'cb_seq_60715' from server 'localhost_1_18'. (1488 ms elapsed)
          Received 'cb_seq_60740' from server 'localhost_1_19'. (2038 ms elapsed)
          Received 'mux_ctl_0x_60677' from server 'localhost_1_16'. (2835 ms elapsed)
          Received 'cb_seq_60722' from server 'localhost_1_21'. (3109 ms elapsed)
          Received 'cb_seq_60717' from server 'localhost_1_20'. (104187 ms elapsed)
          Restructuring (delay-based) cb_seq_60717...
          Done restructuring (delay-based) cb_seq_60717
        Optimizing component cb_seq_60717...
          Restructuring (delay-based) cb_seq_60715...
          Done restructuring (delay-based) cb_seq_60715
        Optimizing component cb_seq_60715...
          Restructuring (delay-based) cb_seq_60728...
          Done restructuring (delay-based) cb_seq_60728
        Optimizing component cb_seq_60728...
          Restructuring (delay-based) cb_seq_60740...
          Done restructuring (delay-based) cb_seq_60740
        Optimizing component cb_seq_60740...
          Restructuring (delay-based) cb_seq_60722...
          Done restructuring (delay-based) cb_seq_60722
        Optimizing component cb_seq_60722...
          Restructuring (delay-based) mux_ctl_0x_60677...
          Done restructuring (delay-based) mux_ctl_0x_60677
        Optimizing component mux_ctl_0x_60677...
        Distributing super-thread jobs: cb_part_60806 ibex_compressed_decoder cb_oseq_60733 add_unsigned_35304
          Sending 'cb_part_60806' to server 'localhost_1_20'...
            Sent 'cb_part_60806' to server 'localhost_1_20'.
          Sending 'ibex_compressed_decoder' to server 'localhost_1_18'...
            Sent 'ibex_compressed_decoder' to server 'localhost_1_18'.
          Sending 'cb_oseq_60733' to server 'localhost_1_15'...
            Sent 'cb_oseq_60733' to server 'localhost_1_15'.
          Sending 'add_unsigned_35304' to server 'localhost_1_19'...
            Sent 'add_unsigned_35304' to server 'localhost_1_19'.
          Received 'cb_oseq_60733' from server 'localhost_1_15'. (255 ms elapsed)
          Received 'add_unsigned_35304' from server 'localhost_1_19'. (459 ms elapsed)
          Received 'ibex_compressed_decoder' from server 'localhost_1_18'. (764 ms elapsed)
          Received 'cb_part_60806' from server 'localhost_1_20'. (1252 ms elapsed)
          Restructuring (delay-based) cb_part_60806...
          Done restructuring (delay-based) cb_part_60806
        Optimizing component cb_part_60806...
          Restructuring (delay-based) ibex_compressed_decoder...
          Done restructuring (delay-based) ibex_compressed_decoder
        Optimizing component ibex_compressed_decoder...
          Restructuring (delay-based) cb_oseq_60733...
          Done restructuring (delay-based) cb_oseq_60733
        Optimizing component cb_oseq_60733...
          Restructuring (delay-based) add_unsigned_35304...
          Done restructuring (delay-based) add_unsigned_35304
        Optimizing component add_unsigned_35304...
        Early Area Reclamation for add_unsigned_35304 'very_fast' (slack=14472, area=211)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
        Distributing super-thread jobs: cb_seq_60709
          Sending 'cb_seq_60709' to server 'localhost_1_20'...
            Sent 'cb_seq_60709' to server 'localhost_1_20'.
          Received 'cb_seq_60709' from server 'localhost_1_20'. (385 ms elapsed)
          Restructuring (delay-based) cb_seq_60709...
          Done restructuring (delay-based) cb_seq_60709
        Optimizing component cb_seq_60709...
        Distributing super-thread jobs: cb_part_60766 cb_oseq_60708
          Sending 'cb_part_60766' to server 'localhost_1_20'...
            Sent 'cb_part_60766' to server 'localhost_1_20'.
          Sending 'cb_oseq_60708' to server 'localhost_1_18'...
            Sent 'cb_oseq_60708' to server 'localhost_1_18'.
          Received 'cb_oseq_60708' from server 'localhost_1_18'. (310 ms elapsed)
          Received 'cb_part_60766' from server 'localhost_1_20'. (783 ms elapsed)
          Restructuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done restructuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Optimizing logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Restructuring (delay-based) edge_detector_31...
          Done restructuring (delay-based) edge_detector_31
        Optimizing component edge_detector_31...
          Restructuring (delay-based) pmc_ac_offset_decoder...
          Done restructuring (delay-based) pmc_ac_offset_decoder
        Optimizing component pmc_ac_offset_decoder...
          Restructuring (delay-based) cb_part_60766...
          Done restructuring (delay-based) cb_part_60766
        Optimizing component cb_part_60766...
          Restructuring (delay-based) cb_oseq_60708...
          Done restructuring (delay-based) cb_oseq_60708
        Optimizing component cb_oseq_60708...
          Restructuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_prefetch_buffer_BranchPredictor0
        Optimizing logic partition in ibex_prefetch_buffer_BranchPredictor0...
        Distributing super-thread jobs: cb_part_60801
          Sending 'cb_part_60801' to server 'localhost_1_20'...
            Sent 'cb_part_60801' to server 'localhost_1_20'.
          Received 'cb_part_60801' from server 'localhost_1_20'. (723 ms elapsed)
          Restructuring (delay-based) add_unsigned_35302...
          Done restructuring (delay-based) add_unsigned_35302
        Optimizing component add_unsigned_35302...
        Early Area Reclamation for add_unsigned_35302 'very_fast' (slack=8837, area=198)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_part_60801...
          Done restructuring (delay-based) cb_part_60801
        Optimizing component cb_part_60801...
        Distributing super-thread jobs: boot_mem
          Sending 'boot_mem' to server 'localhost_1_20'...
            Sent 'boot_mem' to server 'localhost_1_20'.
          Received 'boot_mem' from server 'localhost_1_20'. (4526 ms elapsed)
          Restructuring (delay-based) timer_offset_decoder...
          Done restructuring (delay-based) timer_offset_decoder
        Optimizing component timer_offset_decoder...
          Restructuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Done restructuring (delay-based) logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master
        Optimizing logic partition in spi_data_bus_ibex_data_bus_slave_spi_bus_soc_spi_bus_master...
          Restructuring (delay-based) boot_mem...
          Done restructuring (delay-based) boot_mem
        Optimizing component boot_mem...
          Restructuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done restructuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Optimizing logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
        Distributing super-thread jobs: cb_part_60768
          Sending 'cb_part_60768' to server 'localhost_1_20'...
            Sent 'cb_part_60768' to server 'localhost_1_20'.
          Received 'cb_part_60768' from server 'localhost_1_20'. (320 ms elapsed)
          Restructuring (delay-based) cb_part_60768...
          Done restructuring (delay-based) cb_part_60768
        Optimizing component cb_part_60768...
        Distributing super-thread jobs: cb_seq_60719 cb_seq_60699 cb_seq_60720
          Sending 'cb_seq_60719' to server 'localhost_1_20'...
            Sent 'cb_seq_60719' to server 'localhost_1_20'.
          Sending 'cb_seq_60699' to server 'localhost_1_18'...
            Sent 'cb_seq_60699' to server 'localhost_1_18'.
          Sending 'cb_seq_60720' to server 'localhost_1_15'...
            Sent 'cb_seq_60720' to server 'localhost_1_15'.
          Received 'cb_seq_60720' from server 'localhost_1_15'. (773 ms elapsed)
          Received 'cb_seq_60699' from server 'localhost_1_18'. (877 ms elapsed)
          Received 'cb_seq_60719' from server 'localhost_1_20'. (1653 ms elapsed)
          Restructuring (delay-based) cb_seq_60719...
          Done restructuring (delay-based) cb_seq_60719
        Optimizing component cb_seq_60719...
          Restructuring (delay-based) cb_seq_60699...
          Done restructuring (delay-based) cb_seq_60699
        Optimizing component cb_seq_60699...
          Restructuring (delay-based) cb_seq_60720...
          Done restructuring (delay-based) cb_seq_60720
        Optimizing component cb_seq_60720...
        Distributing super-thread jobs: cb_oseq_60718 cb_part_60758 cb_oseq_60712
          Sending 'cb_oseq_60718' to server 'localhost_1_20'...
            Sent 'cb_oseq_60718' to server 'localhost_1_20'.
          Sending 'cb_part_60758' to server 'localhost_1_18'...
            Sent 'cb_part_60758' to server 'localhost_1_18'.
          Sending 'cb_oseq_60712' to server 'localhost_1_15'...
            Sent 'cb_oseq_60712' to server 'localhost_1_15'.
          Received 'cb_part_60758' from server 'localhost_1_18'. (368 ms elapsed)
          Received 'cb_oseq_60712' from server 'localhost_1_15'. (347 ms elapsed)

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 1618s, ST: 1056s, FG: 799s, CPU: 102.5%}, MEM {curr: 2.3G, peak: 2.5G, phys curr: 3.0G, phys peak: 3.2G}, SYS {load: 1.7, cpu: 64, total: 251.9G, free: 226.1G}
          Received 'cb_oseq_60718' from server 'localhost_1_20'. (88806 ms elapsed)
          Restructuring (delay-based) cb_oseq_60718...
          Done restructuring (delay-based) cb_oseq_60718
        Optimizing component cb_oseq_60718...
          Restructuring (delay-based) cb_part_60758...
          Done restructuring (delay-based) cb_part_60758
        Optimizing component cb_part_60758...
          Restructuring (delay-based) cb_oseq_60712...
          Done restructuring (delay-based) cb_oseq_60712
        Optimizing component cb_oseq_60712...
          Restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
        Distributing super-thread jobs: cb_seq_60736
          Sending 'cb_seq_60736' to server 'localhost_1_20'...
            Sent 'cb_seq_60736' to server 'localhost_1_20'.
          Received 'cb_seq_60736' from server 'localhost_1_20'. (309 ms elapsed)
          Restructuring (delay-based) cb_seq_60736...
          Done restructuring (delay-based) cb_seq_60736
        Optimizing component cb_seq_60736...
        Distributing super-thread jobs: cb_part_60756 cb_part_60803 cb_oseq_60723
          Sending 'cb_part_60756' to server 'localhost_1_20'...
            Sent 'cb_part_60756' to server 'localhost_1_20'.
          Sending 'cb_part_60803' to server 'localhost_1_18'...
            Sent 'cb_part_60803' to server 'localhost_1_18'.
          Sending 'cb_oseq_60723' to server 'localhost_1_15'...
            Sent 'cb_oseq_60723' to server 'localhost_1_15'.
          Received 'cb_oseq_60723' from server 'localhost_1_15'. (578 ms elapsed)
          Received 'cb_part_60803' from server 'localhost_1_18'. (1221 ms elapsed)
          Received 'cb_part_60756' from server 'localhost_1_20'. (9407 ms elapsed)
          Restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) cb_part_60756...
          Done restructuring (delay-based) cb_part_60756
        Optimizing component cb_part_60756...
          Restructuring (delay-based) cb_part_60803...
          Done restructuring (delay-based) cb_part_60803
        Optimizing component cb_part_60803...
          Restructuring (delay-based) cb_oseq_60723...
          Done restructuring (delay-based) cb_oseq_60723
        Optimizing component cb_oseq_60723...
          Restructuring (delay-based) pmc_offset_decoder...
          Done restructuring (delay-based) pmc_offset_decoder
        Optimizing component pmc_offset_decoder...
          Restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) logic partition in uart_receiver...
          Done restructuring (delay-based) logic partition in uart_receiver
        Optimizing logic partition in uart_receiver...
          Restructuring (delay-based) logic partition in serial_clock_generator_2126...
          Done restructuring (delay-based) logic partition in serial_clock_generator_2126
        Optimizing logic partition in serial_clock_generator_2126...
          Restructuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
          Done restructuring (delay-based) logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2
        Optimizing logic partition in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B2...
          Restructuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
          Done restructuring (delay-based) logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master
        Optimizing logic partition in uart_data_bus_ibex_data_bus_slave_uart_bus_soc_uart_bus_master...
          Restructuring (delay-based) logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master...
          Done restructuring (delay-based) logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master
        Optimizing logic partition in gpio_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master...
          Restructuring (delay-based) gpio_offset_decoder...
          Done restructuring (delay-based) gpio_offset_decoder
        Optimizing component gpio_offset_decoder...
          Restructuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done restructuring (delay-based) logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Optimizing logic partition in peripherals_instr_bus_ibex_instr_bus_slave_data_bus_ibex_data_bus_slave_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_timer_bus_soc_timer_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
        Distributing super-thread jobs: add_unsigned_35286
          Sending 'add_unsigned_35286' to server 'localhost_1_20'...
            Sent 'add_unsigned_35286' to server 'localhost_1_20'.
          Received 'add_unsigned_35286' from server 'localhost_1_20'. (780 ms elapsed)
          Restructuring (delay-based) pmcc_wait_controller...
          Done restructuring (delay-based) pmcc_wait_controller
        Optimizing component pmcc_wait_controller...
          Restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) logic partition in ibex_load_store_unit...
          Done restructuring (delay-based) logic partition in ibex_load_store_unit
        Optimizing logic partition in ibex_load_store_unit...
          Restructuring (delay-based) logic partition in uart_transmitter...
          Done restructuring (delay-based) logic partition in uart_transmitter
        Optimizing logic partition in uart_transmitter...
          Restructuring (delay-based) logic partition in ibex_multdiv_fast_RV32M2...
          Done restructuring (delay-based) logic partition in ibex_multdiv_fast_RV32M2
        Optimizing logic partition in ibex_multdiv_fast_RV32M2...
          Restructuring (delay-based) add_unsigned_35286...
          Done restructuring (delay-based) add_unsigned_35286
        Optimizing component add_unsigned_35286...
        Early Area Reclamation for add_unsigned_35286 'very_fast' (slack=2486, area=427)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Distributing super-thread jobs: arith_shift_right_vlog_signed cb_part_60755
          Sending 'arith_shift_right_vlog_signed' to server 'localhost_1_20'...
            Sent 'arith_shift_right_vlog_signed' to server 'localhost_1_20'.
          Sending 'cb_part_60755' to server 'localhost_1_18'...
            Sent 'cb_part_60755' to server 'localhost_1_18'.
          Received 'cb_part_60755' from server 'localhost_1_18'. (405 ms elapsed)
          Received 'arith_shift_right_vlog_signed' from server 'localhost_1_20'. (726 ms elapsed)
          Restructuring (delay-based) arith_shift_right_vlog_signed...
          Done restructuring (delay-based) arith_shift_right_vlog_signed
        Optimizing component arith_shift_right_vlog_signed...
        Early Area Reclamation for arith_shift_right_vlog_signed 'very_fast' (slack=12250, area=724)...
          Restructuring (delay-based) arith_shift_right_vlog_signed...
          Done restructuring (delay-based) arith_shift_right_vlog_signed
        Optimizing component arith_shift_right_vlog_signed...
          Restructuring (delay-based) cb_part_60755...
          Done restructuring (delay-based) cb_part_60755
        Optimizing component cb_part_60755...
        Distributing super-thread jobs: csa_tree_add_11487_69_group_2 add_unsigned_8521 shift_left_vlog_unsigned_2128 cb_part_60753
          Sending 'csa_tree_add_11487_69_group_2' to server 'localhost_1_20'...
            Sent 'csa_tree_add_11487_69_group_2' to server 'localhost_1_20'.
          Sending 'add_unsigned_8521' to server 'localhost_1_18'...
            Sent 'add_unsigned_8521' to server 'localhost_1_18'.
          Sending 'shift_left_vlog_unsigned_2128' to server 'localhost_1_15'...
            Sent 'shift_left_vlog_unsigned_2128' to server 'localhost_1_15'.
          Sending 'cb_part_60753' to server 'localhost_1_19'...
            Sent 'cb_part_60753' to server 'localhost_1_19'.
          Received 'cb_part_60753' from server 'localhost_1_19'. (568 ms elapsed)
          Received 'shift_left_vlog_unsigned_2128' from server 'localhost_1_15'. (613 ms elapsed)
          Received 'add_unsigned_8521' from server 'localhost_1_18'. (661 ms elapsed)
          Received 'csa_tree_add_11487_69_group_2' from server 'localhost_1_20'. (5344 ms elapsed)
          Restructuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Done restructuring (delay-based) logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master
        Optimizing logic partition in mtm_riscv_soc_gpio_bus_soc_gpio_bus_master_spi_bus_soc_spi_bus_master_uart_bus_soc_uart_bus_master_pm_ctrl_soc_pm_ctrl_master_pm_data_soc_pm_data_master_pm_analog_config_soc_pm_analog_config_master_pm_digital_config_soc_pm_digital_config_master...
          Restructuring (delay-based) csa_tree_add_11487_69_group_2...
          Done restructuring (delay-based) csa_tree_add_11487_69_group_2
        Optimizing component csa_tree_add_11487_69_group_2...
        Early Area Reclamation for csa_tree_add_11487_69_group_2 'very_fast' (slack=12212, area=4540)...
          Restructuring (delay-based) csa_tree_add_11487_69_group...
          Done restructuring (delay-based) csa_tree_add_11487_69_group
        Optimizing component csa_tree_add_11487_69_group...
          Restructuring (delay-based) csa_tree_add_11487_69_group...
          Done restructuring (delay-based) csa_tree_add_11487_69_group
        Optimizing component csa_tree_add_11487_69_group...
          Restructuring (delay-based) csa_tree_add_11487_69_group...
          Done restructuring (delay-based) csa_tree_add_11487_69_group
        Optimizing component csa_tree_add_11487_69_group...
          Restructuring (delay-based) add_unsigned_8521...
          Done restructuring (delay-based) add_unsigned_8521
        Optimizing component add_unsigned_8521...
        Early Area Reclamation for add_unsigned_8521 'very_fast' (slack=7820, area=436)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned_2128...
          Done restructuring (delay-based) shift_left_vlog_unsigned_2128
        Optimizing component shift_left_vlog_unsigned_2128...
        Early Area Reclamation for shift_left_vlog_unsigned_2128 'very_fast' (slack=13765, area=426)...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) cb_part_60753...
          Done restructuring (delay-based) cb_part_60753
        Optimizing component cb_part_60753...
          Restructuring (delay-based) logic partition in ibex_alu_RV32B2...
          Done restructuring (delay-based) logic partition in ibex_alu_RV32B2
        Optimizing logic partition in ibex_alu_RV32B2...
        Distributing super-thread jobs: cb_part_60747 cb_part_60761 cb_part_60759 cb_part_60779
          Sending 'cb_part_60747' to server 'localhost_1_20'...
            Sent 'cb_part_60747' to server 'localhost_1_20'.
          Sending 'cb_part_60761' to server 'localhost_1_18'...
            Sent 'cb_part_60761' to server 'localhost_1_18'.
          Sending 'cb_part_60759' to server 'localhost_1_15'...
            Sent 'cb_part_60759' to server 'localhost_1_15'.
          Sending 'cb_part_60779' to server 'localhost_1_19'...
            Sent 'cb_part_60779' to server 'localhost_1_19'.
          Received 'cb_part_60779' from server 'localhost_1_19'. (280 ms elapsed)
          Received 'cb_part_60759' from server 'localhost_1_15'. (370 ms elapsed)
          Received 'cb_part_60761' from server 'localhost_1_18'. (425 ms elapsed)
          Received 'cb_part_60747' from server 'localhost_1_20'. (557 ms elapsed)
          Restructuring (delay-based) cb_part_60747...
          Done restructuring (delay-based) cb_part_60747
        Optimizing component cb_part_60747...
          Restructuring (delay-based) cb_part_60761...
          Done restructuring (delay-based) cb_part_60761
        Optimizing component cb_part_60761...
          Restructuring (delay-based) cb_part_60759...
          Done restructuring (delay-based) cb_part_60759
        Optimizing component cb_part_60759...
          Restructuring (delay-based) cb_part_60779...
          Done restructuring (delay-based) cb_part_60779
        Optimizing component cb_part_60779...
        Distributing super-thread jobs: cb_seq_60730
          Sending 'cb_seq_60730' to server 'localhost_1_20'...
            Sent 'cb_seq_60730' to server 'localhost_1_20'.
          Received 'cb_seq_60730' from server 'localhost_1_20'. (184 ms elapsed)
          Restructuring (delay-based) cb_seq_60730...
          Done restructuring (delay-based) cb_seq_60730
        Optimizing component cb_seq_60730...
        Distributing super-thread jobs: cb_oseq_60702
          Sending 'cb_oseq_60702' to server 'localhost_1_20'...
            Sent 'cb_oseq_60702' to server 'localhost_1_20'.
          Received 'cb_oseq_60702' from server 'localhost_1_20'. (3331 ms elapsed)
          Restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_controller_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_controller_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) logic partition in ibex_load_store_unit...
          Done restructuring (delay-based) logic partition in ibex_load_store_unit
        Optimizing logic partition in ibex_load_store_unit...
          Restructuring (delay-based) cb_oseq_60702...
          Done restructuring (delay-based) cb_oseq_60702
        Optimizing component cb_oseq_60702...
        Distributing super-thread jobs: cb_seq_60726
          Sending 'cb_seq_60726' to server 'localhost_1_20'...
            Sent 'cb_seq_60726' to server 'localhost_1_20'.
          Received 'cb_seq_60726' from server 'localhost_1_20'. (463 ms elapsed)
          Restructuring (delay-based) cb_seq_60726...
          Done restructuring (delay-based) cb_seq_60726
        Optimizing component cb_seq_60726...
        Distributing super-thread jobs: ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1 increment_unsigned_2502_2554_40750 cb_oseq_60721 cb_oseq_60731 increment_unsigned_3786_3815
          Sending 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' to server 'localhost_1_20'...
            Sent 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' to server 'localhost_1_20'.
          Sending 'increment_unsigned_2502_2554_40750' to server 'localhost_1_18'...
            Sent 'increment_unsigned_2502_2554_40750' to server 'localhost_1_18'.
          Sending 'cb_oseq_60721' to server 'localhost_1_15'...
            Sent 'cb_oseq_60721' to server 'localhost_1_15'.
          Sending 'cb_oseq_60731' to server 'localhost_1_19'...
            Sent 'cb_oseq_60731' to server 'localhost_1_19'.
          Sending 'increment_unsigned_3786_3815' to server 'localhost_1_21'...
            Sent 'increment_unsigned_3786_3815' to server 'localhost_1_21'.
          Received 'cb_oseq_60731' from server 'localhost_1_19'. (243 ms elapsed)
          Received 'cb_oseq_60721' from server 'localhost_1_15'. (404 ms elapsed)
          Received 'increment_unsigned_2502_2554_40750' from server 'localhost_1_18'. (780 ms elapsed)
          Received 'increment_unsigned_3786_3815' from server 'localhost_1_21'. (774 ms elapsed)
          Received 'ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1' from server 'localhost_1_20'. (944 ms elapsed)
          Restructuring (delay-based) ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1...
          Done restructuring (delay-based) ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1
        Optimizing component ibex_decoder_RV32E0_RV32M2_RV32B2_BranchTargetALU1...
          Restructuring (delay-based) increment_unsigned_2502_2554_40750...
          Done restructuring (delay-based) increment_unsigned_2502_2554_40750
        Optimizing component increment_unsigned_2502_2554_40750...
        Early Area Reclamation for increment_unsigned_2502_2554_40750 'very_fast' (slack=13613, area=421)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) cb_oseq_60721...
          Done restructuring (delay-based) cb_oseq_60721
        Optimizing component cb_oseq_60721...
          Restructuring (delay-based) cb_oseq_60731...
          Done restructuring (delay-based) cb_oseq_60731
        Optimizing component cb_oseq_60731...
          Restructuring (delay-based) increment_unsigned_3786_3815...
          Done restructuring (delay-based) increment_unsigned_3786_3815
        Optimizing component increment_unsigned_3786_3815...
        Early Area Reclamation for increment_unsigned_3786_3815 'very_fast' (slack=15758, area=206)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Done restructuring (delay-based) logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0
        Optimizing logic partition in ibex_id_stage_RV32E0_RV32M2_RV32B2_DataIndTiming0_BranchTargetALU1_SpecBranch0_WritebackStage0_BranchPredictor0...
          Restructuring (delay-based) logic partition in spi_master...
          Done restructuring (delay-based) logic partition in spi_master
        Optimizing logic partition in spi_master...
          Restructuring (delay-based) pmcc_instr_decoder...
          Done restructuring (delay-based) pmcc_instr_decoder
        Optimizing component pmcc_instr_decoder...
          Restructuring (delay-based) logic partition in serial_clock_generator...
          Done restructuring (delay-based) logic partition in serial_clock_generator
        Optimizing logic partition in serial_clock_generator...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                 Pin                              Type           Fanout Load Slew Delay Arrival   
                                                 (Domain)               (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock Tclk)                                launch                                            0 R 
u_mtm_riscv_soc_wrapper
  u_mtm_riscv_soc
    u_core_if_stage_i
      cb_seqi
        instr_rdata_alu_id_o_reg[4]/CP                                        100             0 R 
        instr_rdata_alu_id_o_reg[4]/Q       EDFQD1BWP(WCL_tc)         1  3.4   62  +327     327 F 
      cb_seqi/instr_rdata_id_o[4] 
    u_core_if_stage_i/instr_rdata_id_o[4] 
    g820/I                                                                           +0     327   
    g820/Z                                  BUFFD8BWP(WCL_tc)         9 15.9   44  +108     435 F 
    u_core_id_stage_i/instr_rdata_alu_i[4] 
      decoder_i/instr_rdata_alu_i[4] 
        g13090/I                                                                     +0     435   
        g13090/ZN                           CKND4BWP(WCL_tc)          5 10.1   62   +60     494 R 
        g13072/A1                                                                    +0     494   
        g13072/ZN                           CKND2D4BWP(WCL_tc)        4  8.0   76   +77     572 F 
        g12947/A1                                                                    +0     572   
        g12947/ZN                           IOA21D2BWP(WCL_tc)        2  4.9   84  +152     724 F 
        g12931/A1                                                                    +0     724   
        g12931/ZN                           NR2XD2BWP(WCL_tc)         3  5.5   90   +93     817 R 
        g12892/A1                                                                    +0     817   
        g12892/Z                            AN2XD1BWP(WCL_tc)         2  4.0   92  +143     960 R 
        g12840/B                                                                     +0     960   
        g12840/ZN                           OAI211D1BWP(WCL_tc)       1  2.5  169  +164    1124 F 
        g12807/B                                                                     +0    1124   
        g12807/ZN                           AOI31D1BWP(WCL_tc)        1  2.5  183  +219    1343 R 
        g12790/A1                                                                    +0    1343   
        g12790/ZN                           ND4D1BWP(WCL_tc)          1  2.7  224  +215    1558 F 
        g12766/A1                                                                    +0    1558   
        g12766/ZN                           NR2XD1BWP(WCL_tc)         1  5.8  168  +190    1748 R 
        g12732/A1                                                                    +0    1748   
        g12732/ZN                           ND2D8BWP(WCL_tc)         11 21.4  113  +140    1888 F 
      decoder_i/alu_operator_o[5] 
    u_core_id_stage_i/alu_operator_ex_o[5] 
    u_core_ex_block_i_alu_i/operator_i[5] 
      cb_parti61121/operator_i[3] 
        g62918/A1                                                                    +0    1888   
        g62918/ZN                           IND2D2BWP(WCL_tc)         7 11.3  165  +197    2086 F 
        g62896/A2                                                                    +0    2086   
        g62896/ZN                           NR2D1BWP(WCL_tc)          2  4.0  215  +220    2306 R 
        g62876/A1                                                                    +0    2306   
        g62876/ZN                           ND2D1BWP(WCL_tc)          5  8.2  260  +251    2556 F 
        g62874/B                                                                     +0    2556   
        g62874/Z                            OA211D1BWP(WCL_tc)        1  2.8   62  +217    2773 F 
        g62873/A1                                                                    +0    2773   
        g62873/Z                            AN4D4BWP(WCL_tc)         33 44.8  156  +178    2951 F 
        g62871/A1                                                                    +0    2951   
        g62871/Z                            AN2D4BWP(WCL_tc)         33 51.1  173  +222    3173 F 
        g62823/A1                                                                    +0    3173   
        g62823/Z                            AO21D1BWP(WCL_tc)         1  2.9   63  +190    3363 F 
      cb_parti61121/add_621_53_B[1] 
      add_621_53/B[1] 
        g794/CI                                                                      +0    3363   
        g794/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +169    3532 F 
        g793/CI                                                                      +0    3532   
        g793/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    3699 F 
        g792/CI                                                                      +0    3700   
        g792/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    3867 F 
        g791/CI                                                                      +0    3867   
        g791/CO                             FA1D4BWP(WCL_tc)          1  2.9   56  +198    4065 F 
        g790/CI                                                                      +0    4065   
        g790/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +165    4230 F 
        g789/CI                                                                      +0    4230   
        g789/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    4397 F 
        g788/CI                                                                      +0    4397   
        g788/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    4565 F 
        g787/CI                                                                      +0    4565   
        g787/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    4732 F 
        g786/CI                                                                      +0    4732   
        g786/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    4899 F 
        g785/CI                                                                      +0    4900   
        g785/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    5067 F 
        g784/CI                                                                      +0    5067   
        g784/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    5234 F 
        g783/CI                                                                      +0    5234   
        g783/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    5402 F 
        g782/CI                                                                      +0    5402   
        g782/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    5569 F 
        g781/CI                                                                      +0    5569   
        g781/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    5736 F 
        g780/CI                                                                      +0    5736   
        g780/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    5904 F 
        g779/CI                                                                      +0    5904   
        g779/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    6071 F 
        g778/CI                                                                      +0    6071   
        g778/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    6239 F 
        g777/CI                                                                      +0    6239   
        g777/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    6406 F 
        g776/CI                                                                      +0    6406   
        g776/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    6573 F 
        g775/CI                                                                      +0    6574   
        g775/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    6741 F 
        g774/CI                                                                      +0    6741   
        g774/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    6908 F 
        g773/CI                                                                      +0    6908   
        g773/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    7076 F 
        g772/CI                                                                      +0    7076   
        g772/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    7243 F 
        g771/CI                                                                      +0    7243   
        g771/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    7410 F 
        g770/CI                                                                      +0    7410   
        g770/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    7578 F 
        g769/CI                                                                      +0    7578   
        g769/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    7745 F 
        g768/CI                                                                      +0    7745   
        g768/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    7913 F 
        g767/CI                                                                      +0    7913   
        g767/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    8080 F 
        g766/CI                                                                      +0    8080   
        g766/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    8247 F 
        g765/CI                                                                      +0    8248   
        g765/CO                             FA1D2BWP(WCL_tc)          1  2.9   60  +167    8415 F 
        g764/CI                                                                      +0    8415   
        g764/S                              FA1D2BWP(WCL_tc)          9 14.1  117  +226    8641 F 
      add_621_53/Z[31] 
      cb_parti61120/add_621_53_Z[30] 
        g121776/A4                                                                   +0    8641   
        g121776/Z                           OR4D1BWP(WCL_tc)          1  2.4   79  +255    8896 F 
        g121010/A4                                                                   +0    8896   
        g121010/Z                           OR4D1BWP(WCL_tc)          1  2.4   79  +238    9134 F 
        g120795/A4                                                                   +0    9134   
        g120795/Z                           OR4D1BWP(WCL_tc)          1  2.4   79  +238    9372 F 
        g120740/A4                                                                   +0    9373   
        g120740/Z                           OR4D1BWP(WCL_tc)          1  2.4   80  +238    9611 F 
        g120626/A1                                                                   +0    9611   
        g120626/ZN                          NR4D0BWP(WCL_tc)          1  2.5  323  +232    9843 R 
        g120583/A1                                                                   +0    9843   
        g120583/Z                           AN3XD1BWP(WCL_tc)         5  8.0  171  +323   10165 R 
        g120523/A1                                                                   +0   10165   
        g120523/Z                           AN4D1BWP(WCL_tc)          1  2.5  104  +329   10495 R 
        g120486/C                                                                    +0   10495   
        g120486/Z                           AO211D1BWP(WCL_tc)        4  7.4  163  +184   10679 R 
      cb_parti61120/comparison_result_o 
    u_core_ex_block_i_alu_i/comparison_result_o 
    u_core_id_stage_i/branch_decision_i 
      cb_parti3003/branch_decision_i 
        g3082/B3                                                                     +0   10679   
        g3082/ZN                            IND4D1BWP(WCL_tc)         2  3.8  276  +241   10920 F 
        g3080/A1                                                                     +0   10920   
        g3080/ZN                            NR2XD0BWP(WCL_tc)         1  2.4  166  +208   11128 R 
      cb_parti3003/controller_i_branch_set_spec_i 
      controller_i/branch_set_spec_i 
        cb_parti5336/branch_set_spec_i 
          g5544/A1                                                                   +0   11128   
          g5544/ZN                          NR3D0BWP(WCL_tc)          1  2.4  111  +144   11271 F 
          g5537/A1                                                                   +0   11271   
          g5537/ZN                          OAI221D4BWP(WCL_tc)      35 58.1  294  +388   11660 R 
        cb_parti5336/pc_set_o 
      controller_i/pc_set_o 
    u_core_id_stage_i/pc_set_o 
    u_core_if_stage_i/pc_set_spec_i 
      gen_prefetch_buffer.prefetch_buffer_i/branch_spec_i 
        cb_parti1771/branch_spec_i 
          g3275/I                                                                    +0   11660   
          g3275/ZN                          INVD8BWP(WCL_tc)         31 47.6  126  +196   11856 F 
          g3212/B                                                                    +0   11856   
          g3212/ZN                          OAI211D1BWP(WCL_tc)       1  2.5  170  +116   11972 R 
          g3195/B2                                                                   +0   11972   
          g3195/ZN                          IND3D1BWP(WCL_tc)         3  6.3  302  +260   12232 F 
          g3179/A1                                                                   +0   12232   
          g3179/Z                           OR2D1BWP(WCL_tc)          2  4.4   78  +253   12485 F 
        cb_parti1771/cb_seqi_g1704_z 
        g1773/I                                                                      +0   12485   
        g1773/ZN                            CKND2BWP(WCL_tc)          1  3.6   55   +68   12553 R 
        add_12152_77/B[2] 
          g515/B                                                                     +0   12553   
          g515/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +194   12747 R 
          g514/B                                                                     +0   12747   
          g514/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   12990 R 
          g513/B                                                                     +0   12990   
          g513/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   13233 R 
          g512/B                                                                     +0   13233   
          g512/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   13476 R 
          g511/B                                                                     +0   13476   
          g511/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   13718 R 
          g510/B                                                                     +0   13718   
          g510/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   13961 R 
          g509/B                                                                     +0   13961   
          g509/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   14204 R 
          g508/B                                                                     +0   14204   
          g508/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   14447 R 
          g507/B                                                                     +0   14447   
          g507/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   14690 R 
          g506/B                                                                     +0   14690   
          g506/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   14932 R 
          g505/B                                                                     +0   14932   
          g505/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   15175 R 
          g504/B                                                                     +0   15175   
          g504/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   15418 R 
          g503/B                                                                     +0   15418   
          g503/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   15661 R 
          g502/B                                                                     +0   15661   
          g502/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   15904 R 
          g501/B                                                                     +0   15904   
          g501/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   16146 R 
          g500/B                                                                     +0   16146   
          g500/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   16389 R 
          g499/B                                                                     +0   16389   
          g499/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   16632 R 
          g498/B                                                                     +0   16632   
          g498/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   16875 R 
          g497/B                                                                     +0   16875   
          g497/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   17118 R 
          g496/B                                                                     +0   17118   
          g496/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   17360 R 
          g495/B                                                                     +0   17360   
          g495/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   17603 R 
          g494/B                                                                     +0   17603   
          g494/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   17846 R 
          g493/B                                                                     +0   17846   
          g493/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   18089 R 
          g492/B                                                                     +0   18089   
          g492/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   18332 R 
          g491/B                                                                     +0   18332   
          g491/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   18574 R 
          g490/B                                                                     +0   18574   
          g490/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   18817 R 
          g489/B                                                                     +0   18817   
          g489/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   19060 R 
          g488/B                                                                     +0   19060   
          g488/CO                           HA1D0BWP(WCL_tc)          1  3.6  145  +243   19303 R 
          g487/B                                                                     +0   19303   
          g487/CO                           HA1D0BWP(WCL_tc)          1  2.9  122  +230   19533 R 
          g486/A1                                                                    +0   19533   
          g486/Z                            XOR2D1BWP(WCL_tc)         1  2.3   63  +220   19753 F 
        add_12152_77/Z[31] 
        cb_seqi/add_12152_77_Z[29] 
          fetch_addr_q_reg[31]/D       <<<  EDFQD1BWP(WCL_tc)                        +0   19753   
          fetch_addr_q_reg[31]/CP           setup                             100  +105   19858 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Tclk)                                capture                                       20000 R 
                                            uncertainty                            -100   19900 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'Tclk' (path_group 'Tclk')
Timing slack :      42ps 
Start-point  : u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/cb_seqi/instr_rdata_alu_id_o_reg[4]/CP
End-point    : u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/cb_seqi/fetch_addr_q_reg[31]/D
Analysis View: WCL_av

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               435222        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          Tclk               331       42             20000 

        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 720.98 sec
          foreground process active time          : 74.73 sec
          background processes total active time  : 678.97 sec
          approximate speedup                     : 1.05X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+-----------+-----+----------------------+---------------------------+
|   Host    |  Machine  | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------+-----+----------------------+---------------------------+
| localhost | localhost |  8  |        3009.2        |          3277.6           |
+-----------+-----------+-----+----------------------+---------------------------+

+----------------+----------------------+---------------------------+
|     Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+----------------+----------------------+---------------------------+
| localhost_1_0  |      1491.1 [1]      |        1664.6 [1]         |
| localhost_1_17 |      170.3 [2]       |          [2] [3]          |
| localhost_1_16 |      179.5 [2]       |          [2] [3]          |
| localhost_1_21 |      181.7 [2]       |          [2] [3]          |
| localhost_1_15 |      183.4 [2]       |          [2] [3]          |
| localhost_1_18 |      194.4 [2]       |          [2] [3]          |
| localhost_1_19 |      182.9 [2]       |          [2] [3]          |
| localhost_1_20 |      210.1 [2]       |          [2] [3]          |
+----------------+----------------------+---------------------------+
[1] Memory of child processes is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.

Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_20' was forked process '60988' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_18' was forked process '60984' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_15' was forked process '60978' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_19' was forked process '60986' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_21' was forked process '60990' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_16' was forked process '60980' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_17' was forked process '60982' on this host.

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CPN_TE_H56' between pins 'CPN' and 'TE' in libcell 'CKLHQD8BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD12BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD16BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD1BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD20BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD24BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD2BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD3BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD4BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD6BWP' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CP_TE_Ha6' between pins 'CP' and 'TE' in libcell 'CKLNQD8BWP' is a sequential timing arc.
#
# Start activating view: analysis_view:mtm_riscv_chip/WC_av
#
#
# Done activating view: analysis_view:mtm_riscv_chip/WC_av
#
#
# Start activating view: analysis_view:mtm_riscv_chip/WCZ_av
#
#
# Done activating view: analysis_view:mtm_riscv_chip/WCZ_av
#
PBS_Techmap-Global Mapping - Elapsed_Time 772, CPU_Time 762.0680669999997
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) |  49.0( 49.7) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:54(00:15:00) |  00:00:14(00:00:14) |   0.9(  0.9) |   17:37:30 (Aug10) |   2.61 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:08(00:15:14) |  00:00:14(00:00:14) |   0.9(  0.9) |   17:37:44 (Aug10) |   2.54 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:10(00:15:16) |  00:00:02(00:00:02) |   0.1(  0.1) |   17:37:46 (Aug10) |   2.54 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:27:52(00:28:08) |  00:12:42(00:12:52) |  49.1( 48.5) |   17:50:38 (Aug10) |   2.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 3 (3 corners) to 1 (1 corners).
Info    : Removed object. [TUI-58]
        : Removed mode 'mode:mtm_riscv_chip/WC_av'.
Info    : Removed object. [TUI-58]
        : Removed mode 'mode:mtm_riscv_chip/WCZ_av'.
 hi_fo_buf                437348        0         0     37746      106        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf        63  (       62 /       62 )  4.06

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_area                437348        0         0     37746      106        0
 undup                    437345        0         0     37746      106        0
 rem_buf                  433793        0         0     37744      106        0
 rem_inv                  428324        0         0     37744      106        0
 merge_bi                 427425        0         0     37744      106        0
 merge_bi                 427356        0         0     37744      106        0
 rem_inv_qb               427345        0         0     37744      106        0
 seq_res_area             427333        0         0     37744      106        0
 io_phase                 427314        0         0     37744       99        0
 gate_comp                427279        0         0     37744       99        0
 gcomp_mog                427257        0         0     37744       99        0
 glob_area                426977        0         0     37615       98        0
 area_down                426698        0         0     37614       96        0
 rem_buf                  426692        0         0     37614       96        0
 rem_inv                  426685        0         0     37614       96        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.69
         rem_buf      1719  (     1650 /     1652 )  61.16
         rem_inv      4004  (     3546 /     3546 )  138.20
        merge_bi       767  (      714 /      714 )  33.00
      rem_inv_qb        35  (       16 /       17 )  7.87
    seq_res_area       143  (        6 /        7 )  73.58
        io_phase       177  (       61 /       65 )  7.88
       gate_comp        99  (       16 /       17 )  10.12
       gcomp_mog        33  (       33 /       33 )  2.45
       glob_area       168  (      142 /      168 )  49.39
       area_down       512  (      243 /      250 )  56.59
      size_n_buf         8  (        0 /        0 )  0.20
  gate_deco_area         0  (        0 /        0 )  0.03
         rem_buf        62  (        5 /        6 )  0.67
         rem_inv        95  (        8 /        8 )  1.04
        merge_bi        50  (        0 /        0 )  0.28
      rem_inv_qb         3  (        0 /        1 )  0.65

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               426685        0         0     37614       96        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                 426685        0         0     37614       96        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Restoring original analysis views.
#
# Start activating view: analysis_view:mtm_riscv_chip/WC_av
#
#
# Done activating view: analysis_view:mtm_riscv_chip/WC_av
#
#
# Start activating view: analysis_view:mtm_riscv_chip/WCZ_av
#
#
# Done activating view: analysis_view:mtm_riscv_chip/WCZ_av
#
Info    : Wrote formal verification information. [CFM-5]
        : Wrote './LEC/fv_map.fv.json' for netlist './LEC/fv_map.v.gz'.
Info    : Existing dofile found. Copied as ./LEC/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is './LEC/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 483, CPU_Time 553.2458139999912
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) |  36.1( 38.1) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:54(00:15:00) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:30 (Aug10) |   2.61 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:08(00:15:14) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:44 (Aug10) |   2.54 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:10(00:15:16) |  00:00:02(00:00:02) |   0.1(  0.1) |   17:37:46 (Aug10) |   2.54 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:27:52(00:28:08) |  00:12:42(00:12:52) |  36.2( 37.2) |   17:50:38 (Aug10) |   2.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:05(00:36:11) |  00:09:13(00:08:03) |  26.3( 23.3) |   17:58:41 (Aug10) |   2.57 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 2, CPU_Time 3.1424290000004476
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) |  36.0( 38.1) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:54(00:15:00) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:30 (Aug10) |   2.61 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:08(00:15:14) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:44 (Aug10) |   2.54 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:10(00:15:16) |  00:00:02(00:00:02) |   0.1(  0.1) |   17:37:46 (Aug10) |   2.54 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:27:52(00:28:08) |  00:12:42(00:12:52) |  36.1( 37.2) |   17:50:38 (Aug10) |   2.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:05(00:36:11) |  00:09:13(00:08:03) |  26.2( 23.2) |   17:58:41 (Aug10) |   2.57 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:08(00:36:13) |  00:00:03(00:00:02) |   0.1(  0.1) |   17:58:43 (Aug10) |   2.57 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:mtm_riscv_chip ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 5, CPU_Time 5.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) |  35.9( 38.0) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:54(00:15:00) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:30 (Aug10) |   2.61 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:08(00:15:14) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:44 (Aug10) |   2.54 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:10(00:15:16) |  00:00:02(00:00:02) |   0.1(  0.1) |   17:37:46 (Aug10) |   2.54 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:27:52(00:28:08) |  00:12:42(00:12:52) |  36.1( 37.1) |   17:50:38 (Aug10) |   2.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:05(00:36:11) |  00:09:13(00:08:03) |  26.2( 23.2) |   17:58:41 (Aug10) |   2.57 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:08(00:36:13) |  00:00:03(00:00:02) |   0.1(  0.1) |   17:58:43 (Aug10) |   2.57 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:13(00:36:18) |  00:00:05(00:00:05) |   0.2(  0.2) |   17:58:48 (Aug10) |   2.58 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 3 (3 corners) to 1 (1 corners).
Info    : Removed object. [TUI-58]
        : Removed mode 'mode:mtm_riscv_chip/WC_av'.
Info    : Removed object. [TUI-58]
        : Removed mode 'mode:mtm_riscv_chip/WCZ_av'.
 hi_fo_buf                430071        0         0     43216      108        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf        62  (       61 /       61 )  5.72

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               430071        0         0     43216      108        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                 430071        0         0     43216      108        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 21, CPU_Time 22.37868299999991
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) |  35.6( 37.6) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:54(00:15:00) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:30 (Aug10) |   2.61 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:08(00:15:14) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:44 (Aug10) |   2.54 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:10(00:15:16) |  00:00:02(00:00:02) |   0.1(  0.1) |   17:37:46 (Aug10) |   2.54 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:27:52(00:28:08) |  00:12:42(00:12:52) |  35.7( 36.7) |   17:50:38 (Aug10) |   2.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:05(00:36:11) |  00:09:13(00:08:03) |  25.9( 23.0) |   17:58:41 (Aug10) |   2.57 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:08(00:36:13) |  00:00:03(00:00:02) |   0.1(  0.1) |   17:58:43 (Aug10) |   2.57 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:13(00:36:18) |  00:00:05(00:00:05) |   0.2(  0.2) |   17:58:48 (Aug10) |   2.58 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:35(00:36:39) |  00:00:22(00:00:21) |   1.0(  1.0) |   17:59:09 (Aug10) |   2.60 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:01:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:24:05 (Aug10) |   1.43 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:40(00:14:46) |  00:12:39(00:13:11) |  35.6( 37.6) |   17:37:16 (Aug10) |   2.81 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:54(00:15:00) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:30 (Aug10) |   2.61 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:08(00:15:14) |  00:00:14(00:00:14) |   0.7(  0.7) |   17:37:44 (Aug10) |   2.54 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:15:10(00:15:16) |  00:00:02(00:00:02) |   0.1(  0.1) |   17:37:46 (Aug10) |   2.54 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:27:52(00:28:08) |  00:12:42(00:12:52) |  35.7( 36.7) |   17:50:38 (Aug10) |   2.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:05(00:36:11) |  00:09:13(00:08:03) |  25.9( 23.0) |   17:58:41 (Aug10) |   2.57 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:08(00:36:13) |  00:00:03(00:00:02) |   0.1(  0.1) |   17:58:43 (Aug10) |   2.57 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:13(00:36:18) |  00:00:05(00:00:05) |   0.2(  0.2) |   17:58:48 (Aug10) |   2.58 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:35(00:36:39) |  00:00:22(00:00:21) |   1.0(  1.0) |   17:59:09 (Aug10) |   2.60 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:37:36(00:36:39) |  00:00:01(00:00:00) |   0.0(  0.0) |   17:59:09 (Aug10) |   2.60 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
================================================================================

Restoring original analysis views.
#
# Start activating view: analysis_view:mtm_riscv_chip/WC_av
#
#
# Done activating view: analysis_view:mtm_riscv_chip/WC_av
#
#
# Start activating view: analysis_view:mtm_riscv_chip/WCZ_av
#
#
# Done activating view: analysis_view:mtm_riscv_chip/WCZ_av
#
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            2         -         -    115944    541691      2541
##>M:Pre Cleanup                        0         -         -    115944    541691      2541
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                    483         -         -     37011    390940      2574
##>M:Const Prop                         0         8         0     37011    390940      2574
##>M:Cleanup                           21         8         0     38446    393662      2596
##>M:MBCI                               0         -         -     38446    393662      2596
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             781
##>----------------------------------------------------------------------------------------
##>Total Elapsed                     1287
##>========================================================================================

+-----------+-----------+-----+----------------------+---------------------------+
|   Host    |  Machine  | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------+-----+----------------------+---------------------------+
| localhost | localhost |  1  |        2532.8        |          3277.6           |
+-----------+-----------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        1119.8        |          1664.6           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mtm_riscv_chip'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(synthesize.tcl) 137: timestat MAPPED
===========================================
The RUNTIME after MAPPED is 1959.000000 secs
and the MEMORY_USAGE after MAPPED is 2316.67 MB
===========================================
@file(synthesize.tcl) 140: syn_opt $DESIGN
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 0.90
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.27
Via Resistance      : 23.66 ohm (from qrc_tech_file)
Site size           : 1.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
metal1          H         0.00        0.000282  
metal2          V         1.00        0.000273  
metal3          H         1.00        0.000275  
metal4          V         1.00        0.000274  
metal5          H         1.00        0.000274  
metal6          V         1.00        0.000265  
metal7          H         1.00        0.000421  
metal8          V         1.00        0.000426  
metal9          H         1.00        0.000342  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
metal1          H         0.00         6.038420  
metal2          V         1.00         5.119019  
metal3          H         1.00         5.119019  
metal4          V         1.00         5.119019  
metal5          H         1.00         5.119019  
metal6          V         1.00         5.119019  
metal7          H         1.00         0.090536  
metal8          V         1.00         0.090536  
metal9          H         1.00         0.015830  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.070000  
M2              V         1.00         0.070000  
M3              H         1.00         0.070000  
M4              V         1.00         0.070000  
M5              H         1.00         0.070000  
M6              V         1.00         0.070000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  
AP              H         1.00         2.000000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mtm_riscv_chip' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                430071        0         0     81047      108        0
 const_prop               430071        0         0     75478       96        0
 simp_cc_inputs           430057        0         0     75478       96        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               430057        0         0     75478       96        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 430057        0         0     75478       96        0
 incr_max_trans           430209        0         0     59427       51        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
        drc_bufs        83  (       37 /       37 )  0.26
        drc_fopt         9  (        0 /        0 )  0.00
        drc_bufb         9  (        0 /        0 )  0.00
      simple_buf         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         9  (        0 /        0 )  0.00

 incr_max_cap             430338        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        63  (        0 /        0 )  0.00
        plc_star        63  (        0 /        0 )  0.00
      drc_buf_sp       127  (        0 /       64 )  0.32
        drc_bufs       126  (       54 /       63 )  1.16
        drc_fopt         9  (        0 /        9 )  0.16
        drc_bufb         9  (        0 /        0 )  0.00
      simple_buf         9  (        0 /        9 )  0.17
             dup         9  (        0 /        5 )  0.18
       crit_dnsz       101  (        0 /       92 )  13.82
       crit_upsz         9  (        0 /        9 )  0.24


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 430338        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                430338        0         0     59427        2        0
 rem_buf                  428103        0         0     59427        2        0
 rem_inv                  427221        0         0     59427        2        0
 merge_bi                 426906        0         0     59427        2        0
 merge_bi                 426901        0         0     59427        2        0
 rem_inv_qb               426901        0         0     59427        2        0
 io_phase                 426897        0         0     59427        2        0
 gate_comp                426889        0         0     59427        2        0
 glob_area                426826        0         0     59427        2        0
 area_down                426684        0         0     59427        2        0
 rem_buf                  426673        0         0     59427        2        0
 rem_inv                  426663        0         0     59427        2        0
 merge_bi                 426661        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.10
         rem_buf      1053  (      984 /      987 )  14.37
         rem_inv       521  (      323 /      326 )  7.73
        merge_bi       172  (      121 /      125 )  3.50
      rem_inv_qb         4  (        1 /        2 )  0.62
        io_phase       118  (        6 /        6 )  0.49
       gate_comp        66  (       13 /       13 )  2.22
       gcomp_mog         0  (        0 /        0 )  2.32
       glob_area       134  (       76 /      134 )  22.10
       area_down       407  (       81 /       89 )  15.98
      size_n_buf         8  (        0 /        0 )  0.33
  gate_deco_area         0  (        0 /        0 )  0.03
         rem_buf        69  (        9 /       11 )  0.96
         rem_inv       101  (        6 /        9 )  1.16
        merge_bi        50  (        2 /        4 )  0.82
      rem_inv_qb         3  (        0 /        1 )  0.38

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               426661        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 426661        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         9  (        0 /        0 )  0.00
        plc_star         9  (        0 /        0 )  0.00
        drc_bufs         9  (        0 /        0 )  0.00
        drc_fopt         9  (        0 /        0 )  0.00
        drc_bufb         9  (        0 /        0 )  0.00
      simple_buf         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         9  (        0 /        0 )  0.01

 incr_max_cap             426663        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         8  (        0 /        0 )  0.00
        plc_star         8  (        0 /        0 )  0.00
        drc_bufs        16  (        1 /        8 )  0.12
        drc_fopt         7  (        0 /        7 )  0.08
        drc_bufb         7  (        0 /        0 )  0.00
      simple_buf         7  (        0 /        7 )  0.13
             dup         7  (        0 /        5 )  0.18
       crit_dnsz        79  (        0 /       74 )  13.14
       crit_upsz         7  (        0 /        7 )  0.15


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                426663        0         0     59427        2        0
 rem_buf                  426661        0         0     59427        2        0
 glob_area                426649        0         0     59427        2        0
 area_down                426632        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.20
         rem_buf        60  (        1 /        3 )  0.55
         rem_inv        95  (        0 /        3 )  0.71
        merge_bi        48  (        0 /        2 )  0.55
      rem_inv_qb         3  (        0 /        1 )  0.37
        io_phase       112  (        0 /        1 )  0.61
       gate_comp        53  (        0 /        1 )  2.24
       gcomp_mog         0  (        0 /        0 )  2.40
       glob_area        83  (       10 /       83 )  19.60
       area_down       388  (       16 /       25 )  11.20
      size_n_buf         0  (        0 /        0 )  0.28
  gate_deco_area         0  (        0 /        0 )  0.00

  Inserting buffers to remove assign statements...
Info    : Design/Subdesign is preserved. Assign cannot be removed. [UTUI-130]
        : Skipping preserved subdesign /designs/mtm_riscv_chip/subdesigns/pads_pwr for removing assigns.
        : To allow assign removal remove the preserve attribute or use -ignore_preserve_setting of set_remove_assign_options command.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               426632        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_tns                 426632        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_drc                 426632        0         0     59427        2        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         9  (        0 /        0 )  0.00
        plc_star         9  (        0 /        0 )  0.00
        drc_bufs         9  (        0 /        0 )  0.00
        drc_fopt         9  (        0 /        0 )  0.00
        drc_bufb         9  (        0 /        0 )  0.00
      simple_buf         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         9  (        0 /        0 )  0.01

 incr_max_cap             426649        0         0     59427        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         7  (        0 /        0 )  0.00
        plc_star         7  (        0 /        0 )  0.00
        drc_bufs        14  (        7 /        7 )  0.08
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                           Message Text                            |
------------------------------------------------------------------------------------------------
| CFM-1    |Info    |    1 |Wrote dofile.                                                      |
| CFM-5    |Info    |    1 |Wrote formal verification information.                             |
| LBR-76   |Warning |  620 |Detected both combinational and sequential timing arcs in a        |
|          |        |      | library cell. This might prevent the tool from using this cell    |
|          |        |      | for technology mapping. The tool will treat it as unusable.       |
|          |        |      |The library cell will be treated as a timing-model. Make sure that |
|          |        |      | the timing arcs and output function are defined correctly. Even   |
|          |        |      | if the cell intends to have dual-functionality, it cannot be      |
|          |        |      | unmapped or automatically inferred.                               |
| PA-7     |Info    |    8 |Resetting power analysis results.                                  |
|          |        |      |All computed switching activities are removed.                     |
| SDC-202  |Error   |    6 |Could not interpret SDC command.                                   |
|          |        |      |The 'read_sdc' command encountered a problem while trying to       |
|          |        |      | evaluate an SDC command. This SDC command will be added to the    |
|          |        |      | Tcl variable $::dc::sdc_failed_commands.                          |
| SDC-209  |Warning |    6 |One or more commands failed when these constraints were applied.   |
|          |        |      |You can examine the failed commands or save them to a file by      |
|          |        |      | querying the Tcl variable $::dc::sdc_failed_commands.             |
| ST-112   |Info    |    7 |A super-threading server has been shut down normally.              |
|          |        |      |A super-threaded optimization is complete and a CPU server was     |
|          |        |      | successfully shut down.                                           |
| SYNTH-5  |Info    |    1 |Done mapping.                                                      |
| SYNTH-7  |Info    |    1 |Incrementally optimizing.                                          |
| TUI-58   |Info    |    4 |Removed object.                                                    |
| TUI-62   |Error   |    6 |A single object was expected, but multiple objects were found.     |
|          |        |      |Use the 'vfind' command to narrow the list down to a single        |
|          |        |      | object.                                                           |
| UTUI-130 |Info    |    1 |Design/Subdesign is preserved. Assign cannot be removed.           |
|          |        |      |To allow assign removal remove the preserve attribute or use       |
|          |        |      | -ignore_preserve_setting of set_remove_assign_options command.    |
------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mtm_riscv_chip'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(synthesize.tcl) 141: timestat OPT
===========================================
The RUNTIME after OPT is 2305.000000 secs
and the MEMORY_USAGE after OPT is 2316.51 MB
===========================================
@file(synthesize.tcl) 152: report_qor $DESIGN > ${REPORT_DIR}/qor.log
@file(synthesize.tcl) 155: report_timing > ${REPORT_DIR}/timing.log
@file(synthesize.tcl) 161: write_design -innovus -basename ${RESULT_DIR}/$DESIGN
Exporting design data for 'mtm_riscv_chip' to results/mtm_riscv_chip...
%# Begin write_design (08/10 18:02:12, mem=2352.34M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: results/mtm_riscv_chip.v
        : The database contains all the files required to restore the design in the specified application.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: results/mtm_riscv_chip.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: results/mtm_riscv_chip.g
Info    : Generating design database. [PHYS-90]
        : Writing common preserve file for dont_touch and dont_use attribute settings across multiple objects, to be passed to Innovus: results/mtm_riscv_chip.preserve.tcl
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: results/mtm_riscv_chip.mmmc.tcl
No loop breaker instances found (cdn_loop_breaker).
File results/mtm_riscv_chip.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file results/mtm_riscv_chip.standard_cm.sdc has been written
Info: file results/mtm_riscv_chip.standard_cm.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: results/mtm_riscv_chip.mode
Info    : Generating design database. [PHYS-90]
        : Writing Timing Derate file: results/mtm_riscv_chip.derate.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: results/mtm_riscv_chip.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: results/mtm_riscv_chip.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: results/mtm_riscv_chip.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: results/mtm_riscv_chip.genus_setup.tcl
** To load the database source results/mtm_riscv_chip.invs_setup.tcl in an Innovus session.
** To load the database source results/mtm_riscv_chip.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mtm_riscv_chip' (command execution time mm:ss cpu = 00:07, real = 00:10).
.
%# End write_design (08/10 18:02:22, total cpu=09:00:07, real=09:00:10, peak res=3277.60M, current mem=2347.34M)
#@ End verbose source scripts/synthesize.tcl

+-----------+-----------+-----+----------------------+---------------------------+
|   Host    |  Machine  | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------+-----+----------------------+---------------------------+
| localhost | localhost |  1  |        2641.5        |          3277.6           |
+-----------+-----------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        1119.7        |          1664.6           |
+---------------+----------------------+---------------------------+

Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_0' was process '50027' on this host.
