/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:2.1-17.10" *)
module flipflop(clk, rst_n, d, q);
  (* src = "dut.sv:3.18-3.21" *)
  input clk;
  wire clk;
  (* src = "dut.sv:4.18-4.23" *)
  input rst_n;
  wire rst_n;
  (* src = "dut.sv:5.18-5.19" *)
  input d;
  wire d;
  (* src = "dut.sv:6.18-6.19" *)
  output q;
  wire q;
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:9.5-15.8" *)
  \$_DFF_PN0_  q_reg /* _0_ */ (
    .C(clk),
    .D(d),
    .Q(q),
    .R(rst_n)
  );
endmodule
