
---------- Begin Simulation Statistics ----------
final_tick                               134811445500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               68469820                       # Number of bytes of host memory used
host_seconds                                  1518.00                       # Real time elapsed on the host
host_tick_rate                               88808383                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.134811                       # Number of seconds simulated
sim_ticks                                134811445500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 210358502                       # number of cc regfile reads
system.cpu.cc_regfile_writes                124096233                       # number of cc regfile writes
system.cpu.committedInsts::0                 99999987                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000003                       # Number of Instructions Simulated
system.cpu.committedInsts::total            199999990                       # Number of Instructions Simulated
system.cpu.committedOps::0                  201188458                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  201188498                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              402376956                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            2.696229                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.696229                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.348115                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7199015                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3165206                       # number of floating regfile writes
system.cpu.idleCycles                         3678866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              7109292                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              24950946                       # Number of branches executed
system.cpu.iew.exec_branches::1              24931204                       # Number of branches executed
system.cpu.iew.exec_branches::total          49882150                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.875974                       # Inst execution rate
system.cpu.iew.exec_refs::0                  54240128                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  54131853                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total             108371981                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                20070137                       # Number of stores executed
system.cpu.iew.exec_stores::1                20059413                       # Number of stores executed
system.cpu.iew.exec_stores::total            40129550                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                21300497                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              76916750                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               7923                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             43985970                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           555123397                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           34169991                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           34072440                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       68242431                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9915146                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             505805609                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 307041                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                584418                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                6429329                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1192630                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          51172                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      6505214                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         604078                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              267979823                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              267898741                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          535878564                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  251429712                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  251352165                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              502781877                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.641079                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.641113                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.641096                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              171796341                       # num instructions producing a value
system.cpu.iew.wb_producers::1              171753362                       # num instructions producing a value
system.cpu.iew.wb_producers::total          343549703                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.932524                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.932236                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.864760                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   251814302                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   251731629                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               503545931                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                779244517                       # number of integer regfile reads
system.cpu.int_regfile_writes               405195158                       # number of integer regfile writes
system.cpu.ipc::0                            0.370888                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.370888                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.741777                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3319547      1.27%      1.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             196468194     75.08%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               291733      0.11%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                147073      0.06%     76.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              135935      0.05%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24298      0.01%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               407083      0.16%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  127      0.00%     76.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126183      0.05%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              377618      0.14%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11167      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               2      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             101      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             48      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38368137     14.66%     91.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19675108      7.52%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          674427      0.26%     99.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1653614      0.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              261680500                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           3327079      1.27%      1.27% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             196430943     75.07%     76.35% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               291932      0.11%     76.46% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                147058      0.06%     76.51% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              136098      0.05%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  96      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                24172      0.01%     76.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               407221      0.16%     76.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                  122      0.00%     76.73% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt               126135      0.05%     76.78% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc              377758      0.14%     76.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift              11199      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               7      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               3      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt             103      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult             48      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             38366586     14.66%     91.59% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            19674352      7.52%     99.11% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          675165      0.26%     99.37% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1651481      0.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              261647559                       # Type of FU issued
system.cpu.iq.FU_type::total                523328059      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7506498                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14586936                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5954766                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            8785224                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 41316661                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 41308681                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             82625342                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.078950                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.078935                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.157884                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                36197131     43.81%     43.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  19527      0.02%     43.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  260666      0.32%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 19484      0.02%     44.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     44.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    39      0.00%     44.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     44.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     44.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     44.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     44.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   6001      0.01%     44.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 169342      0.20%     44.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     50      0.00%     44.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  15829      0.02%     44.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 33652      0.04%     44.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 5083      0.01%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               32945315     39.87%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              12953223     15.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              674274526                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1466880005                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    496827111                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         699131678                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  555100102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 523328059                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               23295                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       152746361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3767213                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           9615                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    173411564                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     265944026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.967813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.917571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            98926932     37.20%     37.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            30247196     11.37%     48.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            32156565     12.09%     60.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32119521     12.08%     72.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            37895176     14.25%     86.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            27726216     10.43%     97.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6088299      2.29%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              605376      0.23%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              178745      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       265944026                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.940963                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            888281                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1429941                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38449316                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21985388                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            888118                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1426587                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             38467434                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            22000582                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               226040535                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    108                       # number of misc regfile writes
system.cpu.numCycles                        269622892                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          696577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  112                       # Number of system calls
system.cpu.workload1.numSyscalls                  112                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       237573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        540679                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       121806                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     17187978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2614                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     34376768                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2625                       # Total number of snoops made to the snoop filter.
sim_insts                                   199999990                       # Number of instructions simulated
sim_ops                                     402376956                       # Number of ops (including micro ops) simulated
host_inst_rate                                 131752                       # Simulator instruction rate (inst/s)
host_op_rate                                   265070                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                74785843                       # Number of BP lookups
system.cpu.branchPred.condPredicted          51034988                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          11980247                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             36556733                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                15975362                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             43.700191                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 5910049                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              87417                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2749238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1313238                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1436000                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       533129                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts       143977843                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           13680                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6382993                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    265039957                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.518175                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.447783                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       157766348     59.53%     59.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        25389265      9.58%     69.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        16991910      6.41%     75.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        21932137      8.28%     83.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         9382045      3.54%     87.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5727403      2.16%     89.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4436495      1.67%     91.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2891537      1.09%     92.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        20522817      7.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    265039957                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          99999987                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000003                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     199999990                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           201188458                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           201188498                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       402376956                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 44575061                       # Number of memory references committed
system.cpu.commit.memRefs::1                 44575073                       # Number of memory references committed
system.cpu.commit.memRefs::total             89150134                       # Number of memory references committed
system.cpu.commit.loads::0                   27928683                       # Number of loads committed
system.cpu.commit.loads::1                   27928694                       # Number of loads committed
system.cpu.commit.loads::total               55857377                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                     4524                       # Number of memory barriers committed
system.cpu.commit.membars::1                     4524                       # Number of memory barriers committed
system.cpu.commit.membars::total                 9048                       # Number of memory barriers committed
system.cpu.commit.branches::0                20827602                       # Number of branches committed
system.cpu.commit.branches::1                20827605                       # Number of branches committed
system.cpu.commit.branches::total            41655207                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 2392471                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 2392471                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             4784942                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                198193071                       # Number of committed integer instructions.
system.cpu.commit.integer::1                198193111                       # Number of committed integer instructions.
system.cpu.commit.integer::total            396386182                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0            2031968                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2031968                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        4063936                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2130038      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    153119440     76.11%     77.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       266857      0.13%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142598      0.07%     77.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105021      0.05%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        21166      0.01%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       357183      0.18%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           98      0.00%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       111092      0.06%     77.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       349867      0.17%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         9790      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           95      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27516476     13.68%     91.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15695556      7.80%     99.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       412207      0.20%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       950822      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201188458                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      2130038      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    153119468     76.11%     77.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       266857      0.13%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv       142598      0.07%     77.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       105021      0.05%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           96      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd        21166      0.01%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu       357183      0.18%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           98      0.00%     77.61% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt       111092      0.06%     77.67% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc       349867      0.17%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         9790      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            5      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            2      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt           95      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult           48      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     27516487     13.68%     91.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     15695557      7.80%     99.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       412207      0.20%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       950822      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    201188498                       # Class of committed instruction
system.cpu.commit.committedInstType::total    402376956      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      20522817                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     89542161                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         89542161                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     89542161                       # number of overall hits
system.cpu.dcache.overall_hits::total        89542161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7955669                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7955669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7955669                       # number of overall misses
system.cpu.dcache.overall_misses::total       7955669                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 114487269000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 114487269000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 114487269000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 114487269000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     97497830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     97497830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     97497830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     97497830                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.081598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.081598                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.081598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.081598                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14390.652628                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14390.652628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14390.652628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14390.652628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1765743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           22015                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.520000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.206359                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5588997                       # number of writebacks
system.cpu.dcache.writebacks::total           5588997                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2366313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2366313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2366313                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2366313                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5589356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5589356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5589356                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5589356                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  72648402514                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72648402514                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  72648402514                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  72648402514                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.057328                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057328                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.057328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057328                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12997.633809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12997.633809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12997.633809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12997.633809                       # average overall mshr miss latency
system.cpu.dcache.replacements                 170064                       # number of replacements
system.cpu.dcache.expired                     5418933                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     57528990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57528990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6675302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6675302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  88367451500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  88367451500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     64204292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     64204292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.103970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.103970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13237.970582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13237.970582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      2354081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2354081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      4321221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4321221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  47966974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47966974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.067304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11100.328935                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11100.328935                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     32013171                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32013171                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1280367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1280367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26119817500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26119817500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     33293538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     33293538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20400.258285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20400.258285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1268135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1268135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24681428014                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24681428014                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 19462.776450                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19462.776450                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           219.441094                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            95131522                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5589193                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.020619                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   219.441094                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.428596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.428596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.382812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         785571833                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        785571833                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                293048762                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              61787224                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 162984991                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7637746                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                6429329                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19052053                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               5698147                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              579542838                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              60679475                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    68907558                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    40347601                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       6266801                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1353155                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            9241903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      348178347                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    74785843                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23198649                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     158655977                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                12031041                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                    2123688                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  428                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                 109743187                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               4286397                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                   948736                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           265944026                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean              -0.041121                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.823746                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                 95922030     36.07%     36.07% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  85035890     31.98%     68.04% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  84986106     31.96%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             265944026                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          265944026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.616570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.154420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                135123970     50.81%     50.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 12185288      4.58%     55.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 11011613      4.14%     59.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 11712175      4.40%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 13130760      4.94%     68.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 15357385      5.77%     74.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 14464056      5.44%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 13248350      4.98%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 39710429     14.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            265944026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.277372                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.291353                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     97532848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97532848                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     97532848                       # number of overall hits
system.cpu.icache.overall_hits::total        97532848                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     12210327                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       12210327                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     12210327                       # number of overall misses
system.cpu.icache.overall_misses::total      12210327                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 102874464499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 102874464499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 102874464499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 102874464499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    109743175                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    109743175                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    109743175                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    109743175                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.111263                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.111263                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.111263                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.111263                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8425.201430                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8425.201430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8425.201430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8425.201430                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          933                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    40.565217                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     11598836                       # number of writebacks
system.cpu.icache.writebacks::total          11598836                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       610748                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       610748                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       610748                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       610748                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst     11599579                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     11599579                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     11599579                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     11599579                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  94121791499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  94121791499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  94121791499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  94121791499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.105697                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.105697                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.105697                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.105697                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8114.242034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8114.242034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8114.242034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8114.242034                       # average overall mshr miss latency
system.cpu.icache.replacements               11598836                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     97532848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97532848                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     12210327                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      12210327                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 102874464499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 102874464499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    109743175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    109743175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.111263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.111263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8425.201430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8425.201430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       610748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       610748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     11599579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     11599579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  94121791499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  94121791499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.105697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.105697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8114.242034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8114.242034                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.950394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           109132427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11599579                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.408309                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.950394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         889544979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        889544979                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   110698172                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                       3639845                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1858786                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                10520618                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9587                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               25794                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5339009                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                54230                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  10515                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1857506                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                10538736                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 9659                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               25378                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                5354203                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                54323                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                  10332                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 134811445500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                6429329                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                314236699                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                45946587                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5042                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 148887003                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              16383392                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              563390371                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               7344776                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             154544                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             154505                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         309049                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0              760876                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1              762161                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total         1523037                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                 203                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                 195                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total             398                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             5810208                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             5757881                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        11568089                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0       932640                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1       932425                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      1865065                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           602974193                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1392352778                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                877255534                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7561156                       # Number of floating rename lookups
system.cpu.rename.committedMaps             429589746                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                173384348                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     163                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 125                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14289828                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1975400345                       # The number of ROB reads
system.cpu.rob.writes                      1115529179                       # The number of ROB writes
system.cpu.thread21950.numInsts             100000003                       # Number of Instructions committed
system.cpu.thread21950.numOps               201188498                       # Number of Ops committed
system.cpu.thread21950.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst             11548541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              5337088                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16885629                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst            11548541                       # number of overall hits
system.l2.overall_hits::.cpu.data             5337088                       # number of overall hits
system.l2.overall_hits::total                16885629                       # number of overall hits
system.l2.demand_misses::.cpu.inst              49897                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             252105                       # number of demand (read+write) misses
system.l2.demand_misses::total                 302002                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             49897                       # number of overall misses
system.l2.overall_misses::.cpu.data            252105                       # number of overall misses
system.l2.overall_misses::total                302002                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3950374500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18829131500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22779506000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3950374500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18829131500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22779506000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst         11598438                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5589193                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17187631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst        11598438                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5589193                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17187631                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.004302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.045106                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017571                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.004302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.045106                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017571                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79170.581398                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74687.655937                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75428.328289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79170.581398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74687.655937                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75428.328289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        52                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              158250                       # number of writebacks
system.l2.writebacks::total                    158250                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  18                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 18                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         49896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        252088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            301984                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        49896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       252088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           303109                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   3650945500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17315813000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20966758500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   3650945500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17315813000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     78143595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21044902095                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.045103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.045103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017635                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73171.105900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68689.556821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69430.031061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73171.105900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68689.556821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69460.973333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69430.145905                       # average overall mshr miss latency
system.l2.replacements                         240131                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks      3430969                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3430969                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3430969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3430969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     13731738                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13731738                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     13731738                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13731738                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     78143595                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     78143595                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69460.973333                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69460.973333                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              163                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  163                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          163                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              163                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1090159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1090159                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          180667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              180667                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13333581500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13333581500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1270826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1270826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.142165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.142165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73801.975458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73801.975458                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       180662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         180662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12249477500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12249477500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.142161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.142161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67803.287354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67803.287354                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst       11548541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11548541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        49897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            49897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3950374500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3950374500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst     11598438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11598438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79170.581398                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79170.581398                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        49896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        49896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   3650945500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3650945500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73171.105900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73171.105900                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       4246929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4246929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        71438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           71438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5495550000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5495550000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      4318367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4318367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76927.545564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76927.545564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        71426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        71426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5066335500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5066335500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70931.250525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70931.250525                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    1402                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1403                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1173                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64934.378878                       # Cycle average of tags in use
system.l2.tags.total_refs                    34351608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    305667                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    112.382455                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     576.098356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst     11265.725595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     52859.627555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   232.927372                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.171901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.806574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.003554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990820                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           151                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         65385                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10030                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        54160                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002304                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997696                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 549913683                       # Number of tag accesses
system.l2.tags.data_accesses                549913683                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples     79212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples     24932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    125808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples       569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001861562120                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         4414                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         4414                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             412848                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             74780                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     151961                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     79213                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   151961                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   79213                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   652                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.48                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     55.82                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               151961                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               79213                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 108615                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  38603                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3217                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    676                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    134                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  3769                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  3841                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  4334                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  4437                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  4460                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  4464                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  4463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  4483                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  4480                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  4472                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  4486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  4596                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  4787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  4426                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  4415                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  4415                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  4414                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  4415                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         4414                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.275714                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    26.945269                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   415.933276                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         4413     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::27648-28159            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         4414                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         4414                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.932034                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.909895                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.876411                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             583     13.21%     13.21% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              48      1.09%     14.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            2916     66.06%     80.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             830     18.80%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              28      0.63%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               8      0.18%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         4414                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                  41728                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                9725504                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             5069632                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                    72.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    37.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                 134805803000                       # Total gap between requests
system.mem_ctrls0.avgGap                    583135.66                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst      1595648                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      8051712                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher        36416                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      5065728                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 11836146.360436437652                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 59725730.038255549967                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 270125.432339496736                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 37576394.060695685446                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst        24932                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       126460                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher          569                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks        79213                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst    897872613                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   3956074236                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher     17479279                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 7366073395458                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     36012.86                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     31283.21                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     30719.30                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  92990713.59                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst      1595648                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      8093440                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher        36416                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      9725504                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst      1595648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total      1595648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      5069632                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      5069632                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst        24932                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       126460                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher          569                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        151961                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks        79213                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total        79213                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst     11836146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data     60035259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher       270125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total        72141530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst     11836146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total     11836146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks     37605353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total       37605353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks     37605353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst     11836146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data     60035259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher       270125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      109746883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              151309                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts              79152                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         5196                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         5000                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         5051                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         5134                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         5015                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         5328                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         5002                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         4505                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         5086                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         5483                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         4865                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         5116                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         4899                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         4670                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         4787                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         4523                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         4836                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         4876                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         4755                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         4373                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         4068                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         4089                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         4231                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         4336                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         4518                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         5004                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         4730                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         4363                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         4186                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         4298                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         4238                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         4748                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         2852                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         2696                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         2820                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         2677                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         2621                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         2712                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         2783                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         2327                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         2541                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         2966                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         2393                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         2559                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         2416                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         2244                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         2291                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         2221                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         2199                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         2329                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         2424                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         2369                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         2107                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         2063                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         2076                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         2139                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         2559                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         2799                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         2598                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         2598                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         2382                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         2485                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         2390                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         2516                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             2224729100                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            504161588                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        4871426128                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               14703.22                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          32195.22                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              89940                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             23095                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           59.44                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          29.18                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       117424                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   125.606758                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean    97.243640                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   141.035097                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127        68659     58.47%     58.47% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        36599     31.17%     89.64% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         6894      5.87%     95.51% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         1998      1.70%     97.21% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          700      0.60%     97.81% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          425      0.36%     98.17% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          430      0.37%     98.54% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          321      0.27%     98.81% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         1398      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       117424                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              9683776                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           5065728                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW              71.832002                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW              37.576394                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   0.57                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              49.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   195973019.424016                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   260535324.167983                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  335075196.287948                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 154545597.023999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 23986428237.341488                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 57826657205.143791                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 43573129821.579338                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 126332344400.973404                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   937.103997                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  66330550512                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   6059900000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  62420994988                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   170249552.928012                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   226344597.931186                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  301378392.403153                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 142946878.367999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 23986428237.341488                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 55572766742.095703                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 45304932663.243042                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 125705047064.316162                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   932.450851                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  68988895490                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   6059900000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  59762650010                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples     79037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples     24964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    124926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples       556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001708694120                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         4396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         4396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             411039                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             74624                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     151148                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     79037                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   151148                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   79037                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   702                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.48                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     55.87                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               151148                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               79037                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 108023                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  38421                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   3187                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    647                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    120                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     35                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  3789                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  3863                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  4348                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  4427                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  4440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  4446                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  4445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  4451                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  4466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  4457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  4497                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  4610                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  4743                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  4408                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  4398                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  4396                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  4397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  4396                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         4396                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     34.218835                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    26.848197                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   417.123428                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         4395     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::27648-28159            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         4396                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         4396                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.965878                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.943339                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.885335                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             566     12.88%     12.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              37      0.84%     13.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            2821     64.17%     77.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             938     21.34%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              25      0.57%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               6      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         4396                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                  44928                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                9673472                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             5058368                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                    71.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    37.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                 134807896000                       # Total gap between requests
system.mem_ctrls1.avgGap                    585650.22                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst      1597696                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      7995264                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher        35584                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      5054592                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 11851337.948898412287                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 59307011.881272353232                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 263953.849526819307                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 37493789.798433698714                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst        24964                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       125628                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher          556                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks        79037                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst    888274950                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   3902126308                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher     16788373                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 7373915257407                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     35582.24                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     31060.96                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     30194.92                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  93297003.40                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst      1597696                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      8040192                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher        35584                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      9673472                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst      1597696                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total      1597696                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      5058368                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      5058368                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst        24964                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       125628                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher          556                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        151148                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks        79037                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total        79037                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst     11851338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data     59640277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher       263954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total        71755569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst     11851338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total     11851338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks     37521799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total       37521799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks     37521799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst     11851338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data     59640277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher       263954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      109277368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              150446                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts              78978                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         5143                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         5033                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         5033                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         5088                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         5079                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         5277                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         4964                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         4457                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         5113                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         5390                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         4811                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         5104                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         4913                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         4722                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         4719                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         4461                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         4737                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         4816                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         4708                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         4342                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         4099                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         4043                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         4130                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         4397                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         4393                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         4949                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         4632                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         4392                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         4180                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         4293                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         4257                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         4771                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         2836                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         2730                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         2781                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         2703                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         2624                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         2699                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         2765                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         2291                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         2566                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         2944                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         2380                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         2560                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         2408                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         2213                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         2302                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         2166                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         2169                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         2340                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         2408                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         2298                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         2128                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         2035                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         2076                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         2136                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         2560                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         2806                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         2610                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         2620                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         2377                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         2483                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         2400                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         2564                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             2175588199                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            501286072                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        4807189631                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               14460.92                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          31952.92                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              89143                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             23149                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           59.25                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          29.31                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       117131                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   125.355986                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean    97.239642                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   140.575783                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127        68201     58.23%     58.23% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        37014     31.60%     89.83% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383         6744      5.76%     95.58% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         1946      1.66%     97.25% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          656      0.56%     97.81% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          454      0.39%     98.19% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          372      0.32%     98.51% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          349      0.30%     98.81% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         1395      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       117131                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              9628544                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           5054592                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW              71.422304                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW              37.493790                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   0.57                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              48.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   195704806.752016                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   260182885.199983                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  333590366.457547                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 153978064.127999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 23986428237.341488                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 57746223775.390953                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 43634931778.904182                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 126311039914.178360                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   936.945965                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  66425136019                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   6059900000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  62326409481                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   169600852.512011                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   225482159.044787                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  299233170.835154                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 142860432.959999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 23986428237.341488                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 55522037601.871964                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 45343910985.674889                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 125689553440.246109                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   932.335923                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  69048381295                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   6059900000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  59703164205                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             122447                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       158250                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79320                       # Transaction distribution
system.membus.trans_dist::ReadExReq            180662                       # Transaction distribution
system.membus.trans_dist::ReadExResp           180662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        122447                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       423115                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       420673                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       843788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 843788                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     14795136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     14731840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     29526976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29526976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            303109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  303109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              303109                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           622382778                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           619463377                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1617638909                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          15917946                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3589219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13756864                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           81881                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1801                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             163                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1270826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1270826                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11599579                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4318367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     34796853                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16767709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              51564562                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1484625536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    715404160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2200029696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          243073                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10201024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17430867                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007140                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.084206                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17306415     99.29%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 124441      0.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17430867                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 134811445500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        34376217000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       17437175734                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            12.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8414843431                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
