v 20070626 1
T 46700 43600 9 10 1 0 0 0 1
1
T 48200 43600 9 10 1 0 0 0 1
1
C 46000 43500 1 0 0 cvstitleblock-1.sym
{
T 46700 43900 5 10 1 1 0 0 1
date=2007-10-31
T 50500 43900 5 10 1 1 0 0 1
rev=1
T 50600 43600 5 10 1 1 0 0 1
auth=Andrew Wedgbury
T 46600 44200 5 10 1 1 0 0 1
fname=$Id: ioport.sch 45 2008-02-27 10:13:26Z  $
T 49800 44600 5 14 1 1 0 4 1
title=Lettuce v1.0 16bit I/O port plugin (MCP23S17)
}
N 55500 45400 55200 45400 4
N 55000 45000 55500 45000 4
C 55700 43300 1 0 0 resistor-1.sym
{
T 56000 43700 5 10 0 0 0 0 1
device=RESISTOR
T 56000 43600 5 10 1 1 0 0 1
refdes=R1
T 55700 43300 5 10 0 0 180 0 1
footprint=SMD_SIMPLE 80 50
}
N 55200 44600 55200 43400 4
N 55200 43400 55700 43400 4
N 56600 43400 57200 43400 4
N 57200 43400 57200 44600 4
N 56900 44600 57200 44600 4
C 56800 43900 1 0 0 gnd-1.sym
N 55500 44200 54500 44200 4
C 54300 44200 1 0 0 3.3V-plus-1.sym
C 55500 44000 1 0 0 SPI_Header-1.sym
{
T 55500 46000 5 10 0 1 0 0 1
device=HEADER10
T 56100 45700 5 10 1 1 0 0 1
refdes=J1
T 55500 44000 5 10 0 0 0 0 1
footprint=LETTUCE_COMBI_SPI_SOCKET
}
C 51500 45600 1 0 0 MCP23S17-SO28-1.sym
{
T 54100 49475 5 10 0 0 0 0 1
device=MSP430x44x
T 54150 52450 5 10 1 1 0 6 1
refdes=U1
T 54100 49050 5 10 0 0 0 0 1
footprint=SO28
}
N 55200 46400 54400 46400 4
N 55000 46800 54400 46800 4
N 57000 45400 57000 46000 4
N 57400 45000 57400 48600 4
N 57400 48400 54400 48400 4
N 54800 44600 55500 44600 4
N 54800 44600 54800 47200 4
N 54400 47600 54600 47600 4
C 54500 47300 1 0 0 gnd-1.sym
C 51000 45700 1 0 0 gnd-1.sym
C 50900 46400 1 0 0 3.3V-plus-1.sym
N 51500 46400 51100 46400 4
N 51500 46000 51100 46000 4
C 55400 52400 1 0 0 PORT_Header_8bit-1.sym
{
T 55400 54400 5 10 0 1 0 0 1
device=HEADER10
T 56000 54500 5 10 1 1 0 0 1
refdes=J3
T 55400 52400 5 10 0 0 0 0 1
footprint=HEADER10_2
}
N 55400 53800 54600 53800 4
N 54600 53800 54600 52000 4
N 54600 52000 54400 52000 4
N 54400 51600 57600 51600 4
N 57600 51600 57600 53800 4
N 57600 53800 56800 53800 4
N 54400 51200 54800 51200 4
N 54800 51200 54800 53400 4
N 54800 53400 55400 53400 4
N 54400 50800 57400 50800 4
N 57400 50800 57400 53400 4
N 57400 53400 56800 53400 4
N 54400 50400 55000 50400 4
N 55000 50400 55000 53000 4
N 55000 53000 55400 53000 4
N 54400 50000 57200 50000 4
N 57200 50000 57200 53000 4
N 57200 53000 56800 53000 4
N 54400 49600 55200 49600 4
N 55200 49600 55200 52600 4
N 55200 52600 55400 52600 4
N 54400 49200 57000 49200 4
N 57000 49200 57000 52600 4
N 57000 52600 56800 52600 4
C 56900 53900 1 0 0 gnd-1.sym
C 55000 54200 1 0 0 3.3V-plus-1.sym
N 55200 54200 55400 54200 4
N 56800 54200 57000 54200 4
C 49000 52400 1 0 0 PORT_Header_8bit-1.sym
{
T 49600 54500 5 10 1 1 0 0 1
refdes=J4
T 49000 54400 5 10 0 1 0 0 1
device=HEADER10
T 49000 52400 5 10 0 0 0 0 1
footprint=HEADER10_2
}
N 49000 53800 48200 53800 4
N 51200 53800 50400 53800 4
N 48400 53400 49000 53400 4
N 51000 53400 50400 53400 4
N 48600 53000 49000 53000 4
N 50800 53000 50400 53000 4
N 48800 52600 49000 52600 4
N 50600 52600 50400 52600 4
C 50500 53900 1 0 0 gnd-1.sym
C 48600 54200 1 0 0 3.3V-plus-1.sym
N 48800 54200 49000 54200 4
N 50400 54200 50600 54200 4
N 51500 52000 48200 52000 4
N 48200 52000 48200 53800 4
N 51500 51200 48400 51200 4
N 48400 51200 48400 53400 4
N 51500 50400 48600 50400 4
N 48600 50400 48600 53000 4
N 51500 49600 48800 49600 4
N 48800 49600 48800 52600 4
N 51500 51600 51200 51600 4
N 51200 51600 51200 53800 4
N 51500 50800 51000 50800 4
N 51000 50800 51000 53400 4
N 51500 50000 50800 50000 4
N 50800 50000 50800 53000 4
N 51500 49200 50600 49200 4
N 50600 49200 50600 52600 4
N 49800 48400 51500 48400 4
N 51500 48000 49600 48000 4
N 49800 47600 51500 47600 4
C 48200 49200 1 0 0 3.3V-plus-1.sym
C 48100 46500 1 0 0 gnd-1.sym
C 57900 46600 1 0 0 SPI_Header-1.sym
{
T 57900 48600 5 10 0 1 0 0 1
device=HEADER10
T 58500 48300 5 10 1 1 0 0 1
refdes=J2
T 57900 46600 5 10 0 0 0 0 1
footprint=HEADER8_2
}
N 54400 47200 57900 47200 4
N 55000 45000 55000 47600 4
N 55000 47600 57900 47600 4
N 55200 45400 55200 48000 4
N 55200 48000 57900 48000 4
C 59200 46500 1 0 0 gnd-1.sym
C 57400 46800 1 0 0 3.3V-plus-1.sym
N 57600 46800 57900 46800 4
N 54400 46000 57000 46000 4
N 59600 48000 59300 48000 4
N 60000 45000 60000 47600 4
N 60000 47600 59300 47600 4
N 56900 45400 59600 45400 4
N 59600 45400 59600 48000 4
C 57500 48600 1 90 0 resistor-1.sym
{
T 57100 48900 5 10 0 0 90 0 1
device=RESISTOR
T 57700 48600 5 10 1 1 90 0 1
refdes=R2
T 57500 48600 5 10 0 0 270 0 1
footprint=SMD_SIMPLE 80 50
T 57700 49000 5 10 1 1 90 0 1
value=10K
}
N 56900 45000 60000 45000 4
C 57200 49500 1 0 0 3.3V-plus-1.sym
N 49800 48400 49800 48800 4
N 49800 48800 49600 48800 4
N 49800 47600 49800 47200 4
N 49800 47200 49600 47200 4
N 48700 49000 48400 49000 4
N 48400 47400 48700 47400 4
N 48700 48200 48400 48200 4
N 48400 47400 48400 49200 4
N 48200 46800 48200 48600 4
N 48200 48600 48700 48600 4
N 48700 47800 48200 47800 4
N 48700 47000 48200 47000 4
C 49600 48600 1 0 1 Switch_Jumper-1.sym
{
T 49200 49400 5 10 0 0 0 6 1
device=SPDT
T 49200 49200 5 10 1 1 0 6 1
refdes=S1
T 49600 48600 5 10 0 1 0 0 1
footprint=JUMPER3
}
C 49600 47800 1 0 1 Switch_Jumper-1.sym
{
T 49200 48600 5 10 0 0 0 6 1
device=SPDT
T 49200 48400 5 10 1 1 0 6 1
refdes=S2
T 49600 47800 5 10 0 1 0 0 1
footprint=JUMPER3
}
C 49600 47000 1 0 1 Switch_Jumper-1.sym
{
T 49200 47800 5 10 0 0 0 6 1
device=SPDT
T 49200 47600 5 10 1 1 0 6 1
refdes=S3
T 49600 47000 5 10 0 1 0 0 1
footprint=JUMPER3
}
