#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 16 12:15:57 2025
# Process ID: 31640
# Current directory: C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1
# Command line: vivado.exe -log dlembsys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dlembsys_wrapper.tcl -notrace
# Log file: C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1/dlembsys_wrapper.vdi
# Journal file: C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1\vivado.jou
# Running On: Dawgburts-Mothership, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34003 MB
#-----------------------------------------------------------
source dlembsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top dlembsys_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_axi_bram_ctrl_0_0/dlembsys_axi_bram_ctrl_0_0.dcp' for cell 'dlembsys_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_axi_bram_ctrl_0_bram_0/dlembsys_axi_bram_ctrl_0_bram_0.dcp' for cell 'dlembsys_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_axi_uartlite_0_1/dlembsys_axi_uartlite_0_1.dcp' for cell 'dlembsys_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_clk_wiz_1_0/dlembsys_clk_wiz_1_0.dcp' for cell 'dlembsys_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_mdm_1_0/dlembsys_mdm_1_0.dcp' for cell 'dlembsys_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_microblaze_0_0/dlembsys_microblaze_0_0.dcp' for cell 'dlembsys_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_reset_inv_0_0/dlembsys_reset_inv_0_0.dcp' for cell 'dlembsys_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_rst_clk_wiz_1_100M_0/dlembsys_rst_clk_wiz_1_100M_0.dcp' for cell 'dlembsys_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_xbar_0/dlembsys_xbar_0.dcp' for cell 'dlembsys_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_auto_pc_0/dlembsys_auto_pc_0.dcp' for cell 'dlembsys_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_auto_pc_1/dlembsys_auto_pc_1.dcp' for cell 'dlembsys_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_auto_pc_2/dlembsys_auto_pc_2.dcp' for cell 'dlembsys_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_dlmb_bram_if_cntlr_0/dlembsys_dlmb_bram_if_cntlr_0.dcp' for cell 'dlembsys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_dlmb_v10_0/dlembsys_dlmb_v10_0.dcp' for cell 'dlembsys_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_ilmb_bram_if_cntlr_0/dlembsys_ilmb_bram_if_cntlr_0.dcp' for cell 'dlembsys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_ilmb_v10_0/dlembsys_ilmb_v10_0.dcp' for cell 'dlembsys_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_lmb_bram_0/dlembsys_lmb_bram_0.dcp' for cell 'dlembsys_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 934.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 285 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_microblaze_0_0/dlembsys_microblaze_0_0.xdc] for cell 'dlembsys_i/microblaze_0/U0'
Finished Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_microblaze_0_0/dlembsys_microblaze_0_0.xdc] for cell 'dlembsys_i/microblaze_0/U0'
Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_clk_wiz_1_0/dlembsys_clk_wiz_1_0_board.xdc] for cell 'dlembsys_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_clk_wiz_1_0/dlembsys_clk_wiz_1_0_board.xdc] for cell 'dlembsys_i/clk_wiz_1/inst'
Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_clk_wiz_1_0/dlembsys_clk_wiz_1_0.xdc] for cell 'dlembsys_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_clk_wiz_1_0/dlembsys_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_clk_wiz_1_0/dlembsys_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_clk_wiz_1_0/dlembsys_clk_wiz_1_0.xdc] for cell 'dlembsys_i/clk_wiz_1/inst'
Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_rst_clk_wiz_1_100M_0/dlembsys_rst_clk_wiz_1_100M_0_board.xdc] for cell 'dlembsys_i/rst_clk_wiz_1_100M/U0'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port reset_0 can not be placed on PACKAGE_PIN C12 because the PACKAGE_PIN is occupied by port reset. Please note that for projects targeting board parts, user LOC constraints cannot override constraints provided with the board. [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_rst_clk_wiz_1_100M_0/dlembsys_rst_clk_wiz_1_100M_0_board.xdc:3]
Finished Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_rst_clk_wiz_1_100M_0/dlembsys_rst_clk_wiz_1_100M_0_board.xdc] for cell 'dlembsys_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_rst_clk_wiz_1_100M_0/dlembsys_rst_clk_wiz_1_100M_0.xdc] for cell 'dlembsys_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_rst_clk_wiz_1_100M_0/dlembsys_rst_clk_wiz_1_100M_0.xdc] for cell 'dlembsys_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_axi_uartlite_0_1/dlembsys_axi_uartlite_0_1_board.xdc] for cell 'dlembsys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_axi_uartlite_0_1/dlembsys_axi_uartlite_0_1_board.xdc] for cell 'dlembsys_i/axi_uartlite_0/U0'
Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_axi_uartlite_0_1/dlembsys_axi_uartlite_0_1.xdc] for cell 'dlembsys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_axi_uartlite_0_1/dlembsys_axi_uartlite_0_1.xdc] for cell 'dlembsys_i/axi_uartlite_0/U0'
Parsing XDC File [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pid_LED'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sclk_io'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:265]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:265]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda_io'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sclk_io'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda_io'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hc05_uart_rxd'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hc05_uart_rxd'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:273]
CRITICAL WARNING: [Common 17-161] Invalid option value '##' specified for 'objects'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'hc05_uart_txd'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:275]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:275]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hc05_uart_txd'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:276]
CRITICAL WARNING: [Common 17-161] Invalid option value '##' specified for 'objects'. [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc:276]
Finished Parsing XDC File [C:/SimpleLock/DigitalLockv2/DigitalLockv2.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]
Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_mdm_1_0/dlembsys_mdm_1_0.xdc] for cell 'dlembsys_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_mdm_1_0/dlembsys_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_mdm_1_0/dlembsys_mdm_1_0.xdc] for cell 'dlembsys_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'dlembsys_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/SimpleLock/DigitalLockv2/DigitalLockv2.gen/sources_1/bd/dlembsys/ip/dlembsys_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1655.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

31 Infos, 63 Warnings, 64 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.527 ; gain = 1194.125
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.628 . Memory (MB): peak = 1655.527 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1398479f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1678.062 ; gain = 22.535

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance dlembsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter dlembsys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_i_1__204 into driver instance dlembsys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rvalid[0]_INST_0 into driver instance dlembsys_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rvalid[0]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f0ace00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 2004.285 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 81 cells and removed 110 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 21 load pin(s).
Phase 2 Constant propagation | Checksum: 1cad79258

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 2004.285 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 276 cells and removed 1004 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14e440d68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.668 . Memory (MB): peak = 2004.285 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 987 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 41 load(s) on clock net dlembsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1b3ffbddb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.731 . Memory (MB): peak = 2004.285 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b3ffbddb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.743 . Memory (MB): peak = 2004.285 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b3ffbddb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.771 . Memory (MB): peak = 2004.285 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              81  |             110  |                                              3  |
|  Constant propagation         |             276  |            1004  |                                              1  |
|  Sweep                        |               0  |             987  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2004.285 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 100260459

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.876 . Memory (MB): peak = 2004.285 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 2 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 17ae6ed66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2110.105 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17ae6ed66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2110.105 ; gain = 105.820

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1289275fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.387 . Memory (MB): peak = 2110.105 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1289275fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2110.105 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2110.105 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1289275fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2110.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 63 Warnings, 64 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2110.105 ; gain = 454.578
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2110.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1/dlembsys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dlembsys_wrapper_drc_opted.rpt -pb dlembsys_wrapper_drc_opted.pb -rpx dlembsys_wrapper_drc_opted.rpx
Command: report_drc -file dlembsys_wrapper_drc_opted.rpt -pb dlembsys_wrapper_drc_opted.pb -rpx dlembsys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1/dlembsys_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2110.105 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7d62545e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2110.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8f81393

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ae7b663e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.871 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ae7b663e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.877 . Memory (MB): peak = 2110.105 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ae7b663e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.886 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13f896a6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15eff3599

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15eff3599

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 218d94259

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 352 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 165 nets or LUTs. Breaked 0 LUT, combined 165 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2110.105 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            165  |                   165  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            165  |                   165  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 112c33987

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.105 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2303e7e36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.105 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2303e7e36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ced6ae5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19189720c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b0d1d55e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21653f3d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1daca60aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17249153e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 127cdf8bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.105 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 127cdf8bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dab2d330

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.311 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 26355c72e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2110.105 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bcfdd438

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 2110.105 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dab2d330

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.870. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27b065a8a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 27b065a8a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27b065a8a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27b065a8a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 27b065a8a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2110.105 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27a2c31d2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000
Ending Placer Task | Checksum: 17d1219f7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 63 Warnings, 64 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2110.105 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 2110.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1/dlembsys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dlembsys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2110.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dlembsys_wrapper_utilization_placed.rpt -pb dlembsys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dlembsys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2110.105 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.661 . Memory (MB): peak = 2110.105 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 63 Warnings, 64 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.354 . Memory (MB): peak = 2110.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1/dlembsys_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8eabbdb3 ConstDB: 0 ShapeSum: ee665c44 RouteDB: 0
Post Restoration Checksum: NetGraph: 3e577b95 NumContArr: e1b3c2fe Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1200b3e93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2182.184 ; gain = 72.078

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1200b3e93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2188.199 ; gain = 78.094

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1200b3e93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2188.199 ; gain = 78.094
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e41fbe84

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2207.594 ; gain = 97.488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.005  | TNS=0.000  | WHS=-0.283 | THS=-182.036|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00365583 %
  Global Horizontal Routing Utilization  = 0.00383632 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4352
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4352
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c2951581

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2211.605 ; gain = 101.500

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c2951581

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2211.605 ; gain = 101.500
Phase 3 Initial Routing | Checksum: 204f82344

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2217.340 ; gain = 107.234

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 523
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1186ecd4a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2217.340 ; gain = 107.234
Phase 4 Rip-up And Reroute | Checksum: 1186ecd4a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2217.340 ; gain = 107.234

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1835db591

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2217.340 ; gain = 107.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.057  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1835db591

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2217.340 ; gain = 107.234

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1835db591

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2217.340 ; gain = 107.234
Phase 5 Delay and Skew Optimization | Checksum: 1835db591

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2217.340 ; gain = 107.234

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11c356b4e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.340 ; gain = 107.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.057  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b52384b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.340 ; gain = 107.234
Phase 6 Post Hold Fix | Checksum: 1b52384b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.340 ; gain = 107.234

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.816425 %
  Global Horizontal Routing Utilization  = 1.14827 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16db93dc6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.340 ; gain = 107.234

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16db93dc6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.340 ; gain = 107.234

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c01a648e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.340 ; gain = 107.234

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.057  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c01a648e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.340 ; gain = 107.234
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2217.340 ; gain = 107.234

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 63 Warnings, 64 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2217.340 ; gain = 107.234
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.363 . Memory (MB): peak = 2228.504 ; gain = 11.164
INFO: [Common 17-1381] The checkpoint 'C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1/dlembsys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dlembsys_wrapper_drc_routed.rpt -pb dlembsys_wrapper_drc_routed.pb -rpx dlembsys_wrapper_drc_routed.rpx
Command: report_drc -file dlembsys_wrapper_drc_routed.rpt -pb dlembsys_wrapper_drc_routed.pb -rpx dlembsys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1/dlembsys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dlembsys_wrapper_methodology_drc_routed.rpt -pb dlembsys_wrapper_methodology_drc_routed.pb -rpx dlembsys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dlembsys_wrapper_methodology_drc_routed.rpt -pb dlembsys_wrapper_methodology_drc_routed.pb -rpx dlembsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/SimpleLock/DigitalLockv2/DigitalLockv2.runs/impl_1/dlembsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dlembsys_wrapper_power_routed.rpt -pb dlembsys_wrapper_power_summary_routed.pb -rpx dlembsys_wrapper_power_routed.rpx
Command: report_power -file dlembsys_wrapper_power_routed.rpt -pb dlembsys_wrapper_power_summary_routed.pb -rpx dlembsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
134 Infos, 64 Warnings, 64 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dlembsys_wrapper_route_status.rpt -pb dlembsys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file dlembsys_wrapper_timing_summary_routed.rpt -pb dlembsys_wrapper_timing_summary_routed.pb -rpx dlembsys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file dlembsys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dlembsys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dlembsys_wrapper_bus_skew_routed.rpt -pb dlembsys_wrapper_bus_skew_routed.pb -rpx dlembsys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 12:17:39 2025...
