# #100daysofRTL Day 03 - D Flip Flop in SystemVerilog
## _D Flip Flop_

D flip flop is a fundamental synchronous circuit that stores a value in memory.

<p align="center">
   <img alt="dff" title="dff" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/d_latch_image.PNG" width="250">
</p>

## Design using SystemVerilog

<p align="center">
   <img alt="dffcode" title="dff" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/d_latch.PNG" width="550">
</p>

## Testbench

<p align="center">
   <img alt="dff_tb" title="dff" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/d_latch_tb.PNG" width="950">
</p>

## Simulation Results

<p align="center">
   <img alt="waveformdff" title="dff" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/waveform.PNG" width="1150">
</p>

<p align="center">
   <img alt="simudff" title="dff" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/Simulation.PNG" width=" 650">
</p>

_"There is nothing impossible to they who will try."_

*Day 03 Completed*
