INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week1/project_2/project_2.sim/sim_1/synth/timing/xsim/and_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week1/project_2/project_2.srcs/sim_1/new/and_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_tb
