-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/16/2024 20:56:19"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	progCounterTest IS
    PORT (
	z_flag : OUT std_logic;
	clk : OUT std_logic;
	clkIn : IN std_logic;
	reset : IN std_logic;
	presentJmp : OUT std_logic;
	dataSel : OUT std_logic;
	addrSel : OUT std_logic_vector(1 DOWNTO 0);
	out_count : OUT std_logic_vector(15 DOWNTO 0);
	increment : OUT std_logic_vector(3 DOWNTO 0);
	rxData : OUT std_logic_vector(15 DOWNTO 0);
	rf_init : OUT std_logic;
	ld_r : OUT std_logic;
	rf_sel : OUT std_logic_vector(3 DOWNTO 0);
	sip_r : OUT std_logic_vector(15 DOWNTO 0);
	dpcr_lsb_sel : IN std_logic;
	dpcr_wr : IN std_logic;
	svop_wr : IN std_logic;
	sop_wr : IN std_logic;
	sip : IN std_logic_vector(15 DOWNTO 0);
	rzData : OUT std_logic_vector(15 DOWNTO 0);
	state : OUT std_logic_vector(3 DOWNTO 0);
	opcode : OUT std_logic_vector(5 DOWNTO 0);
	alu_opsel : OUT std_logic_vector(6 DOWNTO 0);
	wren : OUT std_logic;
	alu_output : OUT std_logic_vector(15 DOWNTO 0);
	am : OUT std_logic_vector(1 DOWNTO 0);
	dpcr : OUT std_logic_vector(31 DOWNTO 0);
	dprr : OUT std_logic_vector(1 DOWNTO 0);
	instruct : OUT std_logic_vector(31 DOWNTO 0);
	memData : OUT std_logic_vector(15 DOWNTO 0);
	operand_out : OUT std_logic_vector(15 DOWNTO 0);
	sop : OUT std_logic_vector(15 DOWNTO 0);
	storedData : OUT std_logic_vector(15 DOWNTO 0);
	svop : OUT std_logic_vector(15 DOWNTO 0)
	);
END progCounterTest;

ARCHITECTURE structure OF progCounterTest IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_z_flag : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_clkIn : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_presentJmp : std_logic;
SIGNAL ww_dataSel : std_logic;
SIGNAL ww_addrSel : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_out_count : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_increment : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_rxData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rf_init : std_logic;
SIGNAL ww_ld_r : std_logic;
SIGNAL ww_rf_sel : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_sip_r : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dpcr_lsb_sel : std_logic;
SIGNAL ww_dpcr_wr : std_logic;
SIGNAL ww_svop_wr : std_logic;
SIGNAL ww_sop_wr : std_logic;
SIGNAL ww_sip : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rzData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_state : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_opcode : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_alu_opsel : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_wren : std_logic;
SIGNAL ww_alu_output : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_am : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_dpcr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_dprr : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_instruct : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_memData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_operand_out : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sop : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_storedData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_svop : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \z_flag~output_o\ : std_logic;
SIGNAL \clk~output_o\ : std_logic;
SIGNAL \presentJmp~output_o\ : std_logic;
SIGNAL \dataSel~output_o\ : std_logic;
SIGNAL \addrSel[1]~output_o\ : std_logic;
SIGNAL \addrSel[0]~output_o\ : std_logic;
SIGNAL \out_count[15]~output_o\ : std_logic;
SIGNAL \out_count[14]~output_o\ : std_logic;
SIGNAL \out_count[13]~output_o\ : std_logic;
SIGNAL \out_count[12]~output_o\ : std_logic;
SIGNAL \out_count[11]~output_o\ : std_logic;
SIGNAL \out_count[10]~output_o\ : std_logic;
SIGNAL \out_count[9]~output_o\ : std_logic;
SIGNAL \out_count[8]~output_o\ : std_logic;
SIGNAL \out_count[7]~output_o\ : std_logic;
SIGNAL \out_count[6]~output_o\ : std_logic;
SIGNAL \out_count[5]~output_o\ : std_logic;
SIGNAL \out_count[4]~output_o\ : std_logic;
SIGNAL \out_count[3]~output_o\ : std_logic;
SIGNAL \out_count[2]~output_o\ : std_logic;
SIGNAL \out_count[1]~output_o\ : std_logic;
SIGNAL \out_count[0]~output_o\ : std_logic;
SIGNAL \increment[3]~output_o\ : std_logic;
SIGNAL \increment[2]~output_o\ : std_logic;
SIGNAL \increment[1]~output_o\ : std_logic;
SIGNAL \increment[0]~output_o\ : std_logic;
SIGNAL \rxData[15]~output_o\ : std_logic;
SIGNAL \rxData[14]~output_o\ : std_logic;
SIGNAL \rxData[13]~output_o\ : std_logic;
SIGNAL \rxData[12]~output_o\ : std_logic;
SIGNAL \rxData[11]~output_o\ : std_logic;
SIGNAL \rxData[10]~output_o\ : std_logic;
SIGNAL \rxData[9]~output_o\ : std_logic;
SIGNAL \rxData[8]~output_o\ : std_logic;
SIGNAL \rxData[7]~output_o\ : std_logic;
SIGNAL \rxData[6]~output_o\ : std_logic;
SIGNAL \rxData[5]~output_o\ : std_logic;
SIGNAL \rxData[4]~output_o\ : std_logic;
SIGNAL \rxData[3]~output_o\ : std_logic;
SIGNAL \rxData[2]~output_o\ : std_logic;
SIGNAL \rxData[1]~output_o\ : std_logic;
SIGNAL \rxData[0]~output_o\ : std_logic;
SIGNAL \rf_init~output_o\ : std_logic;
SIGNAL \ld_r~output_o\ : std_logic;
SIGNAL \rf_sel[3]~output_o\ : std_logic;
SIGNAL \rf_sel[2]~output_o\ : std_logic;
SIGNAL \rf_sel[1]~output_o\ : std_logic;
SIGNAL \rf_sel[0]~output_o\ : std_logic;
SIGNAL \sip_r[15]~output_o\ : std_logic;
SIGNAL \sip_r[14]~output_o\ : std_logic;
SIGNAL \sip_r[13]~output_o\ : std_logic;
SIGNAL \sip_r[12]~output_o\ : std_logic;
SIGNAL \sip_r[11]~output_o\ : std_logic;
SIGNAL \sip_r[10]~output_o\ : std_logic;
SIGNAL \sip_r[9]~output_o\ : std_logic;
SIGNAL \sip_r[8]~output_o\ : std_logic;
SIGNAL \sip_r[7]~output_o\ : std_logic;
SIGNAL \sip_r[6]~output_o\ : std_logic;
SIGNAL \sip_r[5]~output_o\ : std_logic;
SIGNAL \sip_r[4]~output_o\ : std_logic;
SIGNAL \sip_r[3]~output_o\ : std_logic;
SIGNAL \sip_r[2]~output_o\ : std_logic;
SIGNAL \sip_r[1]~output_o\ : std_logic;
SIGNAL \sip_r[0]~output_o\ : std_logic;
SIGNAL \rzData[15]~output_o\ : std_logic;
SIGNAL \rzData[14]~output_o\ : std_logic;
SIGNAL \rzData[13]~output_o\ : std_logic;
SIGNAL \rzData[12]~output_o\ : std_logic;
SIGNAL \rzData[11]~output_o\ : std_logic;
SIGNAL \rzData[10]~output_o\ : std_logic;
SIGNAL \rzData[9]~output_o\ : std_logic;
SIGNAL \rzData[8]~output_o\ : std_logic;
SIGNAL \rzData[7]~output_o\ : std_logic;
SIGNAL \rzData[6]~output_o\ : std_logic;
SIGNAL \rzData[5]~output_o\ : std_logic;
SIGNAL \rzData[4]~output_o\ : std_logic;
SIGNAL \rzData[3]~output_o\ : std_logic;
SIGNAL \rzData[2]~output_o\ : std_logic;
SIGNAL \rzData[1]~output_o\ : std_logic;
SIGNAL \rzData[0]~output_o\ : std_logic;
SIGNAL \state[3]~output_o\ : std_logic;
SIGNAL \state[2]~output_o\ : std_logic;
SIGNAL \state[1]~output_o\ : std_logic;
SIGNAL \state[0]~output_o\ : std_logic;
SIGNAL \opcode[5]~output_o\ : std_logic;
SIGNAL \opcode[4]~output_o\ : std_logic;
SIGNAL \opcode[3]~output_o\ : std_logic;
SIGNAL \opcode[2]~output_o\ : std_logic;
SIGNAL \opcode[1]~output_o\ : std_logic;
SIGNAL \opcode[0]~output_o\ : std_logic;
SIGNAL \alu_opsel[6]~output_o\ : std_logic;
SIGNAL \alu_opsel[5]~output_o\ : std_logic;
SIGNAL \alu_opsel[4]~output_o\ : std_logic;
SIGNAL \alu_opsel[3]~output_o\ : std_logic;
SIGNAL \alu_opsel[2]~output_o\ : std_logic;
SIGNAL \alu_opsel[1]~output_o\ : std_logic;
SIGNAL \alu_opsel[0]~output_o\ : std_logic;
SIGNAL \wren~output_o\ : std_logic;
SIGNAL \alu_output[15]~output_o\ : std_logic;
SIGNAL \alu_output[14]~output_o\ : std_logic;
SIGNAL \alu_output[13]~output_o\ : std_logic;
SIGNAL \alu_output[12]~output_o\ : std_logic;
SIGNAL \alu_output[11]~output_o\ : std_logic;
SIGNAL \alu_output[10]~output_o\ : std_logic;
SIGNAL \alu_output[9]~output_o\ : std_logic;
SIGNAL \alu_output[8]~output_o\ : std_logic;
SIGNAL \alu_output[7]~output_o\ : std_logic;
SIGNAL \alu_output[6]~output_o\ : std_logic;
SIGNAL \alu_output[5]~output_o\ : std_logic;
SIGNAL \alu_output[4]~output_o\ : std_logic;
SIGNAL \alu_output[3]~output_o\ : std_logic;
SIGNAL \alu_output[2]~output_o\ : std_logic;
SIGNAL \alu_output[1]~output_o\ : std_logic;
SIGNAL \alu_output[0]~output_o\ : std_logic;
SIGNAL \am[1]~output_o\ : std_logic;
SIGNAL \am[0]~output_o\ : std_logic;
SIGNAL \dpcr[31]~output_o\ : std_logic;
SIGNAL \dpcr[30]~output_o\ : std_logic;
SIGNAL \dpcr[29]~output_o\ : std_logic;
SIGNAL \dpcr[28]~output_o\ : std_logic;
SIGNAL \dpcr[27]~output_o\ : std_logic;
SIGNAL \dpcr[26]~output_o\ : std_logic;
SIGNAL \dpcr[25]~output_o\ : std_logic;
SIGNAL \dpcr[24]~output_o\ : std_logic;
SIGNAL \dpcr[23]~output_o\ : std_logic;
SIGNAL \dpcr[22]~output_o\ : std_logic;
SIGNAL \dpcr[21]~output_o\ : std_logic;
SIGNAL \dpcr[20]~output_o\ : std_logic;
SIGNAL \dpcr[19]~output_o\ : std_logic;
SIGNAL \dpcr[18]~output_o\ : std_logic;
SIGNAL \dpcr[17]~output_o\ : std_logic;
SIGNAL \dpcr[16]~output_o\ : std_logic;
SIGNAL \dpcr[15]~output_o\ : std_logic;
SIGNAL \dpcr[14]~output_o\ : std_logic;
SIGNAL \dpcr[13]~output_o\ : std_logic;
SIGNAL \dpcr[12]~output_o\ : std_logic;
SIGNAL \dpcr[11]~output_o\ : std_logic;
SIGNAL \dpcr[10]~output_o\ : std_logic;
SIGNAL \dpcr[9]~output_o\ : std_logic;
SIGNAL \dpcr[8]~output_o\ : std_logic;
SIGNAL \dpcr[7]~output_o\ : std_logic;
SIGNAL \dpcr[6]~output_o\ : std_logic;
SIGNAL \dpcr[5]~output_o\ : std_logic;
SIGNAL \dpcr[4]~output_o\ : std_logic;
SIGNAL \dpcr[3]~output_o\ : std_logic;
SIGNAL \dpcr[2]~output_o\ : std_logic;
SIGNAL \dpcr[1]~output_o\ : std_logic;
SIGNAL \dpcr[0]~output_o\ : std_logic;
SIGNAL \dprr[1]~output_o\ : std_logic;
SIGNAL \dprr[0]~output_o\ : std_logic;
SIGNAL \instruct[31]~output_o\ : std_logic;
SIGNAL \instruct[30]~output_o\ : std_logic;
SIGNAL \instruct[29]~output_o\ : std_logic;
SIGNAL \instruct[28]~output_o\ : std_logic;
SIGNAL \instruct[27]~output_o\ : std_logic;
SIGNAL \instruct[26]~output_o\ : std_logic;
SIGNAL \instruct[25]~output_o\ : std_logic;
SIGNAL \instruct[24]~output_o\ : std_logic;
SIGNAL \instruct[23]~output_o\ : std_logic;
SIGNAL \instruct[22]~output_o\ : std_logic;
SIGNAL \instruct[21]~output_o\ : std_logic;
SIGNAL \instruct[20]~output_o\ : std_logic;
SIGNAL \instruct[19]~output_o\ : std_logic;
SIGNAL \instruct[18]~output_o\ : std_logic;
SIGNAL \instruct[17]~output_o\ : std_logic;
SIGNAL \instruct[16]~output_o\ : std_logic;
SIGNAL \instruct[15]~output_o\ : std_logic;
SIGNAL \instruct[14]~output_o\ : std_logic;
SIGNAL \instruct[13]~output_o\ : std_logic;
SIGNAL \instruct[12]~output_o\ : std_logic;
SIGNAL \instruct[11]~output_o\ : std_logic;
SIGNAL \instruct[10]~output_o\ : std_logic;
SIGNAL \instruct[9]~output_o\ : std_logic;
SIGNAL \instruct[8]~output_o\ : std_logic;
SIGNAL \instruct[7]~output_o\ : std_logic;
SIGNAL \instruct[6]~output_o\ : std_logic;
SIGNAL \instruct[5]~output_o\ : std_logic;
SIGNAL \instruct[4]~output_o\ : std_logic;
SIGNAL \instruct[3]~output_o\ : std_logic;
SIGNAL \instruct[2]~output_o\ : std_logic;
SIGNAL \instruct[1]~output_o\ : std_logic;
SIGNAL \instruct[0]~output_o\ : std_logic;
SIGNAL \memData[15]~output_o\ : std_logic;
SIGNAL \memData[14]~output_o\ : std_logic;
SIGNAL \memData[13]~output_o\ : std_logic;
SIGNAL \memData[12]~output_o\ : std_logic;
SIGNAL \memData[11]~output_o\ : std_logic;
SIGNAL \memData[10]~output_o\ : std_logic;
SIGNAL \memData[9]~output_o\ : std_logic;
SIGNAL \memData[8]~output_o\ : std_logic;
SIGNAL \memData[7]~output_o\ : std_logic;
SIGNAL \memData[6]~output_o\ : std_logic;
SIGNAL \memData[5]~output_o\ : std_logic;
SIGNAL \memData[4]~output_o\ : std_logic;
SIGNAL \memData[3]~output_o\ : std_logic;
SIGNAL \memData[2]~output_o\ : std_logic;
SIGNAL \memData[1]~output_o\ : std_logic;
SIGNAL \memData[0]~output_o\ : std_logic;
SIGNAL \operand_out[15]~output_o\ : std_logic;
SIGNAL \operand_out[14]~output_o\ : std_logic;
SIGNAL \operand_out[13]~output_o\ : std_logic;
SIGNAL \operand_out[12]~output_o\ : std_logic;
SIGNAL \operand_out[11]~output_o\ : std_logic;
SIGNAL \operand_out[10]~output_o\ : std_logic;
SIGNAL \operand_out[9]~output_o\ : std_logic;
SIGNAL \operand_out[8]~output_o\ : std_logic;
SIGNAL \operand_out[7]~output_o\ : std_logic;
SIGNAL \operand_out[6]~output_o\ : std_logic;
SIGNAL \operand_out[5]~output_o\ : std_logic;
SIGNAL \operand_out[4]~output_o\ : std_logic;
SIGNAL \operand_out[3]~output_o\ : std_logic;
SIGNAL \operand_out[2]~output_o\ : std_logic;
SIGNAL \operand_out[1]~output_o\ : std_logic;
SIGNAL \operand_out[0]~output_o\ : std_logic;
SIGNAL \sop[15]~output_o\ : std_logic;
SIGNAL \sop[14]~output_o\ : std_logic;
SIGNAL \sop[13]~output_o\ : std_logic;
SIGNAL \sop[12]~output_o\ : std_logic;
SIGNAL \sop[11]~output_o\ : std_logic;
SIGNAL \sop[10]~output_o\ : std_logic;
SIGNAL \sop[9]~output_o\ : std_logic;
SIGNAL \sop[8]~output_o\ : std_logic;
SIGNAL \sop[7]~output_o\ : std_logic;
SIGNAL \sop[6]~output_o\ : std_logic;
SIGNAL \sop[5]~output_o\ : std_logic;
SIGNAL \sop[4]~output_o\ : std_logic;
SIGNAL \sop[3]~output_o\ : std_logic;
SIGNAL \sop[2]~output_o\ : std_logic;
SIGNAL \sop[1]~output_o\ : std_logic;
SIGNAL \sop[0]~output_o\ : std_logic;
SIGNAL \storedData[15]~output_o\ : std_logic;
SIGNAL \storedData[14]~output_o\ : std_logic;
SIGNAL \storedData[13]~output_o\ : std_logic;
SIGNAL \storedData[12]~output_o\ : std_logic;
SIGNAL \storedData[11]~output_o\ : std_logic;
SIGNAL \storedData[10]~output_o\ : std_logic;
SIGNAL \storedData[9]~output_o\ : std_logic;
SIGNAL \storedData[8]~output_o\ : std_logic;
SIGNAL \storedData[7]~output_o\ : std_logic;
SIGNAL \storedData[6]~output_o\ : std_logic;
SIGNAL \storedData[5]~output_o\ : std_logic;
SIGNAL \storedData[4]~output_o\ : std_logic;
SIGNAL \storedData[3]~output_o\ : std_logic;
SIGNAL \storedData[2]~output_o\ : std_logic;
SIGNAL \storedData[1]~output_o\ : std_logic;
SIGNAL \storedData[0]~output_o\ : std_logic;
SIGNAL \svop[15]~output_o\ : std_logic;
SIGNAL \svop[14]~output_o\ : std_logic;
SIGNAL \svop[13]~output_o\ : std_logic;
SIGNAL \svop[12]~output_o\ : std_logic;
SIGNAL \svop[11]~output_o\ : std_logic;
SIGNAL \svop[10]~output_o\ : std_logic;
SIGNAL \svop[9]~output_o\ : std_logic;
SIGNAL \svop[8]~output_o\ : std_logic;
SIGNAL \svop[7]~output_o\ : std_logic;
SIGNAL \svop[6]~output_o\ : std_logic;
SIGNAL \svop[5]~output_o\ : std_logic;
SIGNAL \svop[4]~output_o\ : std_logic;
SIGNAL \svop[3]~output_o\ : std_logic;
SIGNAL \svop[2]~output_o\ : std_logic;
SIGNAL \svop[1]~output_o\ : std_logic;
SIGNAL \svop[0]~output_o\ : std_logic;
SIGNAL \clkIn~input_o\ : std_logic;
SIGNAL \inst3|regs[1][3]~q\ : std_logic;
SIGNAL \inst3|regs[4][4]~q\ : std_logic;
SIGNAL \inst3|regs[1][5]~q\ : std_logic;
SIGNAL \inst3|regs[2][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~3_combout\ : std_logic;
SIGNAL \inst3|regs[3][5]~q\ : std_logic;
SIGNAL \inst3|Mux58~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~5_combout\ : std_logic;
SIGNAL \inst3|regs[5][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~6_combout\ : std_logic;
SIGNAL \inst3|regs[6][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~7_combout\ : std_logic;
SIGNAL \inst3|regs[7][5]~q\ : std_logic;
SIGNAL \inst3|Mux58~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~9_combout\ : std_logic;
SIGNAL \inst3|regs[9][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~10_combout\ : std_logic;
SIGNAL \inst3|regs[10][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~11_combout\ : std_logic;
SIGNAL \inst3|regs[11][5]~q\ : std_logic;
SIGNAL \inst3|Mux58~2_combout\ : std_logic;
SIGNAL \inst3|Decoder0~12_combout\ : std_logic;
SIGNAL \inst3|regs[12][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~13_combout\ : std_logic;
SIGNAL \inst3|regs[13][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~14_combout\ : std_logic;
SIGNAL \inst3|regs[14][5]~q\ : std_logic;
SIGNAL \inst3|Decoder0~15_combout\ : std_logic;
SIGNAL \inst3|regs[15][5]~q\ : std_logic;
SIGNAL \inst3|Mux58~3_combout\ : std_logic;
SIGNAL \inst3|Mux58~4_combout\ : std_logic;
SIGNAL \inst3|regs[4][6]~q\ : std_logic;
SIGNAL \inst3|regs[8][6]~q\ : std_logic;
SIGNAL \inst3|regs[12][6]~q\ : std_logic;
SIGNAL \inst3|Mux57~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][6]~q\ : std_logic;
SIGNAL \inst3|regs[5][6]~q\ : std_logic;
SIGNAL \inst3|regs[9][6]~q\ : std_logic;
SIGNAL \inst3|regs[13][6]~q\ : std_logic;
SIGNAL \inst3|Mux57~1_combout\ : std_logic;
SIGNAL \inst3|regs[2][6]~q\ : std_logic;
SIGNAL \inst3|regs[6][6]~q\ : std_logic;
SIGNAL \inst3|regs[10][6]~q\ : std_logic;
SIGNAL \inst3|regs[14][6]~q\ : std_logic;
SIGNAL \inst3|Mux57~2_combout\ : std_logic;
SIGNAL \inst3|regs[3][6]~q\ : std_logic;
SIGNAL \inst3|regs[7][6]~q\ : std_logic;
SIGNAL \inst3|regs[11][6]~q\ : std_logic;
SIGNAL \inst3|regs[15][6]~q\ : std_logic;
SIGNAL \inst3|Mux57~3_combout\ : std_logic;
SIGNAL \inst3|Mux57~4_combout\ : std_logic;
SIGNAL \inst3|regs[1][7]~q\ : std_logic;
SIGNAL \inst3|regs[2][7]~q\ : std_logic;
SIGNAL \inst3|regs[3][7]~q\ : std_logic;
SIGNAL \inst3|Mux56~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][7]~q\ : std_logic;
SIGNAL \inst3|regs[5][7]~q\ : std_logic;
SIGNAL \inst3|regs[6][7]~q\ : std_logic;
SIGNAL \inst3|regs[7][7]~q\ : std_logic;
SIGNAL \inst3|Mux56~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][7]~q\ : std_logic;
SIGNAL \inst3|regs[9][7]~q\ : std_logic;
SIGNAL \inst3|regs[10][7]~q\ : std_logic;
SIGNAL \inst3|regs[11][7]~q\ : std_logic;
SIGNAL \inst3|Mux56~2_combout\ : std_logic;
SIGNAL \inst3|regs[12][7]~q\ : std_logic;
SIGNAL \inst3|regs[13][7]~q\ : std_logic;
SIGNAL \inst3|regs[14][7]~q\ : std_logic;
SIGNAL \inst3|regs[15][7]~q\ : std_logic;
SIGNAL \inst3|Mux56~3_combout\ : std_logic;
SIGNAL \inst3|Mux56~4_combout\ : std_logic;
SIGNAL \inst3|regs[4][8]~q\ : std_logic;
SIGNAL \inst3|regs[8][8]~q\ : std_logic;
SIGNAL \inst3|regs[12][8]~q\ : std_logic;
SIGNAL \inst3|Mux55~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][8]~q\ : std_logic;
SIGNAL \inst3|regs[5][8]~q\ : std_logic;
SIGNAL \inst3|regs[9][8]~q\ : std_logic;
SIGNAL \inst3|regs[13][8]~q\ : std_logic;
SIGNAL \inst3|Mux55~1_combout\ : std_logic;
SIGNAL \inst3|regs[2][8]~q\ : std_logic;
SIGNAL \inst3|regs[6][8]~q\ : std_logic;
SIGNAL \inst3|regs[10][8]~q\ : std_logic;
SIGNAL \inst3|regs[14][8]~q\ : std_logic;
SIGNAL \inst3|Mux55~2_combout\ : std_logic;
SIGNAL \inst3|regs[3][8]~q\ : std_logic;
SIGNAL \inst3|regs[7][8]~q\ : std_logic;
SIGNAL \inst3|regs[11][8]~q\ : std_logic;
SIGNAL \inst3|regs[15][8]~q\ : std_logic;
SIGNAL \inst3|Mux55~3_combout\ : std_logic;
SIGNAL \inst3|Mux55~4_combout\ : std_logic;
SIGNAL \inst7|Mux54~1_combout\ : std_logic;
SIGNAL \inst3|regs[1][9]~q\ : std_logic;
SIGNAL \inst3|regs[2][9]~q\ : std_logic;
SIGNAL \inst3|regs[3][9]~q\ : std_logic;
SIGNAL \inst3|Mux54~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][9]~q\ : std_logic;
SIGNAL \inst3|regs[5][9]~q\ : std_logic;
SIGNAL \inst3|regs[6][9]~q\ : std_logic;
SIGNAL \inst3|regs[7][9]~q\ : std_logic;
SIGNAL \inst3|Mux54~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][9]~q\ : std_logic;
SIGNAL \inst3|regs[9][9]~q\ : std_logic;
SIGNAL \inst3|regs[10][9]~q\ : std_logic;
SIGNAL \inst3|regs[11][9]~q\ : std_logic;
SIGNAL \inst3|Mux54~2_combout\ : std_logic;
SIGNAL \inst3|regs[12][9]~q\ : std_logic;
SIGNAL \inst3|regs[13][9]~q\ : std_logic;
SIGNAL \inst3|regs[14][9]~q\ : std_logic;
SIGNAL \inst3|regs[15][9]~q\ : std_logic;
SIGNAL \inst3|Mux54~3_combout\ : std_logic;
SIGNAL \inst3|Mux54~4_combout\ : std_logic;
SIGNAL \inst7|Mux51~0_combout\ : std_logic;
SIGNAL \inst7|Mux51~1_combout\ : std_logic;
SIGNAL \inst7|Mux0~0_combout\ : std_logic;
SIGNAL \inst7|Mux51~2_combout\ : std_logic;
SIGNAL \inst7|Mux51~3_combout\ : std_logic;
SIGNAL \inst7|Mux51~4_combout\ : std_logic;
SIGNAL \inst7|Selector20~0_combout\ : std_logic;
SIGNAL \inst7|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|OUTPUTS~0_combout\ : std_logic;
SIGNAL \inst7|nextState.idle~q\ : std_logic;
SIGNAL \inst7|nextState~17_combout\ : std_logic;
SIGNAL \inst7|nextState.selStore~q\ : std_logic;
SIGNAL \inst7|nextState.storeData~q\ : std_logic;
SIGNAL \inst7|Selector7~0_combout\ : std_logic;
SIGNAL \inst7|Selector7~1_combout\ : std_logic;
SIGNAL \inst7|nextState.fetch~q\ : std_logic;
SIGNAL \inst7|Selector22~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][10]~q\ : std_logic;
SIGNAL \inst3|regs[8][10]~q\ : std_logic;
SIGNAL \inst3|regs[12][10]~q\ : std_logic;
SIGNAL \inst3|Mux53~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][10]~q\ : std_logic;
SIGNAL \inst3|regs[5][10]~q\ : std_logic;
SIGNAL \inst3|regs[9][10]~q\ : std_logic;
SIGNAL \inst3|regs[13][10]~q\ : std_logic;
SIGNAL \inst3|Mux53~1_combout\ : std_logic;
SIGNAL \inst3|regs[2][10]~q\ : std_logic;
SIGNAL \inst3|regs[6][10]~q\ : std_logic;
SIGNAL \inst3|regs[10][10]~q\ : std_logic;
SIGNAL \inst3|regs[14][10]~q\ : std_logic;
SIGNAL \inst3|Mux53~2_combout\ : std_logic;
SIGNAL \inst3|regs[3][10]~q\ : std_logic;
SIGNAL \inst3|regs[7][10]~q\ : std_logic;
SIGNAL \inst3|regs[11][10]~q\ : std_logic;
SIGNAL \inst3|regs[15][10]~q\ : std_logic;
SIGNAL \inst3|Mux53~3_combout\ : std_logic;
SIGNAL \inst3|Mux53~4_combout\ : std_logic;
SIGNAL \inst3|regs[1][11]~q\ : std_logic;
SIGNAL \inst3|regs[2][11]~q\ : std_logic;
SIGNAL \inst3|regs[3][11]~q\ : std_logic;
SIGNAL \inst3|Mux52~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][11]~q\ : std_logic;
SIGNAL \inst3|regs[5][11]~q\ : std_logic;
SIGNAL \inst3|regs[6][11]~q\ : std_logic;
SIGNAL \inst3|regs[7][11]~q\ : std_logic;
SIGNAL \inst3|Mux52~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][11]~q\ : std_logic;
SIGNAL \inst3|regs[9][11]~q\ : std_logic;
SIGNAL \inst3|regs[10][11]~q\ : std_logic;
SIGNAL \inst3|regs[11][11]~q\ : std_logic;
SIGNAL \inst3|Mux52~2_combout\ : std_logic;
SIGNAL \inst3|regs[12][11]~q\ : std_logic;
SIGNAL \inst3|regs[13][11]~q\ : std_logic;
SIGNAL \inst3|regs[14][11]~q\ : std_logic;
SIGNAL \inst3|regs[15][11]~q\ : std_logic;
SIGNAL \inst3|Mux52~3_combout\ : std_logic;
SIGNAL \inst3|Mux52~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst3|regs[4][12]~q\ : std_logic;
SIGNAL \inst3|regs[8][12]~q\ : std_logic;
SIGNAL \inst3|regs[12][12]~q\ : std_logic;
SIGNAL \inst3|Mux51~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][12]~q\ : std_logic;
SIGNAL \inst3|regs[5][12]~q\ : std_logic;
SIGNAL \inst3|regs[9][12]~q\ : std_logic;
SIGNAL \inst3|regs[13][12]~q\ : std_logic;
SIGNAL \inst3|Mux51~1_combout\ : std_logic;
SIGNAL \inst3|regs[2][12]~q\ : std_logic;
SIGNAL \inst3|regs[6][12]~q\ : std_logic;
SIGNAL \inst3|regs[10][12]~q\ : std_logic;
SIGNAL \inst3|regs[14][12]~q\ : std_logic;
SIGNAL \inst3|Mux51~2_combout\ : std_logic;
SIGNAL \inst3|regs[3][12]~q\ : std_logic;
SIGNAL \inst3|regs[7][12]~q\ : std_logic;
SIGNAL \inst3|regs[11][12]~q\ : std_logic;
SIGNAL \inst3|regs[15][12]~q\ : std_logic;
SIGNAL \inst3|Mux51~3_combout\ : std_logic;
SIGNAL \inst3|Mux51~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|WideOr3~combout\ : std_logic;
SIGNAL \inst7|nextState.fetch2~q\ : std_logic;
SIGNAL \inst7|nextState.decode~q\ : std_logic;
SIGNAL \inst7|nextState.decode2~q\ : std_logic;
SIGNAL \inst7|Selector4~0_combout\ : std_logic;
SIGNAL \inst7|WideOr6~combout\ : std_logic;
SIGNAL \inst7|WideOr7~0_combout\ : std_logic;
SIGNAL \inst7|WideOr7~combout\ : std_logic;
SIGNAL \inst|Equal0~0_combout\ : std_logic;
SIGNAL \inst9|Mux3~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux8~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux9~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux10~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux11~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux12~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux13~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux14~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][0]~q\ : std_logic;
SIGNAL \inst3|regs[8][0]~q\ : std_logic;
SIGNAL \inst3|regs[12][0]~q\ : std_logic;
SIGNAL \inst3|Mux63~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][0]~q\ : std_logic;
SIGNAL \inst3|regs[5][0]~q\ : std_logic;
SIGNAL \inst3|regs[9][0]~q\ : std_logic;
SIGNAL \inst3|regs[13][0]~q\ : std_logic;
SIGNAL \inst3|Mux63~1_combout\ : std_logic;
SIGNAL \inst3|regs[2][0]~q\ : std_logic;
SIGNAL \inst3|regs[6][0]~q\ : std_logic;
SIGNAL \inst3|regs[10][0]~q\ : std_logic;
SIGNAL \inst3|regs[14][0]~q\ : std_logic;
SIGNAL \inst3|Mux63~2_combout\ : std_logic;
SIGNAL \inst3|regs[3][0]~q\ : std_logic;
SIGNAL \inst3|regs[7][0]~q\ : std_logic;
SIGNAL \inst3|regs[11][0]~q\ : std_logic;
SIGNAL \inst3|regs[15][0]~q\ : std_logic;
SIGNAL \inst3|Mux63~3_combout\ : std_logic;
SIGNAL \inst3|Mux63~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux15~0_combout\ : std_logic;
SIGNAL \inst9|Add0~66_cout\ : std_logic;
SIGNAL \inst9|Add0~18\ : std_logic;
SIGNAL \inst9|Add0~22\ : std_logic;
SIGNAL \inst9|Add0~26\ : std_logic;
SIGNAL \inst9|Add0~2\ : std_logic;
SIGNAL \inst9|Add0~30\ : std_logic;
SIGNAL \inst9|Add0~34\ : std_logic;
SIGNAL \inst9|Add0~62\ : std_logic;
SIGNAL \inst9|Add0~42\ : std_logic;
SIGNAL \inst9|Add0~46\ : std_logic;
SIGNAL \inst9|Add0~14\ : std_logic;
SIGNAL \inst9|Add0~10\ : std_logic;
SIGNAL \inst9|Add0~6\ : std_logic;
SIGNAL \inst9|Add0~49_sumout\ : std_logic;
SIGNAL \inst7|Mux48~0_combout\ : std_logic;
SIGNAL \inst7|Mux47~4_combout\ : std_logic;
SIGNAL \inst7|Selector18~0_combout\ : std_logic;
SIGNAL \inst7|Selector18~1_combout\ : std_logic;
SIGNAL \inst9|Mux19~0_combout\ : std_logic;
SIGNAL \inst7|Mux47~0_combout\ : std_logic;
SIGNAL \inst7|Mux47~1_combout\ : std_logic;
SIGNAL \inst7|Mux47~2_combout\ : std_logic;
SIGNAL \inst7|Mux47~3_combout\ : std_logic;
SIGNAL \inst7|Selector25~0_combout\ : std_logic;
SIGNAL \inst7|Selector23~2_combout\ : std_logic;
SIGNAL \inst7|Selector25~1_combout\ : std_logic;
SIGNAL \inst7|Mux55~0_combout\ : std_logic;
SIGNAL \inst7|Selector26~0_combout\ : std_logic;
SIGNAL \inst7|Selector26~1_combout\ : std_logic;
SIGNAL \inst3|Mux19~0_combout\ : std_logic;
SIGNAL \inst3|Mux19~1_combout\ : std_logic;
SIGNAL \inst3|Mux19~2_combout\ : std_logic;
SIGNAL \inst3|Mux19~3_combout\ : std_logic;
SIGNAL \inst3|Mux19~4_combout\ : std_logic;
SIGNAL \inst3|Mux19~5_combout\ : std_logic;
SIGNAL \inst3|Mux19~6_combout\ : std_logic;
SIGNAL \inst3|data_input_z[15]~0_combout\ : std_logic;
SIGNAL \inst3|regs~3_combout\ : std_logic;
SIGNAL \inst3|Decoder0~0_combout\ : std_logic;
SIGNAL \inst3|regs[0][12]~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Mux35~0_combout\ : std_logic;
SIGNAL \inst3|Mux35~1_combout\ : std_logic;
SIGNAL \inst3|Mux35~2_combout\ : std_logic;
SIGNAL \inst3|Mux35~3_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Mux35~4_combout\ : std_logic;
SIGNAL \inst|Add0~62\ : std_logic;
SIGNAL \inst|Add0~58\ : std_logic;
SIGNAL \inst|Add0~54\ : std_logic;
SIGNAL \inst|Add0~50\ : std_logic;
SIGNAL \inst|Add0~46\ : std_logic;
SIGNAL \inst|Add0~42\ : std_logic;
SIGNAL \inst|Add0~38\ : std_logic;
SIGNAL \inst|Add0~34\ : std_logic;
SIGNAL \inst|Add0~30\ : std_logic;
SIGNAL \inst|Add0~26\ : std_logic;
SIGNAL \inst|Add0~22\ : std_logic;
SIGNAL \inst|Add0~18\ : std_logic;
SIGNAL \inst|Add0~13_sumout\ : std_logic;
SIGNAL \inst|out_count~5_combout\ : std_logic;
SIGNAL \inst7|WideOr1~combout\ : std_logic;
SIGNAL \inst7|increment[2]~0_combout\ : std_logic;
SIGNAL \inst7|Selector0~0_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \inst|out_count[9]~1_combout\ : std_logic;
SIGNAL \inst|out_count[15]~2_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux4~0_combout\ : std_logic;
SIGNAL \inst9|Add0~5_sumout\ : std_logic;
SIGNAL \inst9|Mux20~0_combout\ : std_logic;
SIGNAL \inst3|Mux20~0_combout\ : std_logic;
SIGNAL \inst3|Mux20~1_combout\ : std_logic;
SIGNAL \inst3|Mux20~2_combout\ : std_logic;
SIGNAL \inst3|Mux20~3_combout\ : std_logic;
SIGNAL \inst3|Mux20~4_combout\ : std_logic;
SIGNAL \inst3|Mux20~5_combout\ : std_logic;
SIGNAL \inst3|Mux20~6_combout\ : std_logic;
SIGNAL \inst3|regs~4_combout\ : std_logic;
SIGNAL \inst3|regs[0][11]~q\ : std_logic;
SIGNAL \inst3|Mux36~0_combout\ : std_logic;
SIGNAL \inst3|Mux36~1_combout\ : std_logic;
SIGNAL \inst3|Mux36~2_combout\ : std_logic;
SIGNAL \inst3|Mux36~3_combout\ : std_logic;
SIGNAL \inst3|Mux36~4_combout\ : std_logic;
SIGNAL \inst|Add0~17_sumout\ : std_logic;
SIGNAL \inst|out_count~6_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux5~0_combout\ : std_logic;
SIGNAL \inst9|Add0~9_sumout\ : std_logic;
SIGNAL \inst9|Mux21~0_combout\ : std_logic;
SIGNAL \inst3|Mux21~0_combout\ : std_logic;
SIGNAL \inst3|Mux21~1_combout\ : std_logic;
SIGNAL \inst3|Mux21~2_combout\ : std_logic;
SIGNAL \inst3|Mux21~3_combout\ : std_logic;
SIGNAL \inst3|Mux21~4_combout\ : std_logic;
SIGNAL \inst3|Mux21~5_combout\ : std_logic;
SIGNAL \inst3|Mux21~6_combout\ : std_logic;
SIGNAL \inst3|regs~5_combout\ : std_logic;
SIGNAL \inst3|regs[0][10]~q\ : std_logic;
SIGNAL \inst3|Mux37~0_combout\ : std_logic;
SIGNAL \inst3|Mux37~1_combout\ : std_logic;
SIGNAL \inst3|Mux37~2_combout\ : std_logic;
SIGNAL \inst3|Mux37~3_combout\ : std_logic;
SIGNAL \inst3|Mux37~4_combout\ : std_logic;
SIGNAL \inst|Add0~21_sumout\ : std_logic;
SIGNAL \inst|out_count~7_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux6~0_combout\ : std_logic;
SIGNAL \inst9|Add0~13_sumout\ : std_logic;
SIGNAL \inst9|Mux22~0_combout\ : std_logic;
SIGNAL \inst3|Mux22~0_combout\ : std_logic;
SIGNAL \inst3|Mux22~1_combout\ : std_logic;
SIGNAL \inst3|Mux22~2_combout\ : std_logic;
SIGNAL \inst3|Mux22~3_combout\ : std_logic;
SIGNAL \inst3|Mux22~4_combout\ : std_logic;
SIGNAL \inst3|Mux22~5_combout\ : std_logic;
SIGNAL \inst3|Mux22~6_combout\ : std_logic;
SIGNAL \inst3|regs~6_combout\ : std_logic;
SIGNAL \inst3|regs[0][9]~q\ : std_logic;
SIGNAL \inst3|Mux38~0_combout\ : std_logic;
SIGNAL \inst3|Mux38~1_combout\ : std_logic;
SIGNAL \inst3|Mux38~2_combout\ : std_logic;
SIGNAL \inst3|Mux38~3_combout\ : std_logic;
SIGNAL \inst3|Mux38~4_combout\ : std_logic;
SIGNAL \inst|Add0~25_sumout\ : std_logic;
SIGNAL \inst|out_count~8_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|Mux50~0_combout\ : std_logic;
SIGNAL \inst7|Mux50~1_combout\ : std_logic;
SIGNAL \inst7|Mux50~2_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux7~0_combout\ : std_logic;
SIGNAL \inst9|Add0~45_sumout\ : std_logic;
SIGNAL \inst9|Mux23~0_combout\ : std_logic;
SIGNAL \inst3|Mux23~0_combout\ : std_logic;
SIGNAL \inst3|Mux23~1_combout\ : std_logic;
SIGNAL \inst3|Mux23~2_combout\ : std_logic;
SIGNAL \inst3|Mux23~3_combout\ : std_logic;
SIGNAL \inst3|Mux23~4_combout\ : std_logic;
SIGNAL \inst3|Mux23~5_combout\ : std_logic;
SIGNAL \inst3|Mux23~6_combout\ : std_logic;
SIGNAL \inst3|regs~7_combout\ : std_logic;
SIGNAL \inst3|regs[0][8]~q\ : std_logic;
SIGNAL \inst3|Mux39~0_combout\ : std_logic;
SIGNAL \inst3|Mux39~1_combout\ : std_logic;
SIGNAL \inst3|Mux39~2_combout\ : std_logic;
SIGNAL \inst3|Mux39~3_combout\ : std_logic;
SIGNAL \inst3|Mux39~4_combout\ : std_logic;
SIGNAL \inst|Add0~29_sumout\ : std_logic;
SIGNAL \inst|out_count~9_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|Selector22~1_combout\ : std_logic;
SIGNAL \inst9|Add0~41_sumout\ : std_logic;
SIGNAL \inst9|Mux24~0_combout\ : std_logic;
SIGNAL \inst3|Mux24~0_combout\ : std_logic;
SIGNAL \inst3|Mux24~1_combout\ : std_logic;
SIGNAL \inst3|Mux24~2_combout\ : std_logic;
SIGNAL \inst3|Mux24~3_combout\ : std_logic;
SIGNAL \inst3|Mux24~4_combout\ : std_logic;
SIGNAL \inst3|Mux24~5_combout\ : std_logic;
SIGNAL \inst3|Mux24~6_combout\ : std_logic;
SIGNAL \inst3|regs~8_combout\ : std_logic;
SIGNAL \inst3|regs[0][7]~q\ : std_logic;
SIGNAL \inst3|Mux40~0_combout\ : std_logic;
SIGNAL \inst3|Mux40~1_combout\ : std_logic;
SIGNAL \inst3|Mux40~2_combout\ : std_logic;
SIGNAL \inst3|Mux40~3_combout\ : std_logic;
SIGNAL \inst3|Mux40~4_combout\ : std_logic;
SIGNAL \inst|Add0~33_sumout\ : std_logic;
SIGNAL \inst|out_count~10_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|addrSel[1]~0_combout\ : std_logic;
SIGNAL \inst7|Selector25~2_combout\ : std_logic;
SIGNAL \inst7|Selector25~3_combout\ : std_logic;
SIGNAL \inst9|Add0~61_sumout\ : std_logic;
SIGNAL \inst9|Mux25~0_combout\ : std_logic;
SIGNAL \inst3|Mux25~0_combout\ : std_logic;
SIGNAL \inst3|Mux25~1_combout\ : std_logic;
SIGNAL \inst3|Mux25~2_combout\ : std_logic;
SIGNAL \inst3|Mux25~3_combout\ : std_logic;
SIGNAL \inst3|Mux25~4_combout\ : std_logic;
SIGNAL \inst3|Mux25~5_combout\ : std_logic;
SIGNAL \inst3|Mux25~6_combout\ : std_logic;
SIGNAL \inst3|regs~9_combout\ : std_logic;
SIGNAL \inst3|regs[0][6]~q\ : std_logic;
SIGNAL \inst3|Mux41~0_combout\ : std_logic;
SIGNAL \inst3|Mux41~1_combout\ : std_logic;
SIGNAL \inst3|Mux41~2_combout\ : std_logic;
SIGNAL \inst3|Mux41~3_combout\ : std_logic;
SIGNAL \inst3|Mux41~4_combout\ : std_logic;
SIGNAL \inst|Add0~37_sumout\ : std_logic;
SIGNAL \inst|out_count~11_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|Mux43~0_combout\ : std_logic;
SIGNAL \inst7|Selector23~0_combout\ : std_logic;
SIGNAL \inst7|Selector23~1_combout\ : std_logic;
SIGNAL \inst7|Selector23~3_combout\ : std_logic;
SIGNAL \inst7|Selector23~4_combout\ : std_logic;
SIGNAL \inst9|Add0~33_sumout\ : std_logic;
SIGNAL \inst9|Mux26~0_combout\ : std_logic;
SIGNAL \inst3|Mux26~0_combout\ : std_logic;
SIGNAL \inst3|Mux26~1_combout\ : std_logic;
SIGNAL \inst3|Mux26~2_combout\ : std_logic;
SIGNAL \inst3|Mux26~3_combout\ : std_logic;
SIGNAL \inst3|Mux26~4_combout\ : std_logic;
SIGNAL \inst3|Mux26~5_combout\ : std_logic;
SIGNAL \inst3|Mux26~6_combout\ : std_logic;
SIGNAL \inst3|regs~10_combout\ : std_logic;
SIGNAL \inst3|regs[0][5]~q\ : std_logic;
SIGNAL \inst3|Mux42~0_combout\ : std_logic;
SIGNAL \inst3|Mux42~1_combout\ : std_logic;
SIGNAL \inst3|Mux42~2_combout\ : std_logic;
SIGNAL \inst3|Mux42~3_combout\ : std_logic;
SIGNAL \inst3|Mux42~4_combout\ : std_logic;
SIGNAL \inst|Add0~41_sumout\ : std_logic;
SIGNAL \inst|out_count~12_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Decoder0~8_combout\ : std_logic;
SIGNAL \inst3|regs[8][4]~q\ : std_logic;
SIGNAL \inst3|regs[12][4]~q\ : std_logic;
SIGNAL \inst3|Mux59~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][4]~q\ : std_logic;
SIGNAL \inst3|regs[5][4]~q\ : std_logic;
SIGNAL \inst3|regs[9][4]~q\ : std_logic;
SIGNAL \inst3|regs[13][4]~q\ : std_logic;
SIGNAL \inst3|Mux59~1_combout\ : std_logic;
SIGNAL \inst3|regs[2][4]~q\ : std_logic;
SIGNAL \inst3|regs[6][4]~q\ : std_logic;
SIGNAL \inst3|regs[10][4]~q\ : std_logic;
SIGNAL \inst3|regs[14][4]~q\ : std_logic;
SIGNAL \inst3|Mux59~2_combout\ : std_logic;
SIGNAL \inst3|regs[3][4]~q\ : std_logic;
SIGNAL \inst3|regs[7][4]~q\ : std_logic;
SIGNAL \inst3|regs[11][4]~q\ : std_logic;
SIGNAL \inst3|regs[15][4]~q\ : std_logic;
SIGNAL \inst3|Mux59~3_combout\ : std_logic;
SIGNAL \inst3|Mux59~4_combout\ : std_logic;
SIGNAL \inst9|Add0~29_sumout\ : std_logic;
SIGNAL \inst9|Mux27~0_combout\ : std_logic;
SIGNAL \inst3|Mux27~0_combout\ : std_logic;
SIGNAL \inst3|Mux27~1_combout\ : std_logic;
SIGNAL \inst3|Mux27~2_combout\ : std_logic;
SIGNAL \inst3|Mux27~3_combout\ : std_logic;
SIGNAL \inst3|Mux27~4_combout\ : std_logic;
SIGNAL \inst3|Mux27~5_combout\ : std_logic;
SIGNAL \inst3|Mux27~6_combout\ : std_logic;
SIGNAL \inst3|regs~11_combout\ : std_logic;
SIGNAL \inst3|regs[0][4]~q\ : std_logic;
SIGNAL \inst3|Mux43~0_combout\ : std_logic;
SIGNAL \inst3|Mux43~1_combout\ : std_logic;
SIGNAL \inst3|Mux43~2_combout\ : std_logic;
SIGNAL \inst3|Mux43~3_combout\ : std_logic;
SIGNAL \inst3|Mux43~4_combout\ : std_logic;
SIGNAL \inst|Add0~45_sumout\ : std_logic;
SIGNAL \inst|out_count~13_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Decoder0~2_combout\ : std_logic;
SIGNAL \inst3|regs[2][3]~q\ : std_logic;
SIGNAL \inst3|regs[3][3]~q\ : std_logic;
SIGNAL \inst3|Mux60~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][3]~q\ : std_logic;
SIGNAL \inst3|regs[5][3]~q\ : std_logic;
SIGNAL \inst3|regs[6][3]~q\ : std_logic;
SIGNAL \inst3|regs[7][3]~q\ : std_logic;
SIGNAL \inst3|Mux60~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][3]~q\ : std_logic;
SIGNAL \inst3|regs[9][3]~q\ : std_logic;
SIGNAL \inst3|regs[10][3]~q\ : std_logic;
SIGNAL \inst3|regs[11][3]~q\ : std_logic;
SIGNAL \inst3|Mux60~2_combout\ : std_logic;
SIGNAL \inst3|regs[12][3]~q\ : std_logic;
SIGNAL \inst3|regs[13][3]~q\ : std_logic;
SIGNAL \inst3|regs[14][3]~q\ : std_logic;
SIGNAL \inst3|regs[15][3]~q\ : std_logic;
SIGNAL \inst3|Mux60~3_combout\ : std_logic;
SIGNAL \inst3|Mux60~4_combout\ : std_logic;
SIGNAL \inst3|Mux28~0_combout\ : std_logic;
SIGNAL \inst3|Mux28~1_combout\ : std_logic;
SIGNAL \inst3|Mux28~2_combout\ : std_logic;
SIGNAL \inst3|Mux28~3_combout\ : std_logic;
SIGNAL \inst3|Mux28~4_combout\ : std_logic;
SIGNAL \inst3|Mux28~5_combout\ : std_logic;
SIGNAL \inst3|Mux28~6_combout\ : std_logic;
SIGNAL \inst3|regs~12_combout\ : std_logic;
SIGNAL \inst3|regs[0][3]~q\ : std_logic;
SIGNAL \inst3|Mux44~0_combout\ : std_logic;
SIGNAL \inst3|Mux44~1_combout\ : std_logic;
SIGNAL \inst3|Mux44~2_combout\ : std_logic;
SIGNAL \inst3|Mux44~3_combout\ : std_logic;
SIGNAL \inst3|Mux44~4_combout\ : std_logic;
SIGNAL \inst|Add0~49_sumout\ : std_logic;
SIGNAL \inst|out_count~14_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Decoder0~4_combout\ : std_logic;
SIGNAL \inst3|regs[4][2]~q\ : std_logic;
SIGNAL \inst3|regs[8][2]~q\ : std_logic;
SIGNAL \inst3|regs[12][2]~q\ : std_logic;
SIGNAL \inst3|Mux61~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][2]~q\ : std_logic;
SIGNAL \inst3|regs[5][2]~q\ : std_logic;
SIGNAL \inst3|regs[9][2]~q\ : std_logic;
SIGNAL \inst3|regs[13][2]~q\ : std_logic;
SIGNAL \inst3|Mux61~1_combout\ : std_logic;
SIGNAL \inst3|regs[2][2]~q\ : std_logic;
SIGNAL \inst3|regs[6][2]~q\ : std_logic;
SIGNAL \inst3|regs[10][2]~q\ : std_logic;
SIGNAL \inst3|regs[14][2]~q\ : std_logic;
SIGNAL \inst3|Mux61~2_combout\ : std_logic;
SIGNAL \inst3|regs[3][2]~q\ : std_logic;
SIGNAL \inst3|regs[7][2]~q\ : std_logic;
SIGNAL \inst3|regs[11][2]~q\ : std_logic;
SIGNAL \inst3|regs[15][2]~q\ : std_logic;
SIGNAL \inst3|Mux61~3_combout\ : std_logic;
SIGNAL \inst3|Mux61~4_combout\ : std_logic;
SIGNAL \inst9|Add0~25_sumout\ : std_logic;
SIGNAL \inst9|Mux29~0_combout\ : std_logic;
SIGNAL \inst3|Mux29~0_combout\ : std_logic;
SIGNAL \inst3|Mux29~1_combout\ : std_logic;
SIGNAL \inst3|Mux29~2_combout\ : std_logic;
SIGNAL \inst3|Mux29~3_combout\ : std_logic;
SIGNAL \inst3|Mux29~4_combout\ : std_logic;
SIGNAL \inst3|Mux29~5_combout\ : std_logic;
SIGNAL \inst3|Mux29~6_combout\ : std_logic;
SIGNAL \inst3|regs~13_combout\ : std_logic;
SIGNAL \inst3|regs[0][2]~q\ : std_logic;
SIGNAL \inst3|Mux45~0_combout\ : std_logic;
SIGNAL \inst3|Mux45~1_combout\ : std_logic;
SIGNAL \inst3|Mux45~2_combout\ : std_logic;
SIGNAL \inst3|Mux45~3_combout\ : std_logic;
SIGNAL \inst3|Mux45~4_combout\ : std_logic;
SIGNAL \inst|Add0~53_sumout\ : std_logic;
SIGNAL \inst|out_count~15_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst3|Decoder0~1_combout\ : std_logic;
SIGNAL \inst3|regs[1][1]~q\ : std_logic;
SIGNAL \inst3|regs[2][1]~q\ : std_logic;
SIGNAL \inst3|regs[3][1]~q\ : std_logic;
SIGNAL \inst3|Mux62~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][1]~q\ : std_logic;
SIGNAL \inst3|regs[5][1]~q\ : std_logic;
SIGNAL \inst3|regs[6][1]~q\ : std_logic;
SIGNAL \inst3|regs[7][1]~q\ : std_logic;
SIGNAL \inst3|Mux62~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][1]~q\ : std_logic;
SIGNAL \inst3|regs[9][1]~q\ : std_logic;
SIGNAL \inst3|regs[10][1]~q\ : std_logic;
SIGNAL \inst3|regs[11][1]~q\ : std_logic;
SIGNAL \inst3|Mux62~2_combout\ : std_logic;
SIGNAL \inst3|regs[12][1]~q\ : std_logic;
SIGNAL \inst3|regs[13][1]~q\ : std_logic;
SIGNAL \inst3|regs[14][1]~q\ : std_logic;
SIGNAL \inst3|regs[15][1]~q\ : std_logic;
SIGNAL \inst3|Mux62~3_combout\ : std_logic;
SIGNAL \inst3|Mux62~4_combout\ : std_logic;
SIGNAL \inst9|Add0~21_sumout\ : std_logic;
SIGNAL \inst9|Mux30~0_combout\ : std_logic;
SIGNAL \inst3|Mux30~0_combout\ : std_logic;
SIGNAL \inst3|Mux30~1_combout\ : std_logic;
SIGNAL \inst3|Mux30~2_combout\ : std_logic;
SIGNAL \inst3|Mux30~3_combout\ : std_logic;
SIGNAL \inst3|Mux30~4_combout\ : std_logic;
SIGNAL \inst3|Mux30~5_combout\ : std_logic;
SIGNAL \inst3|Mux30~6_combout\ : std_logic;
SIGNAL \inst3|regs~14_combout\ : std_logic;
SIGNAL \inst3|regs[0][1]~q\ : std_logic;
SIGNAL \inst3|Mux46~0_combout\ : std_logic;
SIGNAL \inst3|Mux46~1_combout\ : std_logic;
SIGNAL \inst3|Mux46~2_combout\ : std_logic;
SIGNAL \inst3|Mux46~3_combout\ : std_logic;
SIGNAL \inst3|Mux46~4_combout\ : std_logic;
SIGNAL \inst|Add0~57_sumout\ : std_logic;
SIGNAL \inst|out_count~16_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|nextState~15_combout\ : std_logic;
SIGNAL \inst7|nextState~16_combout\ : std_logic;
SIGNAL \inst7|nextState.execution~q\ : std_logic;
SIGNAL \inst7|Selector13~0_combout\ : std_logic;
SIGNAL \inst7|nextState.loadAluResult~q\ : std_logic;
SIGNAL \inst7|nextState.storeAluResult~q\ : std_logic;
SIGNAL \inst7|Mux54~0_combout\ : std_logic;
SIGNAL \inst7|Selector5~0_combout\ : std_logic;
SIGNAL \inst7|Selector5~1_combout\ : std_logic;
SIGNAL \inst7|Selector5~2_combout\ : std_logic;
SIGNAL \inst7|Selector5~3_combout\ : std_logic;
SIGNAL \inst7|ld_r~q\ : std_logic;
SIGNAL \inst9|Add0~17_sumout\ : std_logic;
SIGNAL \inst9|Mux31~0_combout\ : std_logic;
SIGNAL \inst3|Mux31~0_combout\ : std_logic;
SIGNAL \inst3|Mux31~1_combout\ : std_logic;
SIGNAL \inst3|Mux31~2_combout\ : std_logic;
SIGNAL \inst3|Mux31~3_combout\ : std_logic;
SIGNAL \inst3|Mux31~4_combout\ : std_logic;
SIGNAL \inst3|Mux31~5_combout\ : std_logic;
SIGNAL \inst3|Mux31~6_combout\ : std_logic;
SIGNAL \inst3|regs~15_combout\ : std_logic;
SIGNAL \inst3|regs[0][0]~q\ : std_logic;
SIGNAL \inst3|Mux47~0_combout\ : std_logic;
SIGNAL \inst3|Mux47~1_combout\ : std_logic;
SIGNAL \inst3|Mux47~2_combout\ : std_logic;
SIGNAL \inst3|Mux47~3_combout\ : std_logic;
SIGNAL \inst3|Mux47~4_combout\ : std_logic;
SIGNAL \inst|Add0~61_sumout\ : std_logic;
SIGNAL \inst|out_count~17_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|dataSel~0_combout\ : std_logic;
SIGNAL \inst7|nextState~14_combout\ : std_logic;
SIGNAL \inst7|Selector11~0_combout\ : std_logic;
SIGNAL \inst7|nextState.decode3~q\ : std_logic;
SIGNAL \inst7|Selector3~0_combout\ : std_logic;
SIGNAL \inst7|Selector3~1_combout\ : std_logic;
SIGNAL \inst7|Selector3~2_combout\ : std_logic;
SIGNAL \inst3|regs[1][13]~q\ : std_logic;
SIGNAL \inst3|regs[2][13]~q\ : std_logic;
SIGNAL \inst3|regs[3][13]~q\ : std_logic;
SIGNAL \inst3|Mux50~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][13]~q\ : std_logic;
SIGNAL \inst3|regs[5][13]~q\ : std_logic;
SIGNAL \inst3|regs[6][13]~q\ : std_logic;
SIGNAL \inst3|regs[7][13]~q\ : std_logic;
SIGNAL \inst3|Mux50~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][13]~q\ : std_logic;
SIGNAL \inst3|regs[9][13]~q\ : std_logic;
SIGNAL \inst3|regs[10][13]~q\ : std_logic;
SIGNAL \inst3|regs[11][13]~q\ : std_logic;
SIGNAL \inst3|Mux50~2_combout\ : std_logic;
SIGNAL \inst3|regs[12][13]~q\ : std_logic;
SIGNAL \inst3|regs[13][13]~q\ : std_logic;
SIGNAL \inst3|regs[14][13]~q\ : std_logic;
SIGNAL \inst3|regs[15][13]~q\ : std_logic;
SIGNAL \inst3|Mux50~3_combout\ : std_logic;
SIGNAL \inst3|Mux50~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux2~0_combout\ : std_logic;
SIGNAL \inst9|Add0~50\ : std_logic;
SIGNAL \inst9|Add0~53_sumout\ : std_logic;
SIGNAL \inst9|Mux18~0_combout\ : std_logic;
SIGNAL \inst3|Mux18~0_combout\ : std_logic;
SIGNAL \inst3|Mux18~1_combout\ : std_logic;
SIGNAL \inst3|Mux18~2_combout\ : std_logic;
SIGNAL \inst3|Mux18~3_combout\ : std_logic;
SIGNAL \inst3|Mux18~4_combout\ : std_logic;
SIGNAL \inst3|Mux18~5_combout\ : std_logic;
SIGNAL \inst3|Mux18~6_combout\ : std_logic;
SIGNAL \inst3|regs~2_combout\ : std_logic;
SIGNAL \inst3|regs[0][13]~q\ : std_logic;
SIGNAL \inst3|Mux34~0_combout\ : std_logic;
SIGNAL \inst3|Mux34~1_combout\ : std_logic;
SIGNAL \inst3|Mux34~2_combout\ : std_logic;
SIGNAL \inst3|Mux34~3_combout\ : std_logic;
SIGNAL \inst3|Mux34~4_combout\ : std_logic;
SIGNAL \inst|Add0~14\ : std_logic;
SIGNAL \inst|Add0~9_sumout\ : std_logic;
SIGNAL \inst|out_count~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|Equal0~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][15]~q\ : std_logic;
SIGNAL \inst3|regs[2][15]~q\ : std_logic;
SIGNAL \inst3|regs[3][15]~q\ : std_logic;
SIGNAL \inst3|Mux32~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][15]~q\ : std_logic;
SIGNAL \inst3|regs[5][15]~q\ : std_logic;
SIGNAL \inst3|regs[6][15]~q\ : std_logic;
SIGNAL \inst3|regs[7][15]~q\ : std_logic;
SIGNAL \inst3|Mux32~1_combout\ : std_logic;
SIGNAL \inst3|regs[8][15]~q\ : std_logic;
SIGNAL \inst3|regs[9][15]~q\ : std_logic;
SIGNAL \inst3|regs[10][15]~q\ : std_logic;
SIGNAL \inst3|regs[11][15]~q\ : std_logic;
SIGNAL \inst3|Mux32~2_combout\ : std_logic;
SIGNAL \inst3|regs[12][15]~q\ : std_logic;
SIGNAL \inst3|regs[13][15]~q\ : std_logic;
SIGNAL \inst3|regs[14][15]~q\ : std_logic;
SIGNAL \inst3|regs[15][15]~q\ : std_logic;
SIGNAL \inst3|Mux32~3_combout\ : std_logic;
SIGNAL \inst3|Mux32~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux0~0_combout\ : std_logic;
SIGNAL \inst3|regs[4][14]~q\ : std_logic;
SIGNAL \inst3|regs[8][14]~q\ : std_logic;
SIGNAL \inst3|regs[12][14]~q\ : std_logic;
SIGNAL \inst3|Mux49~0_combout\ : std_logic;
SIGNAL \inst3|regs[1][14]~q\ : std_logic;
SIGNAL \inst3|regs[5][14]~q\ : std_logic;
SIGNAL \inst3|regs[9][14]~q\ : std_logic;
SIGNAL \inst3|regs[13][14]~q\ : std_logic;
SIGNAL \inst3|Mux49~1_combout\ : std_logic;
SIGNAL \inst3|regs[2][14]~q\ : std_logic;
SIGNAL \inst3|regs[6][14]~q\ : std_logic;
SIGNAL \inst3|regs[10][14]~q\ : std_logic;
SIGNAL \inst3|regs[14][14]~q\ : std_logic;
SIGNAL \inst3|Mux49~2_combout\ : std_logic;
SIGNAL \inst3|regs[3][14]~q\ : std_logic;
SIGNAL \inst3|regs[7][14]~q\ : std_logic;
SIGNAL \inst3|regs[11][14]~q\ : std_logic;
SIGNAL \inst3|regs[15][14]~q\ : std_logic;
SIGNAL \inst3|Mux49~3_combout\ : std_logic;
SIGNAL \inst3|Mux49~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst9|Mux1~0_combout\ : std_logic;
SIGNAL \inst9|Add0~54\ : std_logic;
SIGNAL \inst9|Add0~57_sumout\ : std_logic;
SIGNAL \inst9|Mux17~0_combout\ : std_logic;
SIGNAL \inst3|Mux17~0_combout\ : std_logic;
SIGNAL \inst3|Mux17~1_combout\ : std_logic;
SIGNAL \inst3|Mux17~2_combout\ : std_logic;
SIGNAL \inst3|Mux17~3_combout\ : std_logic;
SIGNAL \inst3|Mux17~4_combout\ : std_logic;
SIGNAL \inst3|Mux17~5_combout\ : std_logic;
SIGNAL \inst3|Mux17~6_combout\ : std_logic;
SIGNAL \inst3|regs~1_combout\ : std_logic;
SIGNAL \inst3|regs[0][14]~q\ : std_logic;
SIGNAL \inst3|Mux33~0_combout\ : std_logic;
SIGNAL \inst3|Mux33~1_combout\ : std_logic;
SIGNAL \inst3|Mux33~2_combout\ : std_logic;
SIGNAL \inst3|Mux33~3_combout\ : std_logic;
SIGNAL \inst3|Mux33~4_combout\ : std_logic;
SIGNAL \inst9|Add0~58\ : std_logic;
SIGNAL \inst9|Add0~37_sumout\ : std_logic;
SIGNAL \inst9|Mux16~0_combout\ : std_logic;
SIGNAL \inst3|Mux16~0_combout\ : std_logic;
SIGNAL \inst3|Mux16~1_combout\ : std_logic;
SIGNAL \inst3|Mux16~2_combout\ : std_logic;
SIGNAL \inst3|Mux16~3_combout\ : std_logic;
SIGNAL \inst3|Mux16~4_combout\ : std_logic;
SIGNAL \inst3|Mux16~5_combout\ : std_logic;
SIGNAL \inst3|Mux16~6_combout\ : std_logic;
SIGNAL \inst3|regs~0_combout\ : std_logic;
SIGNAL \inst3|regs[0][15]~q\ : std_logic;
SIGNAL \inst3|Mux48~0_combout\ : std_logic;
SIGNAL \inst3|Mux48~1_combout\ : std_logic;
SIGNAL \inst3|Mux48~2_combout\ : std_logic;
SIGNAL \inst3|Mux48~3_combout\ : std_logic;
SIGNAL \inst3|Mux48~4_combout\ : std_logic;
SIGNAL \inst6|Equal0~0_combout\ : std_logic;
SIGNAL \inst6|Equal0~1_combout\ : std_logic;
SIGNAL \inst6|Equal0~2_combout\ : std_logic;
SIGNAL \inst6|Equal0~3_combout\ : std_logic;
SIGNAL \inst6|presentJmp~q\ : std_logic;
SIGNAL \inst7|increment[2]~1_combout\ : std_logic;
SIGNAL \inst7|increment[2]~2_combout\ : std_logic;
SIGNAL \inst|Add0~10\ : std_logic;
SIGNAL \inst|Add0~5_sumout\ : std_logic;
SIGNAL \inst|out_count~3_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst7|Selector18~2_combout\ : std_logic;
SIGNAL \inst9|Add0~1_sumout\ : std_logic;
SIGNAL \inst9|Mux28~0_combout\ : std_logic;
SIGNAL \inst9|Equal0~0_combout\ : std_logic;
SIGNAL \inst9|Equal0~1_combout\ : std_logic;
SIGNAL \inst9|Equal0~2_combout\ : std_logic;
SIGNAL \inst9|Equal0~3_combout\ : std_logic;
SIGNAL \inst9|z_flag~q\ : std_logic;
SIGNAL \inst7|dataSel~2_combout\ : std_logic;
SIGNAL \inst7|dataSel~1_combout\ : std_logic;
SIGNAL \inst7|dataSel~q\ : std_logic;
SIGNAL \inst|Add0~6\ : std_logic;
SIGNAL \inst|Add0~1_sumout\ : std_logic;
SIGNAL \inst|out_count~0_combout\ : std_logic;
SIGNAL \sip[15]~input_o\ : std_logic;
SIGNAL \sip[14]~input_o\ : std_logic;
SIGNAL \sip[13]~input_o\ : std_logic;
SIGNAL \sip[12]~input_o\ : std_logic;
SIGNAL \sip[11]~input_o\ : std_logic;
SIGNAL \sip[10]~input_o\ : std_logic;
SIGNAL \sip[9]~input_o\ : std_logic;
SIGNAL \sip[8]~input_o\ : std_logic;
SIGNAL \sip[7]~input_o\ : std_logic;
SIGNAL \sip[6]~input_o\ : std_logic;
SIGNAL \sip[5]~input_o\ : std_logic;
SIGNAL \sip[4]~input_o\ : std_logic;
SIGNAL \sip[3]~input_o\ : std_logic;
SIGNAL \sip[2]~input_o\ : std_logic;
SIGNAL \sip[1]~input_o\ : std_logic;
SIGNAL \sip[0]~input_o\ : std_logic;
SIGNAL \inst7|Selector15~0_combout\ : std_logic;
SIGNAL \inst7|wren~q\ : std_logic;
SIGNAL \dpcr_wr~input_o\ : std_logic;
SIGNAL \dpcr_lsb_sel~input_o\ : std_logic;
SIGNAL \sop_wr~input_o\ : std_logic;
SIGNAL \svop_wr~input_o\ : std_logic;
SIGNAL \inst|out_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst6|dataOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst9|alu_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|alu_opsel\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst5|dpcr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|increment\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|addrSel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst3|data_input_z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst6|addrOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|rx\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|rf_sel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|sip_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|rz\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|stateOut\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|opcode\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|address_method\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|operand\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|sop\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|svop\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \ALT_INV_clkIn~input_o\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector7~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~15_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState~14_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux51~4_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_WideOr7~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.fetch2~q\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector26~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector25~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector25~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector23~3_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector23~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector23~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector5~2_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector5~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.selStore~q\ : std_logic;
SIGNAL \inst7|ALT_INV_OUTPUTS~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector3~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_increment[2]~1_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_increment[2]~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.execution~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.decode2~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.loadAluResult~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.decode~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.storeData~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.storeAluResult~q\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.fetch~q\ : std_logic;
SIGNAL \inst7|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.idle~q\ : std_logic;
SIGNAL \inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_dataSel~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_addrSel[1]~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_nextState.decode3~q\ : std_logic;
SIGNAL \inst6|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst9|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_operand\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst7|ALT_INV_alu_opsel\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|ALT_INV_out_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_rx\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|ALT_INV_regs[3][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][15]~q\ : std_logic;
SIGNAL \inst7|ALT_INV_increment\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|ALT_INV_addrSel\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \inst6|ALT_INV_presentJmp~q\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst9|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_data_input_z\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][10]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][11]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][12]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][13]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][14]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][15]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][4]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][5]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][6]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][7]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][8]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][9]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux52~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux51~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux50~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux49~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux48~4_combout\ : std_logic;
SIGNAL \inst2|ALT_INV_rz\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_rf_sel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|ALT_INV_ld_r~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][0]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][1]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[3][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[6][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[2][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[5][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[1][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[4][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[0][2]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[15][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[14][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[13][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[12][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[11][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[10][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[9][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[8][3]~q\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_regs[7][3]~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|ALT_INV_address_method\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst9|ALT_INV_alu_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|ALT_INV_wren~q\ : std_logic;
SIGNAL \inst2|ALT_INV_opcode\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|ALT_INV_stateOut\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux61~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux59~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux59~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux59~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux58~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux58~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux57~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux56~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux56~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux55~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux54~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux54~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux53~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux53~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux53~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_Mux52~4_combout\ : std_logic;

BEGIN

z_flag <= ww_z_flag;
clk <= ww_clk;
ww_clkIn <= clkIn;
ww_reset <= reset;
presentJmp <= ww_presentJmp;
dataSel <= ww_dataSel;
addrSel <= ww_addrSel;
out_count <= ww_out_count;
increment <= ww_increment;
rxData <= ww_rxData;
rf_init <= ww_rf_init;
ld_r <= ww_ld_r;
rf_sel <= ww_rf_sel;
sip_r <= ww_sip_r;
ww_dpcr_lsb_sel <= dpcr_lsb_sel;
ww_dpcr_wr <= dpcr_wr;
ww_svop_wr <= svop_wr;
ww_sop_wr <= sop_wr;
ww_sip <= sip;
rzData <= ww_rzData;
state <= ww_state;
opcode <= ww_opcode;
alu_opsel <= ww_alu_opsel;
wren <= ww_wren;
alu_output <= ww_alu_output;
am <= ww_am;
dpcr <= ww_dpcr;
dprr <= ww_dprr;
instruct <= ww_instruct;
memData <= ww_memData;
operand_out <= ww_operand_out;
sop <= ww_sop;
storedData <= ww_storedData;
svop <= ww_svop;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a159~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a191~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a223~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a255~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a158~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a190~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a222~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a254~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a157~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a189~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a221~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a253~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a156~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a188~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a220~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a252~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a155~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a187~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a219~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a251~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a154~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a186~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a218~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a250~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a153~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a185~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a217~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a249~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a151~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a183~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a215~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a247~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a150~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a182~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a214~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a246~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a149~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a181~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a213~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a245~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a148~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a180~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a212~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a244~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a147~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a179~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a211~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a243~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a146~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a178~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a210~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a242~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a145~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a177~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a209~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a241~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a143~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a175~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a207~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a239~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a142~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a174~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a206~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a238~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a141~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a173~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a205~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a237~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a140~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a172~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a204~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a236~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a139~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a171~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a203~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a235~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a138~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a170~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a202~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a234~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a137~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a169~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a201~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a233~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a135~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a167~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a199~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a231~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a134~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a166~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a198~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a230~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a133~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a165~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a197~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a229~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a132~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a164~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a196~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a228~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a131~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a163~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a195~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a227~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a130~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a162~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a194~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a226~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a129~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a161~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a193~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a225~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst|out_count\(11) & \inst|out_count\(10) & \inst|out_count\(9) & \inst|out_count\(8) & \inst|out_count\(7) & \inst|out_count\(6) & \inst|out_count\(5) & 
\inst|out_count\(4) & \inst|out_count\(3) & \inst|out_count\(2) & \inst|out_count\(1) & \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst6|dataOut\(15);

\inst4|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(15) <= \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst6|dataOut\(14);

\inst4|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(14) <= \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst6|dataOut\(13);

\inst4|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(13) <= \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst6|dataOut\(12);

\inst4|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(12) <= \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst6|dataOut\(11);

\inst4|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(11) <= \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst6|dataOut\(10);

\inst4|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(10) <= \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst6|dataOut\(9);

\inst4|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(9) <= \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst6|dataOut\(8);

\inst4|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(8) <= \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst6|dataOut\(7);

\inst4|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(7) <= \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst6|dataOut\(6);

\inst4|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(6) <= \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst6|dataOut\(5);

\inst4|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(5) <= \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst6|dataOut\(4);

\inst4|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(4) <= \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst6|dataOut\(3);

\inst4|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(3) <= \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst6|dataOut\(2);

\inst4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(2) <= \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst6|dataOut\(1);

\inst4|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(1) <= \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst6|dataOut\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst6|addrOut\(11) & \inst6|addrOut\(10) & \inst6|addrOut\(9) & \inst6|addrOut\(8) & \inst6|addrOut\(7) & \inst6|addrOut\(6) & \inst6|addrOut\(5) & 
\inst6|addrOut\(4) & \inst6|addrOut\(3) & \inst6|addrOut\(2) & \inst6|addrOut\(1) & \inst6|addrOut\(0));

\inst4|altsyncram_component|auto_generated|q_a\(0) <= \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\ALT_INV_clkIn~input_o\ <= NOT \clkIn~input_o\;
\inst3|ALT_INV_Mux31~5_combout\ <= NOT \inst3|Mux31~5_combout\;
\inst3|ALT_INV_Mux31~4_combout\ <= NOT \inst3|Mux31~4_combout\;
\inst3|ALT_INV_Mux31~3_combout\ <= NOT \inst3|Mux31~3_combout\;
\inst3|ALT_INV_Mux31~2_combout\ <= NOT \inst3|Mux31~2_combout\;
\inst3|ALT_INV_Mux31~1_combout\ <= NOT \inst3|Mux31~1_combout\;
\inst3|ALT_INV_Mux31~0_combout\ <= NOT \inst3|Mux31~0_combout\;
\inst3|ALT_INV_Mux30~5_combout\ <= NOT \inst3|Mux30~5_combout\;
\inst3|ALT_INV_Mux30~4_combout\ <= NOT \inst3|Mux30~4_combout\;
\inst3|ALT_INV_Mux30~3_combout\ <= NOT \inst3|Mux30~3_combout\;
\inst3|ALT_INV_Mux30~2_combout\ <= NOT \inst3|Mux30~2_combout\;
\inst3|ALT_INV_Mux30~1_combout\ <= NOT \inst3|Mux30~1_combout\;
\inst3|ALT_INV_Mux30~0_combout\ <= NOT \inst3|Mux30~0_combout\;
\inst3|ALT_INV_Mux29~5_combout\ <= NOT \inst3|Mux29~5_combout\;
\inst3|ALT_INV_Mux29~4_combout\ <= NOT \inst3|Mux29~4_combout\;
\inst3|ALT_INV_Mux29~3_combout\ <= NOT \inst3|Mux29~3_combout\;
\inst3|ALT_INV_Mux29~2_combout\ <= NOT \inst3|Mux29~2_combout\;
\inst3|ALT_INV_Mux29~1_combout\ <= NOT \inst3|Mux29~1_combout\;
\inst3|ALT_INV_Mux29~0_combout\ <= NOT \inst3|Mux29~0_combout\;
\inst3|ALT_INV_Mux28~5_combout\ <= NOT \inst3|Mux28~5_combout\;
\inst3|ALT_INV_Mux28~4_combout\ <= NOT \inst3|Mux28~4_combout\;
\inst3|ALT_INV_Mux28~3_combout\ <= NOT \inst3|Mux28~3_combout\;
\inst3|ALT_INV_Mux28~2_combout\ <= NOT \inst3|Mux28~2_combout\;
\inst3|ALT_INV_Mux28~1_combout\ <= NOT \inst3|Mux28~1_combout\;
\inst3|ALT_INV_Mux28~0_combout\ <= NOT \inst3|Mux28~0_combout\;
\inst3|ALT_INV_Mux27~5_combout\ <= NOT \inst3|Mux27~5_combout\;
\inst3|ALT_INV_Mux27~4_combout\ <= NOT \inst3|Mux27~4_combout\;
\inst3|ALT_INV_Mux27~3_combout\ <= NOT \inst3|Mux27~3_combout\;
\inst3|ALT_INV_Mux27~2_combout\ <= NOT \inst3|Mux27~2_combout\;
\inst3|ALT_INV_Mux27~1_combout\ <= NOT \inst3|Mux27~1_combout\;
\inst3|ALT_INV_Mux27~0_combout\ <= NOT \inst3|Mux27~0_combout\;
\inst3|ALT_INV_Mux26~5_combout\ <= NOT \inst3|Mux26~5_combout\;
\inst3|ALT_INV_Mux26~4_combout\ <= NOT \inst3|Mux26~4_combout\;
\inst3|ALT_INV_Mux26~3_combout\ <= NOT \inst3|Mux26~3_combout\;
\inst3|ALT_INV_Mux26~2_combout\ <= NOT \inst3|Mux26~2_combout\;
\inst3|ALT_INV_Mux26~1_combout\ <= NOT \inst3|Mux26~1_combout\;
\inst3|ALT_INV_Mux26~0_combout\ <= NOT \inst3|Mux26~0_combout\;
\inst3|ALT_INV_Mux25~5_combout\ <= NOT \inst3|Mux25~5_combout\;
\inst3|ALT_INV_Mux25~4_combout\ <= NOT \inst3|Mux25~4_combout\;
\inst3|ALT_INV_Mux25~3_combout\ <= NOT \inst3|Mux25~3_combout\;
\inst3|ALT_INV_Mux25~2_combout\ <= NOT \inst3|Mux25~2_combout\;
\inst3|ALT_INV_Mux25~1_combout\ <= NOT \inst3|Mux25~1_combout\;
\inst3|ALT_INV_Mux25~0_combout\ <= NOT \inst3|Mux25~0_combout\;
\inst3|ALT_INV_Mux24~5_combout\ <= NOT \inst3|Mux24~5_combout\;
\inst3|ALT_INV_Mux24~4_combout\ <= NOT \inst3|Mux24~4_combout\;
\inst3|ALT_INV_Mux24~3_combout\ <= NOT \inst3|Mux24~3_combout\;
\inst3|ALT_INV_Mux24~2_combout\ <= NOT \inst3|Mux24~2_combout\;
\inst3|ALT_INV_Mux24~1_combout\ <= NOT \inst3|Mux24~1_combout\;
\inst3|ALT_INV_Mux24~0_combout\ <= NOT \inst3|Mux24~0_combout\;
\inst3|ALT_INV_Mux23~5_combout\ <= NOT \inst3|Mux23~5_combout\;
\inst3|ALT_INV_Mux23~4_combout\ <= NOT \inst3|Mux23~4_combout\;
\inst3|ALT_INV_Mux23~3_combout\ <= NOT \inst3|Mux23~3_combout\;
\inst3|ALT_INV_Mux23~2_combout\ <= NOT \inst3|Mux23~2_combout\;
\inst3|ALT_INV_Mux23~1_combout\ <= NOT \inst3|Mux23~1_combout\;
\inst3|ALT_INV_Mux23~0_combout\ <= NOT \inst3|Mux23~0_combout\;
\inst3|ALT_INV_Mux22~5_combout\ <= NOT \inst3|Mux22~5_combout\;
\inst3|ALT_INV_Mux22~4_combout\ <= NOT \inst3|Mux22~4_combout\;
\inst3|ALT_INV_Mux22~3_combout\ <= NOT \inst3|Mux22~3_combout\;
\inst3|ALT_INV_Mux22~2_combout\ <= NOT \inst3|Mux22~2_combout\;
\inst3|ALT_INV_Mux22~1_combout\ <= NOT \inst3|Mux22~1_combout\;
\inst3|ALT_INV_Mux22~0_combout\ <= NOT \inst3|Mux22~0_combout\;
\inst3|ALT_INV_Mux21~5_combout\ <= NOT \inst3|Mux21~5_combout\;
\inst3|ALT_INV_Mux21~4_combout\ <= NOT \inst3|Mux21~4_combout\;
\inst3|ALT_INV_Mux21~3_combout\ <= NOT \inst3|Mux21~3_combout\;
\inst3|ALT_INV_Mux21~2_combout\ <= NOT \inst3|Mux21~2_combout\;
\inst3|ALT_INV_Mux21~1_combout\ <= NOT \inst3|Mux21~1_combout\;
\inst3|ALT_INV_Mux21~0_combout\ <= NOT \inst3|Mux21~0_combout\;
\inst3|ALT_INV_Mux20~5_combout\ <= NOT \inst3|Mux20~5_combout\;
\inst3|ALT_INV_Mux20~4_combout\ <= NOT \inst3|Mux20~4_combout\;
\inst3|ALT_INV_Mux20~3_combout\ <= NOT \inst3|Mux20~3_combout\;
\inst3|ALT_INV_Mux20~2_combout\ <= NOT \inst3|Mux20~2_combout\;
\inst3|ALT_INV_Mux20~1_combout\ <= NOT \inst3|Mux20~1_combout\;
\inst3|ALT_INV_Mux20~0_combout\ <= NOT \inst3|Mux20~0_combout\;
\inst3|ALT_INV_Mux19~5_combout\ <= NOT \inst3|Mux19~5_combout\;
\inst3|ALT_INV_Mux19~4_combout\ <= NOT \inst3|Mux19~4_combout\;
\inst3|ALT_INV_Mux19~3_combout\ <= NOT \inst3|Mux19~3_combout\;
\inst3|ALT_INV_Mux19~2_combout\ <= NOT \inst3|Mux19~2_combout\;
\inst3|ALT_INV_Mux19~1_combout\ <= NOT \inst3|Mux19~1_combout\;
\inst3|ALT_INV_Mux19~0_combout\ <= NOT \inst3|Mux19~0_combout\;
\inst3|ALT_INV_Mux18~5_combout\ <= NOT \inst3|Mux18~5_combout\;
\inst3|ALT_INV_Mux18~4_combout\ <= NOT \inst3|Mux18~4_combout\;
\inst3|ALT_INV_Mux18~3_combout\ <= NOT \inst3|Mux18~3_combout\;
\inst3|ALT_INV_Mux18~2_combout\ <= NOT \inst3|Mux18~2_combout\;
\inst3|ALT_INV_Mux18~1_combout\ <= NOT \inst3|Mux18~1_combout\;
\inst3|ALT_INV_Mux18~0_combout\ <= NOT \inst3|Mux18~0_combout\;
\inst3|ALT_INV_Mux17~5_combout\ <= NOT \inst3|Mux17~5_combout\;
\inst3|ALT_INV_Mux17~4_combout\ <= NOT \inst3|Mux17~4_combout\;
\inst3|ALT_INV_Mux17~3_combout\ <= NOT \inst3|Mux17~3_combout\;
\inst3|ALT_INV_Mux17~2_combout\ <= NOT \inst3|Mux17~2_combout\;
\inst3|ALT_INV_Mux17~1_combout\ <= NOT \inst3|Mux17~1_combout\;
\inst3|ALT_INV_Mux17~0_combout\ <= NOT \inst3|Mux17~0_combout\;
\inst3|ALT_INV_Mux16~5_combout\ <= NOT \inst3|Mux16~5_combout\;
\inst3|ALT_INV_Mux16~4_combout\ <= NOT \inst3|Mux16~4_combout\;
\inst3|ALT_INV_Mux16~3_combout\ <= NOT \inst3|Mux16~3_combout\;
\inst3|ALT_INV_Mux16~2_combout\ <= NOT \inst3|Mux16~2_combout\;
\inst3|ALT_INV_Mux16~1_combout\ <= NOT \inst3|Mux16~1_combout\;
\inst3|ALT_INV_Mux16~0_combout\ <= NOT \inst3|Mux16~0_combout\;
\inst7|ALT_INV_Selector7~0_combout\ <= NOT \inst7|Selector7~0_combout\;
\inst7|ALT_INV_nextState~15_combout\ <= NOT \inst7|nextState~15_combout\;
\inst7|ALT_INV_nextState~14_combout\ <= NOT \inst7|nextState~14_combout\;
\inst9|ALT_INV_Mux9~0_combout\ <= NOT \inst9|Mux9~0_combout\;
\inst9|ALT_INV_Mux1~0_combout\ <= NOT \inst9|Mux1~0_combout\;
\inst9|ALT_INV_Mux2~0_combout\ <= NOT \inst9|Mux2~0_combout\;
\inst9|ALT_INV_Mux3~0_combout\ <= NOT \inst9|Mux3~0_combout\;
\inst9|ALT_INV_Mux7~0_combout\ <= NOT \inst9|Mux7~0_combout\;
\inst9|ALT_INV_Mux8~0_combout\ <= NOT \inst9|Mux8~0_combout\;
\inst9|ALT_INV_Mux0~0_combout\ <= NOT \inst9|Mux0~0_combout\;
\inst9|ALT_INV_Mux10~0_combout\ <= NOT \inst9|Mux10~0_combout\;
\inst9|ALT_INV_Mux11~0_combout\ <= NOT \inst9|Mux11~0_combout\;
\inst9|ALT_INV_Mux13~0_combout\ <= NOT \inst9|Mux13~0_combout\;
\inst9|ALT_INV_Mux14~0_combout\ <= NOT \inst9|Mux14~0_combout\;
\inst9|ALT_INV_Mux15~0_combout\ <= NOT \inst9|Mux15~0_combout\;
\inst9|ALT_INV_Mux6~0_combout\ <= NOT \inst9|Mux6~0_combout\;
\inst9|ALT_INV_Mux5~0_combout\ <= NOT \inst9|Mux5~0_combout\;
\inst9|ALT_INV_Mux4~0_combout\ <= NOT \inst9|Mux4~0_combout\;
\inst9|ALT_INV_Mux12~0_combout\ <= NOT \inst9|Mux12~0_combout\;
\inst7|ALT_INV_Mux51~4_combout\ <= NOT \inst7|Mux51~4_combout\;
\inst7|ALT_INV_Mux51~3_combout\ <= NOT \inst7|Mux51~3_combout\;
\inst7|ALT_INV_Mux51~2_combout\ <= NOT \inst7|Mux51~2_combout\;
\inst7|ALT_INV_Mux51~1_combout\ <= NOT \inst7|Mux51~1_combout\;
\inst7|ALT_INV_Mux50~1_combout\ <= NOT \inst7|Mux50~1_combout\;
\inst7|ALT_INV_Mux50~0_combout\ <= NOT \inst7|Mux50~0_combout\;
\inst7|ALT_INV_Equal0~2_combout\ <= NOT \inst7|Equal0~2_combout\;
\inst7|ALT_INV_Mux54~1_combout\ <= NOT \inst7|Mux54~1_combout\;
\inst7|ALT_INV_Selector18~0_combout\ <= NOT \inst7|Selector18~0_combout\;
\inst7|ALT_INV_Mux51~0_combout\ <= NOT \inst7|Mux51~0_combout\;
\inst7|ALT_INV_Mux47~4_combout\ <= NOT \inst7|Mux47~4_combout\;
\inst7|ALT_INV_Mux47~2_combout\ <= NOT \inst7|Mux47~2_combout\;
\inst7|ALT_INV_Mux47~1_combout\ <= NOT \inst7|Mux47~1_combout\;
\inst7|ALT_INV_Mux47~0_combout\ <= NOT \inst7|Mux47~0_combout\;
\inst7|ALT_INV_Mux0~0_combout\ <= NOT \inst7|Mux0~0_combout\;
\inst7|ALT_INV_WideOr7~0_combout\ <= NOT \inst7|WideOr7~0_combout\;
\inst7|ALT_INV_nextState.fetch2~q\ <= NOT \inst7|nextState.fetch2~q\;
\inst7|ALT_INV_Selector26~0_combout\ <= NOT \inst7|Selector26~0_combout\;
\inst7|ALT_INV_Selector25~2_combout\ <= NOT \inst7|Selector25~2_combout\;
\inst7|ALT_INV_Selector25~1_combout\ <= NOT \inst7|Selector25~1_combout\;
\inst7|ALT_INV_Selector25~0_combout\ <= NOT \inst7|Selector25~0_combout\;
\inst7|ALT_INV_Selector23~3_combout\ <= NOT \inst7|Selector23~3_combout\;
\inst7|ALT_INV_Selector23~2_combout\ <= NOT \inst7|Selector23~2_combout\;
\inst7|ALT_INV_Selector23~1_combout\ <= NOT \inst7|Selector23~1_combout\;
\inst7|ALT_INV_Selector23~0_combout\ <= NOT \inst7|Selector23~0_combout\;
\inst7|ALT_INV_Mux43~0_combout\ <= NOT \inst7|Mux43~0_combout\;
\inst7|ALT_INV_Selector5~2_combout\ <= NOT \inst7|Selector5~2_combout\;
\inst7|ALT_INV_Selector5~1_combout\ <= NOT \inst7|Selector5~1_combout\;
\inst7|ALT_INV_Selector5~0_combout\ <= NOT \inst7|Selector5~0_combout\;
\inst7|ALT_INV_nextState.selStore~q\ <= NOT \inst7|nextState.selStore~q\;
\inst7|ALT_INV_OUTPUTS~0_combout\ <= NOT \inst7|OUTPUTS~0_combout\;
\inst7|ALT_INV_Mux54~0_combout\ <= NOT \inst7|Mux54~0_combout\;
\inst7|ALT_INV_Selector3~1_combout\ <= NOT \inst7|Selector3~1_combout\;
\inst7|ALT_INV_Selector3~0_combout\ <= NOT \inst7|Selector3~0_combout\;
\inst7|ALT_INV_Equal0~1_combout\ <= NOT \inst7|Equal0~1_combout\;
\inst7|ALT_INV_increment[2]~1_combout\ <= NOT \inst7|increment[2]~1_combout\;
\inst7|ALT_INV_increment[2]~0_combout\ <= NOT \inst7|increment[2]~0_combout\;
\inst7|ALT_INV_WideOr1~combout\ <= NOT \inst7|WideOr1~combout\;
\inst7|ALT_INV_nextState.execution~q\ <= NOT \inst7|nextState.execution~q\;
\inst7|ALT_INV_nextState.decode2~q\ <= NOT \inst7|nextState.decode2~q\;
\inst7|ALT_INV_nextState.loadAluResult~q\ <= NOT \inst7|nextState.loadAluResult~q\;
\inst7|ALT_INV_nextState.decode~q\ <= NOT \inst7|nextState.decode~q\;
\inst7|ALT_INV_nextState.storeData~q\ <= NOT \inst7|nextState.storeData~q\;
\inst7|ALT_INV_nextState.storeAluResult~q\ <= NOT \inst7|nextState.storeAluResult~q\;
\inst7|ALT_INV_nextState.fetch~q\ <= NOT \inst7|nextState.fetch~q\;
\inst7|ALT_INV_Equal0~0_combout\ <= NOT \inst7|Equal0~0_combout\;
\inst7|ALT_INV_nextState.idle~q\ <= NOT \inst7|nextState.idle~q\;
\inst|ALT_INV_Equal0~0_combout\ <= NOT \inst|Equal0~0_combout\;
\inst7|ALT_INV_Mux55~0_combout\ <= NOT \inst7|Mux55~0_combout\;
\inst7|ALT_INV_dataSel~0_combout\ <= NOT \inst7|dataSel~0_combout\;
\inst7|ALT_INV_addrSel[1]~0_combout\ <= NOT \inst7|addrSel[1]~0_combout\;
\inst7|ALT_INV_nextState.decode3~q\ <= NOT \inst7|nextState.decode3~q\;
\inst6|ALT_INV_Equal0~2_combout\ <= NOT \inst6|Equal0~2_combout\;
\inst6|ALT_INV_Equal0~1_combout\ <= NOT \inst6|Equal0~1_combout\;
\inst6|ALT_INV_Equal0~0_combout\ <= NOT \inst6|Equal0~0_combout\;
\inst9|ALT_INV_Equal0~2_combout\ <= NOT \inst9|Equal0~2_combout\;
\inst9|ALT_INV_Equal0~1_combout\ <= NOT \inst9|Equal0~1_combout\;
\inst9|ALT_INV_Equal0~0_combout\ <= NOT \inst9|Equal0~0_combout\;
\inst2|ALT_INV_operand\(0) <= NOT \inst2|operand\(0);
\inst2|ALT_INV_operand\(1) <= NOT \inst2|operand\(1);
\inst2|ALT_INV_operand\(2) <= NOT \inst2|operand\(2);
\inst2|ALT_INV_operand\(3) <= NOT \inst2|operand\(3);
\inst2|ALT_INV_operand\(4) <= NOT \inst2|operand\(4);
\inst2|ALT_INV_operand\(5) <= NOT \inst2|operand\(5);
\inst2|ALT_INV_operand\(6) <= NOT \inst2|operand\(6);
\inst2|ALT_INV_operand\(7) <= NOT \inst2|operand\(7);
\inst2|ALT_INV_operand\(8) <= NOT \inst2|operand\(8);
\inst2|ALT_INV_operand\(9) <= NOT \inst2|operand\(9);
\inst2|ALT_INV_operand\(10) <= NOT \inst2|operand\(10);
\inst2|ALT_INV_operand\(11) <= NOT \inst2|operand\(11);
\inst2|ALT_INV_operand\(12) <= NOT \inst2|operand\(12);
\inst2|ALT_INV_operand\(13) <= NOT \inst2|operand\(13);
\inst2|ALT_INV_operand\(14) <= NOT \inst2|operand\(14);
\inst2|ALT_INV_operand\(15) <= NOT \inst2|operand\(15);
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a249~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a217~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a185~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a153~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a250~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a218~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a186~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a154~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a123~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a91~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a251~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a219~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a187~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a155~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a252~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a220~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a188~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a156~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a125~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a93~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a253~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a221~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a189~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a157~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a254~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a222~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a190~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a158~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a127~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a95~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a255~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a223~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a191~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a159~portadataout\;
\inst7|ALT_INV_alu_opsel\(0) <= NOT \inst7|alu_opsel\(0);
\inst7|ALT_INV_alu_opsel\(2) <= NOT \inst7|alu_opsel\(2);
\inst7|ALT_INV_alu_opsel\(3) <= NOT \inst7|alu_opsel\(3);
\inst7|ALT_INV_alu_opsel\(5) <= NOT \inst7|alu_opsel\(5);
\inst7|ALT_INV_alu_opsel\(6) <= NOT \inst7|alu_opsel\(6);
\inst|ALT_INV_out_count\(0) <= NOT \inst|out_count\(0);
\inst|ALT_INV_out_count\(1) <= NOT \inst|out_count\(1);
\inst|ALT_INV_out_count\(2) <= NOT \inst|out_count\(2);
\inst|ALT_INV_out_count\(3) <= NOT \inst|out_count\(3);
\inst|ALT_INV_out_count\(4) <= NOT \inst|out_count\(4);
\inst|ALT_INV_out_count\(5) <= NOT \inst|out_count\(5);
\inst|ALT_INV_out_count\(6) <= NOT \inst|out_count\(6);
\inst|ALT_INV_out_count\(7) <= NOT \inst|out_count\(7);
\inst|ALT_INV_out_count\(8) <= NOT \inst|out_count\(8);
\inst|ALT_INV_out_count\(9) <= NOT \inst|out_count\(9);
\inst|ALT_INV_out_count\(10) <= NOT \inst|out_count\(10);
\inst|ALT_INV_out_count\(11) <= NOT \inst|out_count\(11);
\inst|ALT_INV_out_count\(12) <= NOT \inst|out_count\(12);
\inst|ALT_INV_out_count\(13) <= NOT \inst|out_count\(13);
\inst|ALT_INV_out_count\(14) <= NOT \inst|out_count\(14);
\inst|ALT_INV_out_count\(15) <= NOT \inst|out_count\(15);
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a233~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a201~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a169~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a137~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a234~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a202~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a170~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a138~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a107~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a75~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a235~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a203~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a171~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a139~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a236~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a204~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a172~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a140~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a109~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a77~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a237~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a205~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a173~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a141~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a238~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a206~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a174~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a142~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a111~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a79~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a239~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a207~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a175~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a143~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a240~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a208~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a176~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a144~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a113~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a81~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a241~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a209~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a177~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a145~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a242~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a210~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a178~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a146~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a243~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a211~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a179~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a147~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a244~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a212~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a180~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a148~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a245~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a213~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a181~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a149~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a246~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a214~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a182~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a150~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a119~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a247~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a215~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a183~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a151~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a248~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a216~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a184~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a152~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\inst|ALT_INV_Add0~5_sumout\ <= NOT \inst|Add0~5_sumout\;
\inst|ALT_INV_Add0~1_sumout\ <= NOT \inst|Add0~1_sumout\;
\inst9|ALT_INV_result\(6) <= NOT \inst9|result\(6);
\inst9|ALT_INV_result\(14) <= NOT \inst9|result\(14);
\inst9|ALT_INV_result\(13) <= NOT \inst9|result\(13);
\inst9|ALT_INV_result\(12) <= NOT \inst9|result\(12);
\inst9|ALT_INV_result\(8) <= NOT \inst9|result\(8);
\inst9|ALT_INV_result\(7) <= NOT \inst9|result\(7);
\inst9|ALT_INV_result\(15) <= NOT \inst9|result\(15);
\inst9|ALT_INV_result\(5) <= NOT \inst9|result\(5);
\inst9|ALT_INV_result\(4) <= NOT \inst9|result\(4);
\inst9|ALT_INV_result\(2) <= NOT \inst9|result\(2);
\inst9|ALT_INV_result\(1) <= NOT \inst9|result\(1);
\inst9|ALT_INV_result\(0) <= NOT \inst9|result\(0);
\inst9|ALT_INV_result\(9) <= NOT \inst9|result\(9);
\inst9|ALT_INV_result\(10) <= NOT \inst9|result\(10);
\inst9|ALT_INV_result\(11) <= NOT \inst9|result\(11);
\inst9|ALT_INV_result\(3) <= NOT \inst9|result\(3);
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a224~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a192~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a160~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a128~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a225~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a193~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a161~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a129~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a226~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a194~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a162~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a130~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a227~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a195~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a163~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a131~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a228~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a196~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a164~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a132~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a229~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a197~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a165~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a133~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a230~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a198~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a166~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a134~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a231~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a199~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a167~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a135~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a232~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a200~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a168~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a136~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \inst1|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\inst3|ALT_INV_regs[6][15]~q\ <= NOT \inst3|regs[6][15]~q\;
\inst3|ALT_INV_regs[5][15]~q\ <= NOT \inst3|regs[5][15]~q\;
\inst3|ALT_INV_regs[4][15]~q\ <= NOT \inst3|regs[4][15]~q\;
\inst3|ALT_INV_Mux32~0_combout\ <= NOT \inst3|Mux32~0_combout\;
\inst2|ALT_INV_rx\(1) <= NOT \inst2|rx\(1);
\inst2|ALT_INV_rx\(0) <= NOT \inst2|rx\(0);
\inst3|ALT_INV_regs[3][15]~q\ <= NOT \inst3|regs[3][15]~q\;
\inst3|ALT_INV_regs[2][15]~q\ <= NOT \inst3|regs[2][15]~q\;
\inst3|ALT_INV_regs[1][15]~q\ <= NOT \inst3|regs[1][15]~q\;
\inst3|ALT_INV_regs[0][15]~q\ <= NOT \inst3|regs[0][15]~q\;
\inst7|ALT_INV_increment\(0) <= NOT \inst7|increment\(0);
\inst7|ALT_INV_increment\(2) <= NOT \inst7|increment\(2);
\inst7|ALT_INV_increment\(3) <= NOT \inst7|increment\(3);
\inst7|ALT_INV_addrSel\(1) <= NOT \inst7|addrSel\(1);
\inst6|ALT_INV_presentJmp~q\ <= NOT \inst6|presentJmp~q\;
\inst9|ALT_INV_Add0~61_sumout\ <= NOT \inst9|Add0~61_sumout\;
\inst9|ALT_INV_Add0~57_sumout\ <= NOT \inst9|Add0~57_sumout\;
\inst9|ALT_INV_Add0~53_sumout\ <= NOT \inst9|Add0~53_sumout\;
\inst9|ALT_INV_Add0~49_sumout\ <= NOT \inst9|Add0~49_sumout\;
\inst9|ALT_INV_Add0~45_sumout\ <= NOT \inst9|Add0~45_sumout\;
\inst9|ALT_INV_Add0~41_sumout\ <= NOT \inst9|Add0~41_sumout\;
\inst9|ALT_INV_Add0~37_sumout\ <= NOT \inst9|Add0~37_sumout\;
\inst9|ALT_INV_Add0~33_sumout\ <= NOT \inst9|Add0~33_sumout\;
\inst9|ALT_INV_Add0~29_sumout\ <= NOT \inst9|Add0~29_sumout\;
\inst9|ALT_INV_Add0~25_sumout\ <= NOT \inst9|Add0~25_sumout\;
\inst9|ALT_INV_Add0~21_sumout\ <= NOT \inst9|Add0~21_sumout\;
\inst9|ALT_INV_Add0~17_sumout\ <= NOT \inst9|Add0~17_sumout\;
\inst9|ALT_INV_Add0~13_sumout\ <= NOT \inst9|Add0~13_sumout\;
\inst9|ALT_INV_Add0~9_sumout\ <= NOT \inst9|Add0~9_sumout\;
\inst9|ALT_INV_Add0~5_sumout\ <= NOT \inst9|Add0~5_sumout\;
\inst9|ALT_INV_Add0~1_sumout\ <= NOT \inst9|Add0~1_sumout\;
\inst3|ALT_INV_data_input_z\(0) <= NOT \inst3|data_input_z\(0);
\inst3|ALT_INV_data_input_z\(1) <= NOT \inst3|data_input_z\(1);
\inst3|ALT_INV_data_input_z\(2) <= NOT \inst3|data_input_z\(2);
\inst3|ALT_INV_data_input_z\(3) <= NOT \inst3|data_input_z\(3);
\inst3|ALT_INV_data_input_z\(4) <= NOT \inst3|data_input_z\(4);
\inst3|ALT_INV_data_input_z\(5) <= NOT \inst3|data_input_z\(5);
\inst3|ALT_INV_data_input_z\(6) <= NOT \inst3|data_input_z\(6);
\inst3|ALT_INV_data_input_z\(7) <= NOT \inst3|data_input_z\(7);
\inst3|ALT_INV_data_input_z\(8) <= NOT \inst3|data_input_z\(8);
\inst3|ALT_INV_data_input_z\(9) <= NOT \inst3|data_input_z\(9);
\inst3|ALT_INV_data_input_z\(10) <= NOT \inst3|data_input_z\(10);
\inst3|ALT_INV_data_input_z\(11) <= NOT \inst3|data_input_z\(11);
\inst3|ALT_INV_data_input_z\(12) <= NOT \inst3|data_input_z\(12);
\inst3|ALT_INV_data_input_z\(13) <= NOT \inst3|data_input_z\(13);
\inst3|ALT_INV_data_input_z\(14) <= NOT \inst3|data_input_z\(14);
\inst3|ALT_INV_data_input_z\(15) <= NOT \inst3|data_input_z\(15);
\inst|ALT_INV_Add0~61_sumout\ <= NOT \inst|Add0~61_sumout\;
\inst|ALT_INV_Add0~57_sumout\ <= NOT \inst|Add0~57_sumout\;
\inst|ALT_INV_Add0~53_sumout\ <= NOT \inst|Add0~53_sumout\;
\inst|ALT_INV_Add0~49_sumout\ <= NOT \inst|Add0~49_sumout\;
\inst|ALT_INV_Add0~45_sumout\ <= NOT \inst|Add0~45_sumout\;
\inst|ALT_INV_Add0~41_sumout\ <= NOT \inst|Add0~41_sumout\;
\inst|ALT_INV_Add0~37_sumout\ <= NOT \inst|Add0~37_sumout\;
\inst|ALT_INV_Add0~33_sumout\ <= NOT \inst|Add0~33_sumout\;
\inst|ALT_INV_Add0~29_sumout\ <= NOT \inst|Add0~29_sumout\;
\inst|ALT_INV_Add0~25_sumout\ <= NOT \inst|Add0~25_sumout\;
\inst|ALT_INV_Add0~21_sumout\ <= NOT \inst|Add0~21_sumout\;
\inst|ALT_INV_Add0~17_sumout\ <= NOT \inst|Add0~17_sumout\;
\inst|ALT_INV_Add0~13_sumout\ <= NOT \inst|Add0~13_sumout\;
\inst|ALT_INV_Add0~9_sumout\ <= NOT \inst|Add0~9_sumout\;
\inst3|ALT_INV_regs[5][9]~q\ <= NOT \inst3|regs[5][9]~q\;
\inst3|ALT_INV_regs[4][9]~q\ <= NOT \inst3|regs[4][9]~q\;
\inst3|ALT_INV_Mux38~0_combout\ <= NOT \inst3|Mux38~0_combout\;
\inst3|ALT_INV_regs[3][9]~q\ <= NOT \inst3|regs[3][9]~q\;
\inst3|ALT_INV_regs[2][9]~q\ <= NOT \inst3|regs[2][9]~q\;
\inst3|ALT_INV_regs[1][9]~q\ <= NOT \inst3|regs[1][9]~q\;
\inst3|ALT_INV_regs[0][9]~q\ <= NOT \inst3|regs[0][9]~q\;
\inst3|ALT_INV_Mux37~4_combout\ <= NOT \inst3|Mux37~4_combout\;
\inst3|ALT_INV_Mux37~3_combout\ <= NOT \inst3|Mux37~3_combout\;
\inst3|ALT_INV_regs[15][10]~q\ <= NOT \inst3|regs[15][10]~q\;
\inst3|ALT_INV_regs[11][10]~q\ <= NOT \inst3|regs[11][10]~q\;
\inst3|ALT_INV_regs[7][10]~q\ <= NOT \inst3|regs[7][10]~q\;
\inst3|ALT_INV_regs[3][10]~q\ <= NOT \inst3|regs[3][10]~q\;
\inst3|ALT_INV_Mux37~2_combout\ <= NOT \inst3|Mux37~2_combout\;
\inst3|ALT_INV_regs[14][10]~q\ <= NOT \inst3|regs[14][10]~q\;
\inst3|ALT_INV_regs[10][10]~q\ <= NOT \inst3|regs[10][10]~q\;
\inst3|ALT_INV_regs[6][10]~q\ <= NOT \inst3|regs[6][10]~q\;
\inst3|ALT_INV_regs[2][10]~q\ <= NOT \inst3|regs[2][10]~q\;
\inst3|ALT_INV_Mux37~1_combout\ <= NOT \inst3|Mux37~1_combout\;
\inst3|ALT_INV_regs[13][10]~q\ <= NOT \inst3|regs[13][10]~q\;
\inst3|ALT_INV_regs[9][10]~q\ <= NOT \inst3|regs[9][10]~q\;
\inst3|ALT_INV_regs[5][10]~q\ <= NOT \inst3|regs[5][10]~q\;
\inst3|ALT_INV_regs[1][10]~q\ <= NOT \inst3|regs[1][10]~q\;
\inst3|ALT_INV_Mux37~0_combout\ <= NOT \inst3|Mux37~0_combout\;
\inst3|ALT_INV_regs[12][10]~q\ <= NOT \inst3|regs[12][10]~q\;
\inst3|ALT_INV_regs[8][10]~q\ <= NOT \inst3|regs[8][10]~q\;
\inst3|ALT_INV_regs[4][10]~q\ <= NOT \inst3|regs[4][10]~q\;
\inst3|ALT_INV_regs[0][10]~q\ <= NOT \inst3|regs[0][10]~q\;
\inst3|ALT_INV_Mux36~4_combout\ <= NOT \inst3|Mux36~4_combout\;
\inst3|ALT_INV_Mux36~3_combout\ <= NOT \inst3|Mux36~3_combout\;
\inst3|ALT_INV_regs[15][11]~q\ <= NOT \inst3|regs[15][11]~q\;
\inst3|ALT_INV_regs[14][11]~q\ <= NOT \inst3|regs[14][11]~q\;
\inst3|ALT_INV_regs[13][11]~q\ <= NOT \inst3|regs[13][11]~q\;
\inst3|ALT_INV_regs[12][11]~q\ <= NOT \inst3|regs[12][11]~q\;
\inst3|ALT_INV_Mux36~2_combout\ <= NOT \inst3|Mux36~2_combout\;
\inst3|ALT_INV_regs[11][11]~q\ <= NOT \inst3|regs[11][11]~q\;
\inst3|ALT_INV_regs[10][11]~q\ <= NOT \inst3|regs[10][11]~q\;
\inst3|ALT_INV_regs[9][11]~q\ <= NOT \inst3|regs[9][11]~q\;
\inst3|ALT_INV_regs[8][11]~q\ <= NOT \inst3|regs[8][11]~q\;
\inst3|ALT_INV_Mux36~1_combout\ <= NOT \inst3|Mux36~1_combout\;
\inst3|ALT_INV_regs[7][11]~q\ <= NOT \inst3|regs[7][11]~q\;
\inst3|ALT_INV_regs[6][11]~q\ <= NOT \inst3|regs[6][11]~q\;
\inst3|ALT_INV_regs[5][11]~q\ <= NOT \inst3|regs[5][11]~q\;
\inst3|ALT_INV_regs[4][11]~q\ <= NOT \inst3|regs[4][11]~q\;
\inst3|ALT_INV_Mux36~0_combout\ <= NOT \inst3|Mux36~0_combout\;
\inst3|ALT_INV_regs[3][11]~q\ <= NOT \inst3|regs[3][11]~q\;
\inst3|ALT_INV_regs[2][11]~q\ <= NOT \inst3|regs[2][11]~q\;
\inst3|ALT_INV_regs[1][11]~q\ <= NOT \inst3|regs[1][11]~q\;
\inst3|ALT_INV_regs[0][11]~q\ <= NOT \inst3|regs[0][11]~q\;
\inst3|ALT_INV_Mux35~4_combout\ <= NOT \inst3|Mux35~4_combout\;
\inst3|ALT_INV_Mux35~3_combout\ <= NOT \inst3|Mux35~3_combout\;
\inst3|ALT_INV_regs[15][12]~q\ <= NOT \inst3|regs[15][12]~q\;
\inst3|ALT_INV_regs[11][12]~q\ <= NOT \inst3|regs[11][12]~q\;
\inst3|ALT_INV_regs[7][12]~q\ <= NOT \inst3|regs[7][12]~q\;
\inst3|ALT_INV_regs[3][12]~q\ <= NOT \inst3|regs[3][12]~q\;
\inst3|ALT_INV_Mux35~2_combout\ <= NOT \inst3|Mux35~2_combout\;
\inst3|ALT_INV_regs[14][12]~q\ <= NOT \inst3|regs[14][12]~q\;
\inst3|ALT_INV_regs[10][12]~q\ <= NOT \inst3|regs[10][12]~q\;
\inst3|ALT_INV_regs[6][12]~q\ <= NOT \inst3|regs[6][12]~q\;
\inst3|ALT_INV_regs[2][12]~q\ <= NOT \inst3|regs[2][12]~q\;
\inst3|ALT_INV_Mux35~1_combout\ <= NOT \inst3|Mux35~1_combout\;
\inst3|ALT_INV_regs[13][12]~q\ <= NOT \inst3|regs[13][12]~q\;
\inst3|ALT_INV_regs[9][12]~q\ <= NOT \inst3|regs[9][12]~q\;
\inst3|ALT_INV_regs[5][12]~q\ <= NOT \inst3|regs[5][12]~q\;
\inst3|ALT_INV_regs[1][12]~q\ <= NOT \inst3|regs[1][12]~q\;
\inst3|ALT_INV_Mux35~0_combout\ <= NOT \inst3|Mux35~0_combout\;
\inst3|ALT_INV_regs[12][12]~q\ <= NOT \inst3|regs[12][12]~q\;
\inst3|ALT_INV_regs[8][12]~q\ <= NOT \inst3|regs[8][12]~q\;
\inst3|ALT_INV_regs[4][12]~q\ <= NOT \inst3|regs[4][12]~q\;
\inst3|ALT_INV_regs[0][12]~q\ <= NOT \inst3|regs[0][12]~q\;
\inst3|ALT_INV_Mux34~4_combout\ <= NOT \inst3|Mux34~4_combout\;
\inst3|ALT_INV_Mux34~3_combout\ <= NOT \inst3|Mux34~3_combout\;
\inst3|ALT_INV_regs[15][13]~q\ <= NOT \inst3|regs[15][13]~q\;
\inst3|ALT_INV_regs[14][13]~q\ <= NOT \inst3|regs[14][13]~q\;
\inst3|ALT_INV_regs[13][13]~q\ <= NOT \inst3|regs[13][13]~q\;
\inst3|ALT_INV_regs[12][13]~q\ <= NOT \inst3|regs[12][13]~q\;
\inst3|ALT_INV_Mux34~2_combout\ <= NOT \inst3|Mux34~2_combout\;
\inst3|ALT_INV_regs[11][13]~q\ <= NOT \inst3|regs[11][13]~q\;
\inst3|ALT_INV_regs[10][13]~q\ <= NOT \inst3|regs[10][13]~q\;
\inst3|ALT_INV_regs[9][13]~q\ <= NOT \inst3|regs[9][13]~q\;
\inst3|ALT_INV_regs[8][13]~q\ <= NOT \inst3|regs[8][13]~q\;
\inst3|ALT_INV_Mux34~1_combout\ <= NOT \inst3|Mux34~1_combout\;
\inst3|ALT_INV_regs[7][13]~q\ <= NOT \inst3|regs[7][13]~q\;
\inst3|ALT_INV_regs[6][13]~q\ <= NOT \inst3|regs[6][13]~q\;
\inst3|ALT_INV_regs[5][13]~q\ <= NOT \inst3|regs[5][13]~q\;
\inst3|ALT_INV_regs[4][13]~q\ <= NOT \inst3|regs[4][13]~q\;
\inst3|ALT_INV_Mux34~0_combout\ <= NOT \inst3|Mux34~0_combout\;
\inst3|ALT_INV_regs[3][13]~q\ <= NOT \inst3|regs[3][13]~q\;
\inst3|ALT_INV_regs[2][13]~q\ <= NOT \inst3|regs[2][13]~q\;
\inst3|ALT_INV_regs[1][13]~q\ <= NOT \inst3|regs[1][13]~q\;
\inst3|ALT_INV_regs[0][13]~q\ <= NOT \inst3|regs[0][13]~q\;
\inst3|ALT_INV_Mux33~4_combout\ <= NOT \inst3|Mux33~4_combout\;
\inst3|ALT_INV_Mux33~3_combout\ <= NOT \inst3|Mux33~3_combout\;
\inst3|ALT_INV_regs[15][14]~q\ <= NOT \inst3|regs[15][14]~q\;
\inst3|ALT_INV_regs[11][14]~q\ <= NOT \inst3|regs[11][14]~q\;
\inst3|ALT_INV_regs[7][14]~q\ <= NOT \inst3|regs[7][14]~q\;
\inst3|ALT_INV_regs[3][14]~q\ <= NOT \inst3|regs[3][14]~q\;
\inst3|ALT_INV_Mux33~2_combout\ <= NOT \inst3|Mux33~2_combout\;
\inst3|ALT_INV_regs[14][14]~q\ <= NOT \inst3|regs[14][14]~q\;
\inst3|ALT_INV_regs[10][14]~q\ <= NOT \inst3|regs[10][14]~q\;
\inst3|ALT_INV_regs[6][14]~q\ <= NOT \inst3|regs[6][14]~q\;
\inst3|ALT_INV_regs[2][14]~q\ <= NOT \inst3|regs[2][14]~q\;
\inst3|ALT_INV_Mux33~1_combout\ <= NOT \inst3|Mux33~1_combout\;
\inst3|ALT_INV_regs[13][14]~q\ <= NOT \inst3|regs[13][14]~q\;
\inst3|ALT_INV_regs[9][14]~q\ <= NOT \inst3|regs[9][14]~q\;
\inst3|ALT_INV_regs[5][14]~q\ <= NOT \inst3|regs[5][14]~q\;
\inst3|ALT_INV_regs[1][14]~q\ <= NOT \inst3|regs[1][14]~q\;
\inst3|ALT_INV_Mux33~0_combout\ <= NOT \inst3|Mux33~0_combout\;
\inst3|ALT_INV_regs[12][14]~q\ <= NOT \inst3|regs[12][14]~q\;
\inst3|ALT_INV_regs[8][14]~q\ <= NOT \inst3|regs[8][14]~q\;
\inst3|ALT_INV_regs[4][14]~q\ <= NOT \inst3|regs[4][14]~q\;
\inst3|ALT_INV_regs[0][14]~q\ <= NOT \inst3|regs[0][14]~q\;
\inst3|ALT_INV_Mux32~4_combout\ <= NOT \inst3|Mux32~4_combout\;
\inst2|ALT_INV_rx\(3) <= NOT \inst2|rx\(3);
\inst2|ALT_INV_rx\(2) <= NOT \inst2|rx\(2);
\inst3|ALT_INV_Mux32~3_combout\ <= NOT \inst3|Mux32~3_combout\;
\inst3|ALT_INV_regs[15][15]~q\ <= NOT \inst3|regs[15][15]~q\;
\inst3|ALT_INV_regs[14][15]~q\ <= NOT \inst3|regs[14][15]~q\;
\inst3|ALT_INV_regs[13][15]~q\ <= NOT \inst3|regs[13][15]~q\;
\inst3|ALT_INV_regs[12][15]~q\ <= NOT \inst3|regs[12][15]~q\;
\inst3|ALT_INV_Mux32~2_combout\ <= NOT \inst3|Mux32~2_combout\;
\inst3|ALT_INV_regs[11][15]~q\ <= NOT \inst3|regs[11][15]~q\;
\inst3|ALT_INV_regs[10][15]~q\ <= NOT \inst3|regs[10][15]~q\;
\inst3|ALT_INV_regs[9][15]~q\ <= NOT \inst3|regs[9][15]~q\;
\inst3|ALT_INV_regs[8][15]~q\ <= NOT \inst3|regs[8][15]~q\;
\inst3|ALT_INV_Mux32~1_combout\ <= NOT \inst3|Mux32~1_combout\;
\inst3|ALT_INV_regs[7][15]~q\ <= NOT \inst3|regs[7][15]~q\;
\inst3|ALT_INV_regs[6][3]~q\ <= NOT \inst3|regs[6][3]~q\;
\inst3|ALT_INV_regs[5][3]~q\ <= NOT \inst3|regs[5][3]~q\;
\inst3|ALT_INV_regs[4][3]~q\ <= NOT \inst3|regs[4][3]~q\;
\inst3|ALT_INV_Mux44~0_combout\ <= NOT \inst3|Mux44~0_combout\;
\inst3|ALT_INV_regs[3][3]~q\ <= NOT \inst3|regs[3][3]~q\;
\inst3|ALT_INV_regs[2][3]~q\ <= NOT \inst3|regs[2][3]~q\;
\inst3|ALT_INV_regs[1][3]~q\ <= NOT \inst3|regs[1][3]~q\;
\inst3|ALT_INV_regs[0][3]~q\ <= NOT \inst3|regs[0][3]~q\;
\inst3|ALT_INV_Mux43~4_combout\ <= NOT \inst3|Mux43~4_combout\;
\inst3|ALT_INV_Mux43~3_combout\ <= NOT \inst3|Mux43~3_combout\;
\inst3|ALT_INV_regs[15][4]~q\ <= NOT \inst3|regs[15][4]~q\;
\inst3|ALT_INV_regs[11][4]~q\ <= NOT \inst3|regs[11][4]~q\;
\inst3|ALT_INV_regs[7][4]~q\ <= NOT \inst3|regs[7][4]~q\;
\inst3|ALT_INV_regs[3][4]~q\ <= NOT \inst3|regs[3][4]~q\;
\inst3|ALT_INV_Mux43~2_combout\ <= NOT \inst3|Mux43~2_combout\;
\inst3|ALT_INV_regs[14][4]~q\ <= NOT \inst3|regs[14][4]~q\;
\inst3|ALT_INV_regs[10][4]~q\ <= NOT \inst3|regs[10][4]~q\;
\inst3|ALT_INV_regs[6][4]~q\ <= NOT \inst3|regs[6][4]~q\;
\inst3|ALT_INV_regs[2][4]~q\ <= NOT \inst3|regs[2][4]~q\;
\inst3|ALT_INV_Mux43~1_combout\ <= NOT \inst3|Mux43~1_combout\;
\inst3|ALT_INV_regs[13][4]~q\ <= NOT \inst3|regs[13][4]~q\;
\inst3|ALT_INV_regs[9][4]~q\ <= NOT \inst3|regs[9][4]~q\;
\inst3|ALT_INV_regs[5][4]~q\ <= NOT \inst3|regs[5][4]~q\;
\inst3|ALT_INV_regs[1][4]~q\ <= NOT \inst3|regs[1][4]~q\;
\inst3|ALT_INV_Mux43~0_combout\ <= NOT \inst3|Mux43~0_combout\;
\inst3|ALT_INV_regs[12][4]~q\ <= NOT \inst3|regs[12][4]~q\;
\inst3|ALT_INV_regs[8][4]~q\ <= NOT \inst3|regs[8][4]~q\;
\inst3|ALT_INV_regs[4][4]~q\ <= NOT \inst3|regs[4][4]~q\;
\inst3|ALT_INV_regs[0][4]~q\ <= NOT \inst3|regs[0][4]~q\;
\inst3|ALT_INV_Mux42~4_combout\ <= NOT \inst3|Mux42~4_combout\;
\inst3|ALT_INV_Mux42~3_combout\ <= NOT \inst3|Mux42~3_combout\;
\inst3|ALT_INV_regs[15][5]~q\ <= NOT \inst3|regs[15][5]~q\;
\inst3|ALT_INV_regs[14][5]~q\ <= NOT \inst3|regs[14][5]~q\;
\inst3|ALT_INV_regs[13][5]~q\ <= NOT \inst3|regs[13][5]~q\;
\inst3|ALT_INV_regs[12][5]~q\ <= NOT \inst3|regs[12][5]~q\;
\inst3|ALT_INV_Mux42~2_combout\ <= NOT \inst3|Mux42~2_combout\;
\inst3|ALT_INV_regs[11][5]~q\ <= NOT \inst3|regs[11][5]~q\;
\inst3|ALT_INV_regs[10][5]~q\ <= NOT \inst3|regs[10][5]~q\;
\inst3|ALT_INV_regs[9][5]~q\ <= NOT \inst3|regs[9][5]~q\;
\inst3|ALT_INV_regs[8][5]~q\ <= NOT \inst3|regs[8][5]~q\;
\inst3|ALT_INV_Mux42~1_combout\ <= NOT \inst3|Mux42~1_combout\;
\inst3|ALT_INV_regs[7][5]~q\ <= NOT \inst3|regs[7][5]~q\;
\inst3|ALT_INV_regs[6][5]~q\ <= NOT \inst3|regs[6][5]~q\;
\inst3|ALT_INV_regs[5][5]~q\ <= NOT \inst3|regs[5][5]~q\;
\inst3|ALT_INV_regs[4][5]~q\ <= NOT \inst3|regs[4][5]~q\;
\inst3|ALT_INV_Mux42~0_combout\ <= NOT \inst3|Mux42~0_combout\;
\inst3|ALT_INV_regs[3][5]~q\ <= NOT \inst3|regs[3][5]~q\;
\inst3|ALT_INV_regs[2][5]~q\ <= NOT \inst3|regs[2][5]~q\;
\inst3|ALT_INV_regs[1][5]~q\ <= NOT \inst3|regs[1][5]~q\;
\inst3|ALT_INV_regs[0][5]~q\ <= NOT \inst3|regs[0][5]~q\;
\inst3|ALT_INV_Mux41~4_combout\ <= NOT \inst3|Mux41~4_combout\;
\inst3|ALT_INV_Mux41~3_combout\ <= NOT \inst3|Mux41~3_combout\;
\inst3|ALT_INV_regs[15][6]~q\ <= NOT \inst3|regs[15][6]~q\;
\inst3|ALT_INV_regs[11][6]~q\ <= NOT \inst3|regs[11][6]~q\;
\inst3|ALT_INV_regs[7][6]~q\ <= NOT \inst3|regs[7][6]~q\;
\inst3|ALT_INV_regs[3][6]~q\ <= NOT \inst3|regs[3][6]~q\;
\inst3|ALT_INV_Mux41~2_combout\ <= NOT \inst3|Mux41~2_combout\;
\inst3|ALT_INV_regs[14][6]~q\ <= NOT \inst3|regs[14][6]~q\;
\inst3|ALT_INV_regs[10][6]~q\ <= NOT \inst3|regs[10][6]~q\;
\inst3|ALT_INV_regs[6][6]~q\ <= NOT \inst3|regs[6][6]~q\;
\inst3|ALT_INV_regs[2][6]~q\ <= NOT \inst3|regs[2][6]~q\;
\inst3|ALT_INV_Mux41~1_combout\ <= NOT \inst3|Mux41~1_combout\;
\inst3|ALT_INV_regs[13][6]~q\ <= NOT \inst3|regs[13][6]~q\;
\inst3|ALT_INV_regs[9][6]~q\ <= NOT \inst3|regs[9][6]~q\;
\inst3|ALT_INV_regs[5][6]~q\ <= NOT \inst3|regs[5][6]~q\;
\inst3|ALT_INV_regs[1][6]~q\ <= NOT \inst3|regs[1][6]~q\;
\inst3|ALT_INV_Mux41~0_combout\ <= NOT \inst3|Mux41~0_combout\;
\inst3|ALT_INV_regs[12][6]~q\ <= NOT \inst3|regs[12][6]~q\;
\inst3|ALT_INV_regs[8][6]~q\ <= NOT \inst3|regs[8][6]~q\;
\inst3|ALT_INV_regs[4][6]~q\ <= NOT \inst3|regs[4][6]~q\;
\inst3|ALT_INV_regs[0][6]~q\ <= NOT \inst3|regs[0][6]~q\;
\inst3|ALT_INV_Mux40~4_combout\ <= NOT \inst3|Mux40~4_combout\;
\inst3|ALT_INV_Mux40~3_combout\ <= NOT \inst3|Mux40~3_combout\;
\inst3|ALT_INV_regs[15][7]~q\ <= NOT \inst3|regs[15][7]~q\;
\inst3|ALT_INV_regs[14][7]~q\ <= NOT \inst3|regs[14][7]~q\;
\inst3|ALT_INV_regs[13][7]~q\ <= NOT \inst3|regs[13][7]~q\;
\inst3|ALT_INV_regs[12][7]~q\ <= NOT \inst3|regs[12][7]~q\;
\inst3|ALT_INV_Mux40~2_combout\ <= NOT \inst3|Mux40~2_combout\;
\inst3|ALT_INV_regs[11][7]~q\ <= NOT \inst3|regs[11][7]~q\;
\inst3|ALT_INV_regs[10][7]~q\ <= NOT \inst3|regs[10][7]~q\;
\inst3|ALT_INV_regs[9][7]~q\ <= NOT \inst3|regs[9][7]~q\;
\inst3|ALT_INV_regs[8][7]~q\ <= NOT \inst3|regs[8][7]~q\;
\inst3|ALT_INV_Mux40~1_combout\ <= NOT \inst3|Mux40~1_combout\;
\inst3|ALT_INV_regs[7][7]~q\ <= NOT \inst3|regs[7][7]~q\;
\inst3|ALT_INV_regs[6][7]~q\ <= NOT \inst3|regs[6][7]~q\;
\inst3|ALT_INV_regs[5][7]~q\ <= NOT \inst3|regs[5][7]~q\;
\inst3|ALT_INV_regs[4][7]~q\ <= NOT \inst3|regs[4][7]~q\;
\inst3|ALT_INV_Mux40~0_combout\ <= NOT \inst3|Mux40~0_combout\;
\inst3|ALT_INV_regs[3][7]~q\ <= NOT \inst3|regs[3][7]~q\;
\inst3|ALT_INV_regs[2][7]~q\ <= NOT \inst3|regs[2][7]~q\;
\inst3|ALT_INV_regs[1][7]~q\ <= NOT \inst3|regs[1][7]~q\;
\inst3|ALT_INV_regs[0][7]~q\ <= NOT \inst3|regs[0][7]~q\;
\inst3|ALT_INV_Mux39~4_combout\ <= NOT \inst3|Mux39~4_combout\;
\inst3|ALT_INV_Mux39~3_combout\ <= NOT \inst3|Mux39~3_combout\;
\inst3|ALT_INV_regs[15][8]~q\ <= NOT \inst3|regs[15][8]~q\;
\inst3|ALT_INV_regs[11][8]~q\ <= NOT \inst3|regs[11][8]~q\;
\inst3|ALT_INV_regs[7][8]~q\ <= NOT \inst3|regs[7][8]~q\;
\inst3|ALT_INV_regs[3][8]~q\ <= NOT \inst3|regs[3][8]~q\;
\inst3|ALT_INV_Mux39~2_combout\ <= NOT \inst3|Mux39~2_combout\;
\inst3|ALT_INV_regs[14][8]~q\ <= NOT \inst3|regs[14][8]~q\;
\inst3|ALT_INV_regs[10][8]~q\ <= NOT \inst3|regs[10][8]~q\;
\inst3|ALT_INV_regs[6][8]~q\ <= NOT \inst3|regs[6][8]~q\;
\inst3|ALT_INV_regs[2][8]~q\ <= NOT \inst3|regs[2][8]~q\;
\inst3|ALT_INV_Mux39~1_combout\ <= NOT \inst3|Mux39~1_combout\;
\inst3|ALT_INV_regs[13][8]~q\ <= NOT \inst3|regs[13][8]~q\;
\inst3|ALT_INV_regs[9][8]~q\ <= NOT \inst3|regs[9][8]~q\;
\inst3|ALT_INV_regs[5][8]~q\ <= NOT \inst3|regs[5][8]~q\;
\inst3|ALT_INV_regs[1][8]~q\ <= NOT \inst3|regs[1][8]~q\;
\inst3|ALT_INV_Mux39~0_combout\ <= NOT \inst3|Mux39~0_combout\;
\inst3|ALT_INV_regs[12][8]~q\ <= NOT \inst3|regs[12][8]~q\;
\inst3|ALT_INV_regs[8][8]~q\ <= NOT \inst3|regs[8][8]~q\;
\inst3|ALT_INV_regs[4][8]~q\ <= NOT \inst3|regs[4][8]~q\;
\inst3|ALT_INV_regs[0][8]~q\ <= NOT \inst3|regs[0][8]~q\;
\inst3|ALT_INV_Mux38~4_combout\ <= NOT \inst3|Mux38~4_combout\;
\inst3|ALT_INV_Mux38~3_combout\ <= NOT \inst3|Mux38~3_combout\;
\inst3|ALT_INV_regs[15][9]~q\ <= NOT \inst3|regs[15][9]~q\;
\inst3|ALT_INV_regs[14][9]~q\ <= NOT \inst3|regs[14][9]~q\;
\inst3|ALT_INV_regs[13][9]~q\ <= NOT \inst3|regs[13][9]~q\;
\inst3|ALT_INV_regs[12][9]~q\ <= NOT \inst3|regs[12][9]~q\;
\inst3|ALT_INV_Mux38~2_combout\ <= NOT \inst3|Mux38~2_combout\;
\inst3|ALT_INV_regs[11][9]~q\ <= NOT \inst3|regs[11][9]~q\;
\inst3|ALT_INV_regs[10][9]~q\ <= NOT \inst3|regs[10][9]~q\;
\inst3|ALT_INV_regs[9][9]~q\ <= NOT \inst3|regs[9][9]~q\;
\inst3|ALT_INV_regs[8][9]~q\ <= NOT \inst3|regs[8][9]~q\;
\inst3|ALT_INV_Mux38~1_combout\ <= NOT \inst3|Mux38~1_combout\;
\inst3|ALT_INV_regs[7][9]~q\ <= NOT \inst3|regs[7][9]~q\;
\inst3|ALT_INV_regs[6][9]~q\ <= NOT \inst3|regs[6][9]~q\;
\inst3|ALT_INV_Mux52~3_combout\ <= NOT \inst3|Mux52~3_combout\;
\inst3|ALT_INV_Mux52~2_combout\ <= NOT \inst3|Mux52~2_combout\;
\inst3|ALT_INV_Mux52~1_combout\ <= NOT \inst3|Mux52~1_combout\;
\inst3|ALT_INV_Mux52~0_combout\ <= NOT \inst3|Mux52~0_combout\;
\inst3|ALT_INV_Mux51~4_combout\ <= NOT \inst3|Mux51~4_combout\;
\inst3|ALT_INV_Mux51~3_combout\ <= NOT \inst3|Mux51~3_combout\;
\inst3|ALT_INV_Mux51~2_combout\ <= NOT \inst3|Mux51~2_combout\;
\inst3|ALT_INV_Mux51~1_combout\ <= NOT \inst3|Mux51~1_combout\;
\inst3|ALT_INV_Mux51~0_combout\ <= NOT \inst3|Mux51~0_combout\;
\inst3|ALT_INV_Mux50~4_combout\ <= NOT \inst3|Mux50~4_combout\;
\inst3|ALT_INV_Mux50~3_combout\ <= NOT \inst3|Mux50~3_combout\;
\inst3|ALT_INV_Mux50~2_combout\ <= NOT \inst3|Mux50~2_combout\;
\inst3|ALT_INV_Mux50~1_combout\ <= NOT \inst3|Mux50~1_combout\;
\inst3|ALT_INV_Mux50~0_combout\ <= NOT \inst3|Mux50~0_combout\;
\inst3|ALT_INV_Mux49~4_combout\ <= NOT \inst3|Mux49~4_combout\;
\inst3|ALT_INV_Mux49~3_combout\ <= NOT \inst3|Mux49~3_combout\;
\inst3|ALT_INV_Mux49~2_combout\ <= NOT \inst3|Mux49~2_combout\;
\inst3|ALT_INV_Mux49~1_combout\ <= NOT \inst3|Mux49~1_combout\;
\inst3|ALT_INV_Mux49~0_combout\ <= NOT \inst3|Mux49~0_combout\;
\inst3|ALT_INV_Mux48~4_combout\ <= NOT \inst3|Mux48~4_combout\;
\inst2|ALT_INV_rz\(3) <= NOT \inst2|rz\(3);
\inst2|ALT_INV_rz\(2) <= NOT \inst2|rz\(2);
\inst3|ALT_INV_Mux48~3_combout\ <= NOT \inst3|Mux48~3_combout\;
\inst3|ALT_INV_Mux48~2_combout\ <= NOT \inst3|Mux48~2_combout\;
\inst3|ALT_INV_Mux48~1_combout\ <= NOT \inst3|Mux48~1_combout\;
\inst3|ALT_INV_Mux48~0_combout\ <= NOT \inst3|Mux48~0_combout\;
\inst2|ALT_INV_rz\(1) <= NOT \inst2|rz\(1);
\inst2|ALT_INV_rz\(0) <= NOT \inst2|rz\(0);
\inst7|ALT_INV_rf_sel\(0) <= NOT \inst7|rf_sel\(0);
\inst7|ALT_INV_rf_sel\(1) <= NOT \inst7|rf_sel\(1);
\inst7|ALT_INV_rf_sel\(3) <= NOT \inst7|rf_sel\(3);
\inst7|ALT_INV_ld_r~q\ <= NOT \inst7|ld_r~q\;
\inst3|ALT_INV_Mux47~4_combout\ <= NOT \inst3|Mux47~4_combout\;
\inst3|ALT_INV_Mux47~3_combout\ <= NOT \inst3|Mux47~3_combout\;
\inst3|ALT_INV_regs[15][0]~q\ <= NOT \inst3|regs[15][0]~q\;
\inst3|ALT_INV_regs[11][0]~q\ <= NOT \inst3|regs[11][0]~q\;
\inst3|ALT_INV_regs[7][0]~q\ <= NOT \inst3|regs[7][0]~q\;
\inst3|ALT_INV_regs[3][0]~q\ <= NOT \inst3|regs[3][0]~q\;
\inst3|ALT_INV_Mux47~2_combout\ <= NOT \inst3|Mux47~2_combout\;
\inst3|ALT_INV_regs[14][0]~q\ <= NOT \inst3|regs[14][0]~q\;
\inst3|ALT_INV_regs[10][0]~q\ <= NOT \inst3|regs[10][0]~q\;
\inst3|ALT_INV_regs[6][0]~q\ <= NOT \inst3|regs[6][0]~q\;
\inst3|ALT_INV_regs[2][0]~q\ <= NOT \inst3|regs[2][0]~q\;
\inst3|ALT_INV_Mux47~1_combout\ <= NOT \inst3|Mux47~1_combout\;
\inst3|ALT_INV_regs[13][0]~q\ <= NOT \inst3|regs[13][0]~q\;
\inst3|ALT_INV_regs[9][0]~q\ <= NOT \inst3|regs[9][0]~q\;
\inst3|ALT_INV_regs[5][0]~q\ <= NOT \inst3|regs[5][0]~q\;
\inst3|ALT_INV_regs[1][0]~q\ <= NOT \inst3|regs[1][0]~q\;
\inst3|ALT_INV_Mux47~0_combout\ <= NOT \inst3|Mux47~0_combout\;
\inst3|ALT_INV_regs[12][0]~q\ <= NOT \inst3|regs[12][0]~q\;
\inst3|ALT_INV_regs[8][0]~q\ <= NOT \inst3|regs[8][0]~q\;
\inst3|ALT_INV_regs[4][0]~q\ <= NOT \inst3|regs[4][0]~q\;
\inst3|ALT_INV_regs[0][0]~q\ <= NOT \inst3|regs[0][0]~q\;
\inst3|ALT_INV_Mux46~4_combout\ <= NOT \inst3|Mux46~4_combout\;
\inst3|ALT_INV_Mux46~3_combout\ <= NOT \inst3|Mux46~3_combout\;
\inst3|ALT_INV_regs[15][1]~q\ <= NOT \inst3|regs[15][1]~q\;
\inst3|ALT_INV_regs[14][1]~q\ <= NOT \inst3|regs[14][1]~q\;
\inst3|ALT_INV_regs[13][1]~q\ <= NOT \inst3|regs[13][1]~q\;
\inst3|ALT_INV_regs[12][1]~q\ <= NOT \inst3|regs[12][1]~q\;
\inst3|ALT_INV_Mux46~2_combout\ <= NOT \inst3|Mux46~2_combout\;
\inst3|ALT_INV_regs[11][1]~q\ <= NOT \inst3|regs[11][1]~q\;
\inst3|ALT_INV_regs[10][1]~q\ <= NOT \inst3|regs[10][1]~q\;
\inst3|ALT_INV_regs[9][1]~q\ <= NOT \inst3|regs[9][1]~q\;
\inst3|ALT_INV_regs[8][1]~q\ <= NOT \inst3|regs[8][1]~q\;
\inst3|ALT_INV_Mux46~1_combout\ <= NOT \inst3|Mux46~1_combout\;
\inst3|ALT_INV_regs[7][1]~q\ <= NOT \inst3|regs[7][1]~q\;
\inst3|ALT_INV_regs[6][1]~q\ <= NOT \inst3|regs[6][1]~q\;
\inst3|ALT_INV_regs[5][1]~q\ <= NOT \inst3|regs[5][1]~q\;
\inst3|ALT_INV_regs[4][1]~q\ <= NOT \inst3|regs[4][1]~q\;
\inst3|ALT_INV_Mux46~0_combout\ <= NOT \inst3|Mux46~0_combout\;
\inst3|ALT_INV_regs[3][1]~q\ <= NOT \inst3|regs[3][1]~q\;
\inst3|ALT_INV_regs[2][1]~q\ <= NOT \inst3|regs[2][1]~q\;
\inst3|ALT_INV_regs[1][1]~q\ <= NOT \inst3|regs[1][1]~q\;
\inst3|ALT_INV_regs[0][1]~q\ <= NOT \inst3|regs[0][1]~q\;
\inst3|ALT_INV_Mux45~4_combout\ <= NOT \inst3|Mux45~4_combout\;
\inst3|ALT_INV_Mux45~3_combout\ <= NOT \inst3|Mux45~3_combout\;
\inst3|ALT_INV_regs[15][2]~q\ <= NOT \inst3|regs[15][2]~q\;
\inst3|ALT_INV_regs[11][2]~q\ <= NOT \inst3|regs[11][2]~q\;
\inst3|ALT_INV_regs[7][2]~q\ <= NOT \inst3|regs[7][2]~q\;
\inst3|ALT_INV_regs[3][2]~q\ <= NOT \inst3|regs[3][2]~q\;
\inst3|ALT_INV_Mux45~2_combout\ <= NOT \inst3|Mux45~2_combout\;
\inst3|ALT_INV_regs[14][2]~q\ <= NOT \inst3|regs[14][2]~q\;
\inst3|ALT_INV_regs[10][2]~q\ <= NOT \inst3|regs[10][2]~q\;
\inst3|ALT_INV_regs[6][2]~q\ <= NOT \inst3|regs[6][2]~q\;
\inst3|ALT_INV_regs[2][2]~q\ <= NOT \inst3|regs[2][2]~q\;
\inst3|ALT_INV_Mux45~1_combout\ <= NOT \inst3|Mux45~1_combout\;
\inst3|ALT_INV_regs[13][2]~q\ <= NOT \inst3|regs[13][2]~q\;
\inst3|ALT_INV_regs[9][2]~q\ <= NOT \inst3|regs[9][2]~q\;
\inst3|ALT_INV_regs[5][2]~q\ <= NOT \inst3|regs[5][2]~q\;
\inst3|ALT_INV_regs[1][2]~q\ <= NOT \inst3|regs[1][2]~q\;
\inst3|ALT_INV_Mux45~0_combout\ <= NOT \inst3|Mux45~0_combout\;
\inst3|ALT_INV_regs[12][2]~q\ <= NOT \inst3|regs[12][2]~q\;
\inst3|ALT_INV_regs[8][2]~q\ <= NOT \inst3|regs[8][2]~q\;
\inst3|ALT_INV_regs[4][2]~q\ <= NOT \inst3|regs[4][2]~q\;
\inst3|ALT_INV_regs[0][2]~q\ <= NOT \inst3|regs[0][2]~q\;
\inst3|ALT_INV_Mux44~4_combout\ <= NOT \inst3|Mux44~4_combout\;
\inst3|ALT_INV_Mux44~3_combout\ <= NOT \inst3|Mux44~3_combout\;
\inst3|ALT_INV_regs[15][3]~q\ <= NOT \inst3|regs[15][3]~q\;
\inst3|ALT_INV_regs[14][3]~q\ <= NOT \inst3|regs[14][3]~q\;
\inst3|ALT_INV_regs[13][3]~q\ <= NOT \inst3|regs[13][3]~q\;
\inst3|ALT_INV_regs[12][3]~q\ <= NOT \inst3|regs[12][3]~q\;
\inst3|ALT_INV_Mux44~2_combout\ <= NOT \inst3|Mux44~2_combout\;
\inst3|ALT_INV_regs[11][3]~q\ <= NOT \inst3|regs[11][3]~q\;
\inst3|ALT_INV_regs[10][3]~q\ <= NOT \inst3|regs[10][3]~q\;
\inst3|ALT_INV_regs[9][3]~q\ <= NOT \inst3|regs[9][3]~q\;
\inst3|ALT_INV_regs[8][3]~q\ <= NOT \inst3|regs[8][3]~q\;
\inst3|ALT_INV_Mux44~1_combout\ <= NOT \inst3|Mux44~1_combout\;
\inst3|ALT_INV_regs[7][3]~q\ <= NOT \inst3|regs[7][3]~q\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\;
\inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\;
\inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst1|altsyncram_component|auto_generated|address_reg_a\(1);
\inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst1|altsyncram_component|auto_generated|address_reg_a\(0);
\inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \inst1|altsyncram_component|auto_generated|address_reg_a\(2);
\inst2|ALT_INV_address_method\(0) <= NOT \inst2|address_method\(0);
\inst2|ALT_INV_address_method\(1) <= NOT \inst2|address_method\(1);
\inst9|ALT_INV_alu_result\(0) <= NOT \inst9|alu_result\(0);
\inst9|ALT_INV_alu_result\(1) <= NOT \inst9|alu_result\(1);
\inst9|ALT_INV_alu_result\(2) <= NOT \inst9|alu_result\(2);
\inst9|ALT_INV_alu_result\(3) <= NOT \inst9|alu_result\(3);
\inst9|ALT_INV_alu_result\(4) <= NOT \inst9|alu_result\(4);
\inst9|ALT_INV_alu_result\(5) <= NOT \inst9|alu_result\(5);
\inst9|ALT_INV_alu_result\(6) <= NOT \inst9|alu_result\(6);
\inst9|ALT_INV_alu_result\(7) <= NOT \inst9|alu_result\(7);
\inst9|ALT_INV_alu_result\(8) <= NOT \inst9|alu_result\(8);
\inst9|ALT_INV_alu_result\(9) <= NOT \inst9|alu_result\(9);
\inst9|ALT_INV_alu_result\(10) <= NOT \inst9|alu_result\(10);
\inst9|ALT_INV_alu_result\(11) <= NOT \inst9|alu_result\(11);
\inst9|ALT_INV_alu_result\(12) <= NOT \inst9|alu_result\(12);
\inst9|ALT_INV_alu_result\(13) <= NOT \inst9|alu_result\(13);
\inst9|ALT_INV_alu_result\(14) <= NOT \inst9|alu_result\(14);
\inst9|ALT_INV_alu_result\(15) <= NOT \inst9|alu_result\(15);
\inst7|ALT_INV_wren~q\ <= NOT \inst7|wren~q\;
\inst7|ALT_INV_alu_opsel\(4) <= NOT \inst7|alu_opsel\(4);
\inst2|ALT_INV_opcode\(0) <= NOT \inst2|opcode\(0);
\inst2|ALT_INV_opcode\(1) <= NOT \inst2|opcode\(1);
\inst2|ALT_INV_opcode\(2) <= NOT \inst2|opcode\(2);
\inst2|ALT_INV_opcode\(3) <= NOT \inst2|opcode\(3);
\inst2|ALT_INV_opcode\(4) <= NOT \inst2|opcode\(4);
\inst2|ALT_INV_opcode\(5) <= NOT \inst2|opcode\(5);
\inst7|ALT_INV_stateOut\(0) <= NOT \inst7|stateOut\(0);
\inst7|ALT_INV_stateOut\(1) <= NOT \inst7|stateOut\(1);
\inst7|ALT_INV_stateOut\(2) <= NOT \inst7|stateOut\(2);
\inst7|ALT_INV_stateOut\(3) <= NOT \inst7|stateOut\(3);
\inst3|ALT_INV_Mux63~4_combout\ <= NOT \inst3|Mux63~4_combout\;
\inst3|ALT_INV_Mux63~3_combout\ <= NOT \inst3|Mux63~3_combout\;
\inst3|ALT_INV_Mux63~2_combout\ <= NOT \inst3|Mux63~2_combout\;
\inst3|ALT_INV_Mux63~1_combout\ <= NOT \inst3|Mux63~1_combout\;
\inst3|ALT_INV_Mux63~0_combout\ <= NOT \inst3|Mux63~0_combout\;
\inst3|ALT_INV_Mux62~4_combout\ <= NOT \inst3|Mux62~4_combout\;
\inst3|ALT_INV_Mux62~3_combout\ <= NOT \inst3|Mux62~3_combout\;
\inst3|ALT_INV_Mux62~2_combout\ <= NOT \inst3|Mux62~2_combout\;
\inst3|ALT_INV_Mux62~1_combout\ <= NOT \inst3|Mux62~1_combout\;
\inst3|ALT_INV_Mux62~0_combout\ <= NOT \inst3|Mux62~0_combout\;
\inst3|ALT_INV_Mux61~4_combout\ <= NOT \inst3|Mux61~4_combout\;
\inst3|ALT_INV_Mux61~3_combout\ <= NOT \inst3|Mux61~3_combout\;
\inst3|ALT_INV_Mux61~2_combout\ <= NOT \inst3|Mux61~2_combout\;
\inst3|ALT_INV_Mux61~1_combout\ <= NOT \inst3|Mux61~1_combout\;
\inst3|ALT_INV_Mux61~0_combout\ <= NOT \inst3|Mux61~0_combout\;
\inst3|ALT_INV_Mux60~4_combout\ <= NOT \inst3|Mux60~4_combout\;
\inst3|ALT_INV_Mux60~3_combout\ <= NOT \inst3|Mux60~3_combout\;
\inst3|ALT_INV_Mux60~2_combout\ <= NOT \inst3|Mux60~2_combout\;
\inst3|ALT_INV_Mux60~1_combout\ <= NOT \inst3|Mux60~1_combout\;
\inst3|ALT_INV_Mux60~0_combout\ <= NOT \inst3|Mux60~0_combout\;
\inst3|ALT_INV_Mux59~4_combout\ <= NOT \inst3|Mux59~4_combout\;
\inst3|ALT_INV_Mux59~3_combout\ <= NOT \inst3|Mux59~3_combout\;
\inst3|ALT_INV_Mux59~2_combout\ <= NOT \inst3|Mux59~2_combout\;
\inst3|ALT_INV_Mux59~1_combout\ <= NOT \inst3|Mux59~1_combout\;
\inst3|ALT_INV_Mux59~0_combout\ <= NOT \inst3|Mux59~0_combout\;
\inst3|ALT_INV_Mux58~4_combout\ <= NOT \inst3|Mux58~4_combout\;
\inst3|ALT_INV_Mux58~3_combout\ <= NOT \inst3|Mux58~3_combout\;
\inst3|ALT_INV_Mux58~2_combout\ <= NOT \inst3|Mux58~2_combout\;
\inst3|ALT_INV_Mux58~1_combout\ <= NOT \inst3|Mux58~1_combout\;
\inst3|ALT_INV_Mux58~0_combout\ <= NOT \inst3|Mux58~0_combout\;
\inst3|ALT_INV_Mux57~4_combout\ <= NOT \inst3|Mux57~4_combout\;
\inst3|ALT_INV_Mux57~3_combout\ <= NOT \inst3|Mux57~3_combout\;
\inst3|ALT_INV_Mux57~2_combout\ <= NOT \inst3|Mux57~2_combout\;
\inst3|ALT_INV_Mux57~1_combout\ <= NOT \inst3|Mux57~1_combout\;
\inst3|ALT_INV_Mux57~0_combout\ <= NOT \inst3|Mux57~0_combout\;
\inst3|ALT_INV_Mux56~4_combout\ <= NOT \inst3|Mux56~4_combout\;
\inst3|ALT_INV_Mux56~3_combout\ <= NOT \inst3|Mux56~3_combout\;
\inst3|ALT_INV_Mux56~2_combout\ <= NOT \inst3|Mux56~2_combout\;
\inst3|ALT_INV_Mux56~1_combout\ <= NOT \inst3|Mux56~1_combout\;
\inst3|ALT_INV_Mux56~0_combout\ <= NOT \inst3|Mux56~0_combout\;
\inst3|ALT_INV_Mux55~4_combout\ <= NOT \inst3|Mux55~4_combout\;
\inst3|ALT_INV_Mux55~3_combout\ <= NOT \inst3|Mux55~3_combout\;
\inst3|ALT_INV_Mux55~2_combout\ <= NOT \inst3|Mux55~2_combout\;
\inst3|ALT_INV_Mux55~1_combout\ <= NOT \inst3|Mux55~1_combout\;
\inst3|ALT_INV_Mux55~0_combout\ <= NOT \inst3|Mux55~0_combout\;
\inst3|ALT_INV_Mux54~4_combout\ <= NOT \inst3|Mux54~4_combout\;
\inst3|ALT_INV_Mux54~3_combout\ <= NOT \inst3|Mux54~3_combout\;
\inst3|ALT_INV_Mux54~2_combout\ <= NOT \inst3|Mux54~2_combout\;
\inst3|ALT_INV_Mux54~1_combout\ <= NOT \inst3|Mux54~1_combout\;
\inst3|ALT_INV_Mux54~0_combout\ <= NOT \inst3|Mux54~0_combout\;
\inst3|ALT_INV_Mux53~4_combout\ <= NOT \inst3|Mux53~4_combout\;
\inst3|ALT_INV_Mux53~3_combout\ <= NOT \inst3|Mux53~3_combout\;
\inst3|ALT_INV_Mux53~2_combout\ <= NOT \inst3|Mux53~2_combout\;
\inst3|ALT_INV_Mux53~1_combout\ <= NOT \inst3|Mux53~1_combout\;
\inst3|ALT_INV_Mux53~0_combout\ <= NOT \inst3|Mux53~0_combout\;
\inst3|ALT_INV_Mux52~4_combout\ <= NOT \inst3|Mux52~4_combout\;

\z_flag~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|z_flag~q\,
	devoe => ww_devoe,
	o => \z_flag~output_o\);

\clk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \clkIn~input_o\,
	devoe => ww_devoe,
	o => \clk~output_o\);

\presentJmp~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|presentJmp~q\,
	devoe => ww_devoe,
	o => \presentJmp~output_o\);

\dataSel~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|dataSel~q\,
	devoe => ww_devoe,
	o => \dataSel~output_o\);

\addrSel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|addrSel\(1),
	devoe => ww_devoe,
	o => \addrSel[1]~output_o\);

\addrSel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \addrSel[0]~output_o\);

\out_count[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(15),
	devoe => ww_devoe,
	o => \out_count[15]~output_o\);

\out_count[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(14),
	devoe => ww_devoe,
	o => \out_count[14]~output_o\);

\out_count[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(13),
	devoe => ww_devoe,
	o => \out_count[13]~output_o\);

\out_count[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(12),
	devoe => ww_devoe,
	o => \out_count[12]~output_o\);

\out_count[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(11),
	devoe => ww_devoe,
	o => \out_count[11]~output_o\);

\out_count[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(10),
	devoe => ww_devoe,
	o => \out_count[10]~output_o\);

\out_count[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(9),
	devoe => ww_devoe,
	o => \out_count[9]~output_o\);

\out_count[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(8),
	devoe => ww_devoe,
	o => \out_count[8]~output_o\);

\out_count[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(7),
	devoe => ww_devoe,
	o => \out_count[7]~output_o\);

\out_count[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(6),
	devoe => ww_devoe,
	o => \out_count[6]~output_o\);

\out_count[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(5),
	devoe => ww_devoe,
	o => \out_count[5]~output_o\);

\out_count[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(4),
	devoe => ww_devoe,
	o => \out_count[4]~output_o\);

\out_count[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(3),
	devoe => ww_devoe,
	o => \out_count[3]~output_o\);

\out_count[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(2),
	devoe => ww_devoe,
	o => \out_count[2]~output_o\);

\out_count[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(1),
	devoe => ww_devoe,
	o => \out_count[1]~output_o\);

\out_count[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|out_count\(0),
	devoe => ww_devoe,
	o => \out_count[0]~output_o\);

\increment[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|ALT_INV_increment\(3),
	devoe => ww_devoe,
	o => \increment[3]~output_o\);

\increment[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|increment\(2),
	devoe => ww_devoe,
	o => \increment[2]~output_o\);

\increment[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \increment[1]~output_o\);

\increment[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|increment\(0),
	devoe => ww_devoe,
	o => \increment[0]~output_o\);

\rxData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux32~4_combout\,
	devoe => ww_devoe,
	o => \rxData[15]~output_o\);

\rxData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux33~4_combout\,
	devoe => ww_devoe,
	o => \rxData[14]~output_o\);

\rxData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux34~4_combout\,
	devoe => ww_devoe,
	o => \rxData[13]~output_o\);

\rxData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux35~4_combout\,
	devoe => ww_devoe,
	o => \rxData[12]~output_o\);

\rxData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux36~4_combout\,
	devoe => ww_devoe,
	o => \rxData[11]~output_o\);

\rxData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux37~4_combout\,
	devoe => ww_devoe,
	o => \rxData[10]~output_o\);

\rxData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux38~4_combout\,
	devoe => ww_devoe,
	o => \rxData[9]~output_o\);

\rxData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux39~4_combout\,
	devoe => ww_devoe,
	o => \rxData[8]~output_o\);

\rxData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux40~4_combout\,
	devoe => ww_devoe,
	o => \rxData[7]~output_o\);

\rxData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux41~4_combout\,
	devoe => ww_devoe,
	o => \rxData[6]~output_o\);

\rxData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux42~4_combout\,
	devoe => ww_devoe,
	o => \rxData[5]~output_o\);

\rxData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux43~4_combout\,
	devoe => ww_devoe,
	o => \rxData[4]~output_o\);

\rxData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux44~4_combout\,
	devoe => ww_devoe,
	o => \rxData[3]~output_o\);

\rxData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux45~4_combout\,
	devoe => ww_devoe,
	o => \rxData[2]~output_o\);

\rxData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux46~4_combout\,
	devoe => ww_devoe,
	o => \rxData[1]~output_o\);

\rxData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux47~4_combout\,
	devoe => ww_devoe,
	o => \rxData[0]~output_o\);

\rf_init~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rf_init~output_o\);

\ld_r~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|ld_r~q\,
	devoe => ww_devoe,
	o => \ld_r~output_o\);

\rf_sel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|rf_sel\(3),
	devoe => ww_devoe,
	o => \rf_sel[3]~output_o\);

\rf_sel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rf_sel[2]~output_o\);

\rf_sel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|rf_sel\(1),
	devoe => ww_devoe,
	o => \rf_sel[1]~output_o\);

\rf_sel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|rf_sel\(0),
	devoe => ww_devoe,
	o => \rf_sel[0]~output_o\);

\sip_r[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(15),
	devoe => ww_devoe,
	o => \sip_r[15]~output_o\);

\sip_r[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(14),
	devoe => ww_devoe,
	o => \sip_r[14]~output_o\);

\sip_r[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(13),
	devoe => ww_devoe,
	o => \sip_r[13]~output_o\);

\sip_r[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(12),
	devoe => ww_devoe,
	o => \sip_r[12]~output_o\);

\sip_r[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(11),
	devoe => ww_devoe,
	o => \sip_r[11]~output_o\);

\sip_r[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(10),
	devoe => ww_devoe,
	o => \sip_r[10]~output_o\);

\sip_r[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(9),
	devoe => ww_devoe,
	o => \sip_r[9]~output_o\);

\sip_r[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(8),
	devoe => ww_devoe,
	o => \sip_r[8]~output_o\);

\sip_r[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(7),
	devoe => ww_devoe,
	o => \sip_r[7]~output_o\);

\sip_r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(6),
	devoe => ww_devoe,
	o => \sip_r[6]~output_o\);

\sip_r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(5),
	devoe => ww_devoe,
	o => \sip_r[5]~output_o\);

\sip_r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(4),
	devoe => ww_devoe,
	o => \sip_r[4]~output_o\);

\sip_r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(3),
	devoe => ww_devoe,
	o => \sip_r[3]~output_o\);

\sip_r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(2),
	devoe => ww_devoe,
	o => \sip_r[2]~output_o\);

\sip_r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(1),
	devoe => ww_devoe,
	o => \sip_r[1]~output_o\);

\sip_r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sip_r\(0),
	devoe => ww_devoe,
	o => \sip_r[0]~output_o\);

\rzData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux48~4_combout\,
	devoe => ww_devoe,
	o => \rzData[15]~output_o\);

\rzData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux49~4_combout\,
	devoe => ww_devoe,
	o => \rzData[14]~output_o\);

\rzData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux50~4_combout\,
	devoe => ww_devoe,
	o => \rzData[13]~output_o\);

\rzData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux51~4_combout\,
	devoe => ww_devoe,
	o => \rzData[12]~output_o\);

\rzData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux52~4_combout\,
	devoe => ww_devoe,
	o => \rzData[11]~output_o\);

\rzData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux53~4_combout\,
	devoe => ww_devoe,
	o => \rzData[10]~output_o\);

\rzData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux54~4_combout\,
	devoe => ww_devoe,
	o => \rzData[9]~output_o\);

\rzData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux55~4_combout\,
	devoe => ww_devoe,
	o => \rzData[8]~output_o\);

\rzData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux56~4_combout\,
	devoe => ww_devoe,
	o => \rzData[7]~output_o\);

\rzData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux57~4_combout\,
	devoe => ww_devoe,
	o => \rzData[6]~output_o\);

\rzData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux58~4_combout\,
	devoe => ww_devoe,
	o => \rzData[5]~output_o\);

\rzData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux59~4_combout\,
	devoe => ww_devoe,
	o => \rzData[4]~output_o\);

\rzData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux60~4_combout\,
	devoe => ww_devoe,
	o => \rzData[3]~output_o\);

\rzData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux61~4_combout\,
	devoe => ww_devoe,
	o => \rzData[2]~output_o\);

\rzData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux62~4_combout\,
	devoe => ww_devoe,
	o => \rzData[1]~output_o\);

\rzData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|Mux63~4_combout\,
	devoe => ww_devoe,
	o => \rzData[0]~output_o\);

\state[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(3),
	devoe => ww_devoe,
	o => \state[3]~output_o\);

\state[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(2),
	devoe => ww_devoe,
	o => \state[2]~output_o\);

\state[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(1),
	devoe => ww_devoe,
	o => \state[1]~output_o\);

\state[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|stateOut\(0),
	devoe => ww_devoe,
	o => \state[0]~output_o\);

\opcode[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(5),
	devoe => ww_devoe,
	o => \opcode[5]~output_o\);

\opcode[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(4),
	devoe => ww_devoe,
	o => \opcode[4]~output_o\);

\opcode[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(3),
	devoe => ww_devoe,
	o => \opcode[3]~output_o\);

\opcode[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(2),
	devoe => ww_devoe,
	o => \opcode[2]~output_o\);

\opcode[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(1),
	devoe => ww_devoe,
	o => \opcode[1]~output_o\);

\opcode[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(0),
	devoe => ww_devoe,
	o => \opcode[0]~output_o\);

\alu_opsel[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(6),
	devoe => ww_devoe,
	o => \alu_opsel[6]~output_o\);

\alu_opsel[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(5),
	devoe => ww_devoe,
	o => \alu_opsel[5]~output_o\);

\alu_opsel[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(4),
	devoe => ww_devoe,
	o => \alu_opsel[4]~output_o\);

\alu_opsel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(3),
	devoe => ww_devoe,
	o => \alu_opsel[3]~output_o\);

\alu_opsel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(2),
	devoe => ww_devoe,
	o => \alu_opsel[2]~output_o\);

\alu_opsel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_opsel[1]~output_o\);

\alu_opsel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|alu_opsel\(0),
	devoe => ww_devoe,
	o => \alu_opsel[0]~output_o\);

\wren~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|wren~q\,
	devoe => ww_devoe,
	o => \wren~output_o\);

\alu_output[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(15),
	devoe => ww_devoe,
	o => \alu_output[15]~output_o\);

\alu_output[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(14),
	devoe => ww_devoe,
	o => \alu_output[14]~output_o\);

\alu_output[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(13),
	devoe => ww_devoe,
	o => \alu_output[13]~output_o\);

\alu_output[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(12),
	devoe => ww_devoe,
	o => \alu_output[12]~output_o\);

\alu_output[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(11),
	devoe => ww_devoe,
	o => \alu_output[11]~output_o\);

\alu_output[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(10),
	devoe => ww_devoe,
	o => \alu_output[10]~output_o\);

\alu_output[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(9),
	devoe => ww_devoe,
	o => \alu_output[9]~output_o\);

\alu_output[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(8),
	devoe => ww_devoe,
	o => \alu_output[8]~output_o\);

\alu_output[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(7),
	devoe => ww_devoe,
	o => \alu_output[7]~output_o\);

\alu_output[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(6),
	devoe => ww_devoe,
	o => \alu_output[6]~output_o\);

\alu_output[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(5),
	devoe => ww_devoe,
	o => \alu_output[5]~output_o\);

\alu_output[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(4),
	devoe => ww_devoe,
	o => \alu_output[4]~output_o\);

\alu_output[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(3),
	devoe => ww_devoe,
	o => \alu_output[3]~output_o\);

\alu_output[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(2),
	devoe => ww_devoe,
	o => \alu_output[2]~output_o\);

\alu_output[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(1),
	devoe => ww_devoe,
	o => \alu_output[1]~output_o\);

\alu_output[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|alu_result\(0),
	devoe => ww_devoe,
	o => \alu_output[0]~output_o\);

\am[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|address_method\(1),
	devoe => ww_devoe,
	o => \am[1]~output_o\);

\am[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|address_method\(0),
	devoe => ww_devoe,
	o => \am[0]~output_o\);

\dpcr[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(31),
	devoe => ww_devoe,
	o => \dpcr[31]~output_o\);

\dpcr[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(30),
	devoe => ww_devoe,
	o => \dpcr[30]~output_o\);

\dpcr[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(29),
	devoe => ww_devoe,
	o => \dpcr[29]~output_o\);

\dpcr[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(28),
	devoe => ww_devoe,
	o => \dpcr[28]~output_o\);

\dpcr[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(27),
	devoe => ww_devoe,
	o => \dpcr[27]~output_o\);

\dpcr[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(26),
	devoe => ww_devoe,
	o => \dpcr[26]~output_o\);

\dpcr[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(25),
	devoe => ww_devoe,
	o => \dpcr[25]~output_o\);

\dpcr[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(24),
	devoe => ww_devoe,
	o => \dpcr[24]~output_o\);

\dpcr[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(23),
	devoe => ww_devoe,
	o => \dpcr[23]~output_o\);

\dpcr[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(22),
	devoe => ww_devoe,
	o => \dpcr[22]~output_o\);

\dpcr[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(21),
	devoe => ww_devoe,
	o => \dpcr[21]~output_o\);

\dpcr[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(20),
	devoe => ww_devoe,
	o => \dpcr[20]~output_o\);

\dpcr[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(19),
	devoe => ww_devoe,
	o => \dpcr[19]~output_o\);

\dpcr[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(18),
	devoe => ww_devoe,
	o => \dpcr[18]~output_o\);

\dpcr[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(17),
	devoe => ww_devoe,
	o => \dpcr[17]~output_o\);

\dpcr[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(16),
	devoe => ww_devoe,
	o => \dpcr[16]~output_o\);

\dpcr[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(15),
	devoe => ww_devoe,
	o => \dpcr[15]~output_o\);

\dpcr[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(14),
	devoe => ww_devoe,
	o => \dpcr[14]~output_o\);

\dpcr[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(13),
	devoe => ww_devoe,
	o => \dpcr[13]~output_o\);

\dpcr[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(12),
	devoe => ww_devoe,
	o => \dpcr[12]~output_o\);

\dpcr[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(11),
	devoe => ww_devoe,
	o => \dpcr[11]~output_o\);

\dpcr[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(10),
	devoe => ww_devoe,
	o => \dpcr[10]~output_o\);

\dpcr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(9),
	devoe => ww_devoe,
	o => \dpcr[9]~output_o\);

\dpcr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(8),
	devoe => ww_devoe,
	o => \dpcr[8]~output_o\);

\dpcr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(7),
	devoe => ww_devoe,
	o => \dpcr[7]~output_o\);

\dpcr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(6),
	devoe => ww_devoe,
	o => \dpcr[6]~output_o\);

\dpcr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(5),
	devoe => ww_devoe,
	o => \dpcr[5]~output_o\);

\dpcr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(4),
	devoe => ww_devoe,
	o => \dpcr[4]~output_o\);

\dpcr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(3),
	devoe => ww_devoe,
	o => \dpcr[3]~output_o\);

\dpcr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(2),
	devoe => ww_devoe,
	o => \dpcr[2]~output_o\);

\dpcr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(1),
	devoe => ww_devoe,
	o => \dpcr[1]~output_o\);

\dpcr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|dpcr\(0),
	devoe => ww_devoe,
	o => \dpcr[0]~output_o\);

\dprr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dprr[1]~output_o\);

\dprr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dprr[0]~output_o\);

\instruct[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[31]~output_o\);

\instruct[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[30]~output_o\);

\instruct[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[29]~output_o\);

\instruct[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[28]~output_o\);

\instruct[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[27]~output_o\);

\instruct[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[26]~output_o\);

\instruct[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[25]~output_o\);

\instruct[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[24]~output_o\);

\instruct[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[23]~output_o\);

\instruct[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[22]~output_o\);

\instruct[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[21]~output_o\);

\instruct[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[20]~output_o\);

\instruct[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[19]~output_o\);

\instruct[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[18]~output_o\);

\instruct[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[17]~output_o\);

\instruct[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[16]~output_o\);

\instruct[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[15]~output_o\);

\instruct[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[14]~output_o\);

\instruct[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[13]~output_o\);

\instruct[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[12]~output_o\);

\instruct[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[11]~output_o\);

\instruct[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[10]~output_o\);

\instruct[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[9]~output_o\);

\instruct[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[8]~output_o\);

\instruct[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[7]~output_o\);

\instruct[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[6]~output_o\);

\instruct[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[5]~output_o\);

\instruct[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[4]~output_o\);

\instruct[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[3]~output_o\);

\instruct[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[2]~output_o\);

\instruct[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[1]~output_o\);

\instruct[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[0]~output_o\);

\memData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \memData[15]~output_o\);

\memData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \memData[14]~output_o\);

\memData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \memData[13]~output_o\);

\memData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \memData[12]~output_o\);

\memData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \memData[11]~output_o\);

\memData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \memData[10]~output_o\);

\memData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \memData[9]~output_o\);

\memData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \memData[8]~output_o\);

\memData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \memData[7]~output_o\);

\memData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \memData[6]~output_o\);

\memData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \memData[5]~output_o\);

\memData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \memData[4]~output_o\);

\memData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \memData[3]~output_o\);

\memData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \memData[2]~output_o\);

\memData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \memData[1]~output_o\);

\memData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \memData[0]~output_o\);

\operand_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(15),
	devoe => ww_devoe,
	o => \operand_out[15]~output_o\);

\operand_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(14),
	devoe => ww_devoe,
	o => \operand_out[14]~output_o\);

\operand_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(13),
	devoe => ww_devoe,
	o => \operand_out[13]~output_o\);

\operand_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(12),
	devoe => ww_devoe,
	o => \operand_out[12]~output_o\);

\operand_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(11),
	devoe => ww_devoe,
	o => \operand_out[11]~output_o\);

\operand_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(10),
	devoe => ww_devoe,
	o => \operand_out[10]~output_o\);

\operand_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(9),
	devoe => ww_devoe,
	o => \operand_out[9]~output_o\);

\operand_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(8),
	devoe => ww_devoe,
	o => \operand_out[8]~output_o\);

\operand_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(7),
	devoe => ww_devoe,
	o => \operand_out[7]~output_o\);

\operand_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(6),
	devoe => ww_devoe,
	o => \operand_out[6]~output_o\);

\operand_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(5),
	devoe => ww_devoe,
	o => \operand_out[5]~output_o\);

\operand_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(4),
	devoe => ww_devoe,
	o => \operand_out[4]~output_o\);

\operand_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(3),
	devoe => ww_devoe,
	o => \operand_out[3]~output_o\);

\operand_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(2),
	devoe => ww_devoe,
	o => \operand_out[2]~output_o\);

\operand_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(1),
	devoe => ww_devoe,
	o => \operand_out[1]~output_o\);

\operand_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(0),
	devoe => ww_devoe,
	o => \operand_out[0]~output_o\);

\sop[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(15),
	devoe => ww_devoe,
	o => \sop[15]~output_o\);

\sop[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(14),
	devoe => ww_devoe,
	o => \sop[14]~output_o\);

\sop[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(13),
	devoe => ww_devoe,
	o => \sop[13]~output_o\);

\sop[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(12),
	devoe => ww_devoe,
	o => \sop[12]~output_o\);

\sop[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(11),
	devoe => ww_devoe,
	o => \sop[11]~output_o\);

\sop[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(10),
	devoe => ww_devoe,
	o => \sop[10]~output_o\);

\sop[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(9),
	devoe => ww_devoe,
	o => \sop[9]~output_o\);

\sop[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(8),
	devoe => ww_devoe,
	o => \sop[8]~output_o\);

\sop[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(7),
	devoe => ww_devoe,
	o => \sop[7]~output_o\);

\sop[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(6),
	devoe => ww_devoe,
	o => \sop[6]~output_o\);

\sop[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(5),
	devoe => ww_devoe,
	o => \sop[5]~output_o\);

\sop[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(4),
	devoe => ww_devoe,
	o => \sop[4]~output_o\);

\sop[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(3),
	devoe => ww_devoe,
	o => \sop[3]~output_o\);

\sop[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(2),
	devoe => ww_devoe,
	o => \sop[2]~output_o\);

\sop[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(1),
	devoe => ww_devoe,
	o => \sop[1]~output_o\);

\sop[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|sop\(0),
	devoe => ww_devoe,
	o => \sop[0]~output_o\);

\storedData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(15),
	devoe => ww_devoe,
	o => \storedData[15]~output_o\);

\storedData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(14),
	devoe => ww_devoe,
	o => \storedData[14]~output_o\);

\storedData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(13),
	devoe => ww_devoe,
	o => \storedData[13]~output_o\);

\storedData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(12),
	devoe => ww_devoe,
	o => \storedData[12]~output_o\);

\storedData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(11),
	devoe => ww_devoe,
	o => \storedData[11]~output_o\);

\storedData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(10),
	devoe => ww_devoe,
	o => \storedData[10]~output_o\);

\storedData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(9),
	devoe => ww_devoe,
	o => \storedData[9]~output_o\);

\storedData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(8),
	devoe => ww_devoe,
	o => \storedData[8]~output_o\);

\storedData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(7),
	devoe => ww_devoe,
	o => \storedData[7]~output_o\);

\storedData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(6),
	devoe => ww_devoe,
	o => \storedData[6]~output_o\);

\storedData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(5),
	devoe => ww_devoe,
	o => \storedData[5]~output_o\);

\storedData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(4),
	devoe => ww_devoe,
	o => \storedData[4]~output_o\);

\storedData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(3),
	devoe => ww_devoe,
	o => \storedData[3]~output_o\);

\storedData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(2),
	devoe => ww_devoe,
	o => \storedData[2]~output_o\);

\storedData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(1),
	devoe => ww_devoe,
	o => \storedData[1]~output_o\);

\storedData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|dataOut\(0),
	devoe => ww_devoe,
	o => \storedData[0]~output_o\);

\svop[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(15),
	devoe => ww_devoe,
	o => \svop[15]~output_o\);

\svop[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(14),
	devoe => ww_devoe,
	o => \svop[14]~output_o\);

\svop[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(13),
	devoe => ww_devoe,
	o => \svop[13]~output_o\);

\svop[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(12),
	devoe => ww_devoe,
	o => \svop[12]~output_o\);

\svop[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(11),
	devoe => ww_devoe,
	o => \svop[11]~output_o\);

\svop[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(10),
	devoe => ww_devoe,
	o => \svop[10]~output_o\);

\svop[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(9),
	devoe => ww_devoe,
	o => \svop[9]~output_o\);

\svop[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(8),
	devoe => ww_devoe,
	o => \svop[8]~output_o\);

\svop[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(7),
	devoe => ww_devoe,
	o => \svop[7]~output_o\);

\svop[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(6),
	devoe => ww_devoe,
	o => \svop[6]~output_o\);

\svop[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(5),
	devoe => ww_devoe,
	o => \svop[5]~output_o\);

\svop[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(4),
	devoe => ww_devoe,
	o => \svop[4]~output_o\);

\svop[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(3),
	devoe => ww_devoe,
	o => \svop[3]~output_o\);

\svop[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(2),
	devoe => ww_devoe,
	o => \svop[2]~output_o\);

\svop[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(1),
	devoe => ww_devoe,
	o => \svop[1]~output_o\);

\svop[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|svop\(0),
	devoe => ww_devoe,
	o => \svop[0]~output_o\);

\clkIn~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clkIn,
	o => \clkIn~input_o\);

\inst3|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][3]~q\);

\inst3|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][4]~q\);

\inst3|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][5]~q\);

\inst3|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][5]~q\);

\inst3|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~3_combout\ = (\inst2|rz\(0) & (\inst2|rz\(1) & (!\inst2|rz\(2) & !\inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~3_combout\);

\inst3|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][5]~q\);

\inst3|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux58~0_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[3][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[2][5]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[1][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][5]~q\,
	datab => \inst3|ALT_INV_regs[1][5]~q\,
	datac => \inst3|ALT_INV_regs[2][5]~q\,
	datad => \inst3|ALT_INV_regs[3][5]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux58~0_combout\);

\inst3|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][5]~q\);

\inst3|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~5_combout\ = (\inst2|rz\(0) & (!\inst2|rz\(1) & (\inst2|rz\(2) & !\inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~5_combout\);

\inst3|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][5]~q\);

\inst3|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~6_combout\ = (!\inst2|rz\(0) & (\inst2|rz\(1) & (\inst2|rz\(2) & !\inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~6_combout\);

\inst3|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][5]~q\);

\inst3|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~7_combout\ = (\inst2|rz\(0) & (\inst2|rz\(1) & (\inst2|rz\(2) & !\inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~7_combout\);

\inst3|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][5]~q\);

\inst3|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux58~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][5]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][5]~q\,
	datab => \inst3|ALT_INV_regs[5][5]~q\,
	datac => \inst3|ALT_INV_regs[6][5]~q\,
	datad => \inst3|ALT_INV_regs[7][5]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux58~1_combout\);

\inst3|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][5]~q\);

\inst3|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~9_combout\ = (\inst2|rz\(0) & (!\inst2|rz\(1) & (!\inst2|rz\(2) & \inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~9_combout\);

\inst3|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][5]~q\);

\inst3|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~10_combout\ = (!\inst2|rz\(0) & (\inst2|rz\(1) & (!\inst2|rz\(2) & \inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~10_combout\);

\inst3|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][5]~q\);

\inst3|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~11_combout\ = (\inst2|rz\(0) & (\inst2|rz\(1) & (!\inst2|rz\(2) & \inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~11_combout\);

\inst3|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][5]~q\);

\inst3|Mux58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux58~2_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[11][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[10][5]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[9][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][5]~q\,
	datab => \inst3|ALT_INV_regs[9][5]~q\,
	datac => \inst3|ALT_INV_regs[10][5]~q\,
	datad => \inst3|ALT_INV_regs[11][5]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux58~2_combout\);

\inst3|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~12_combout\ = (!\inst2|rz\(0) & (!\inst2|rz\(1) & (\inst2|rz\(2) & \inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~12_combout\);

\inst3|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][5]~q\);

\inst3|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~13_combout\ = (\inst2|rz\(0) & (!\inst2|rz\(1) & (\inst2|rz\(2) & \inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~13_combout\);

\inst3|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][5]~q\);

\inst3|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~14_combout\ = (!\inst2|rz\(0) & (\inst2|rz\(1) & (\inst2|rz\(2) & \inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~14_combout\);

\inst3|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][5]~q\);

\inst3|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~15_combout\ = (\inst2|rz\(0) & (\inst2|rz\(1) & (\inst2|rz\(2) & \inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~15_combout\);

\inst3|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][5]~q\);

\inst3|Mux58~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux58~3_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[15][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[14][5]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[13][5]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][5]~q\,
	datab => \inst3|ALT_INV_regs[13][5]~q\,
	datac => \inst3|ALT_INV_regs[14][5]~q\,
	datad => \inst3|ALT_INV_regs[15][5]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux58~3_combout\);

\inst3|Mux58~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux58~4_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux58~3_combout\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux58~2_combout\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|Mux58~1_combout\ ) ) ) # ( !\inst2|rz\(2) 
-- & ( !\inst2|rz\(3) & ( \inst3|Mux58~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux58~0_combout\,
	datab => \inst3|ALT_INV_Mux58~1_combout\,
	datac => \inst3|ALT_INV_Mux58~2_combout\,
	datad => \inst3|ALT_INV_Mux58~3_combout\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux58~4_combout\);

\inst3|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][6]~q\);

\inst3|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][6]~q\);

\inst3|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][6]~q\);

\inst3|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux57~0_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[12][6]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[8][6]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[4][6]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][6]~q\,
	datab => \inst3|ALT_INV_regs[4][6]~q\,
	datac => \inst3|ALT_INV_regs[8][6]~q\,
	datad => \inst3|ALT_INV_regs[12][6]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux57~0_combout\);

\inst3|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][6]~q\);

\inst3|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][6]~q\);

\inst3|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][6]~q\);

\inst3|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][6]~q\);

\inst3|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux57~1_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[13][6]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[9][6]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[5][6]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[1][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][6]~q\,
	datab => \inst3|ALT_INV_regs[5][6]~q\,
	datac => \inst3|ALT_INV_regs[9][6]~q\,
	datad => \inst3|ALT_INV_regs[13][6]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux57~1_combout\);

\inst3|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][6]~q\);

\inst3|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][6]~q\);

\inst3|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][6]~q\);

\inst3|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][6]~q\);

\inst3|Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux57~2_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[14][6]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[10][6]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[6][6]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[2][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][6]~q\,
	datab => \inst3|ALT_INV_regs[6][6]~q\,
	datac => \inst3|ALT_INV_regs[10][6]~q\,
	datad => \inst3|ALT_INV_regs[14][6]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux57~2_combout\);

\inst3|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][6]~q\);

\inst3|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][6]~q\);

\inst3|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][6]~q\);

\inst3|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][6]~q\);

\inst3|Mux57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux57~3_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[15][6]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[11][6]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[7][6]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[3][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][6]~q\,
	datab => \inst3|ALT_INV_regs[7][6]~q\,
	datac => \inst3|ALT_INV_regs[11][6]~q\,
	datad => \inst3|ALT_INV_regs[15][6]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux57~3_combout\);

\inst3|Mux57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux57~4_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux57~3_combout\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux57~2_combout\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|Mux57~1_combout\ ) ) ) # ( !\inst2|rz\(0) 
-- & ( !\inst2|rz\(1) & ( \inst3|Mux57~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux57~0_combout\,
	datab => \inst3|ALT_INV_Mux57~1_combout\,
	datac => \inst3|ALT_INV_Mux57~2_combout\,
	datad => \inst3|ALT_INV_Mux57~3_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux57~4_combout\);

\inst3|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][7]~q\);

\inst3|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][7]~q\);

\inst3|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][7]~q\);

\inst3|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux56~0_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[3][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[2][7]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[1][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][7]~q\,
	datab => \inst3|ALT_INV_regs[1][7]~q\,
	datac => \inst3|ALT_INV_regs[2][7]~q\,
	datad => \inst3|ALT_INV_regs[3][7]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux56~0_combout\);

\inst3|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][7]~q\);

\inst3|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][7]~q\);

\inst3|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][7]~q\);

\inst3|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][7]~q\);

\inst3|Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux56~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][7]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][7]~q\,
	datab => \inst3|ALT_INV_regs[5][7]~q\,
	datac => \inst3|ALT_INV_regs[6][7]~q\,
	datad => \inst3|ALT_INV_regs[7][7]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux56~1_combout\);

\inst3|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][7]~q\);

\inst3|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][7]~q\);

\inst3|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][7]~q\);

\inst3|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][7]~q\);

\inst3|Mux56~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux56~2_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[11][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[10][7]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[9][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][7]~q\,
	datab => \inst3|ALT_INV_regs[9][7]~q\,
	datac => \inst3|ALT_INV_regs[10][7]~q\,
	datad => \inst3|ALT_INV_regs[11][7]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux56~2_combout\);

\inst3|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][7]~q\);

\inst3|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][7]~q\);

\inst3|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][7]~q\);

\inst3|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][7]~q\);

\inst3|Mux56~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux56~3_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[15][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[14][7]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[13][7]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][7]~q\,
	datab => \inst3|ALT_INV_regs[13][7]~q\,
	datac => \inst3|ALT_INV_regs[14][7]~q\,
	datad => \inst3|ALT_INV_regs[15][7]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux56~3_combout\);

\inst3|Mux56~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux56~4_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux56~3_combout\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux56~2_combout\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|Mux56~1_combout\ ) ) ) # ( !\inst2|rz\(2) 
-- & ( !\inst2|rz\(3) & ( \inst3|Mux56~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux56~0_combout\,
	datab => \inst3|ALT_INV_Mux56~1_combout\,
	datac => \inst3|ALT_INV_Mux56~2_combout\,
	datad => \inst3|ALT_INV_Mux56~3_combout\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux56~4_combout\);

\inst3|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][8]~q\);

\inst3|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][8]~q\);

\inst3|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][8]~q\);

\inst3|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux55~0_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[12][8]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[8][8]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[4][8]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][8]~q\,
	datab => \inst3|ALT_INV_regs[4][8]~q\,
	datac => \inst3|ALT_INV_regs[8][8]~q\,
	datad => \inst3|ALT_INV_regs[12][8]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux55~0_combout\);

\inst3|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][8]~q\);

\inst3|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][8]~q\);

\inst3|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][8]~q\);

\inst3|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][8]~q\);

\inst3|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux55~1_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[13][8]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[9][8]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[5][8]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[1][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][8]~q\,
	datab => \inst3|ALT_INV_regs[5][8]~q\,
	datac => \inst3|ALT_INV_regs[9][8]~q\,
	datad => \inst3|ALT_INV_regs[13][8]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux55~1_combout\);

\inst3|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][8]~q\);

\inst3|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][8]~q\);

\inst3|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][8]~q\);

\inst3|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][8]~q\);

\inst3|Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux55~2_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[14][8]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[10][8]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[6][8]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[2][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][8]~q\,
	datab => \inst3|ALT_INV_regs[6][8]~q\,
	datac => \inst3|ALT_INV_regs[10][8]~q\,
	datad => \inst3|ALT_INV_regs[14][8]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux55~2_combout\);

\inst3|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][8]~q\);

\inst3|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][8]~q\);

\inst3|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][8]~q\);

\inst3|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][8]~q\);

\inst3|Mux55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux55~3_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[15][8]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[11][8]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[7][8]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[3][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][8]~q\,
	datab => \inst3|ALT_INV_regs[7][8]~q\,
	datac => \inst3|ALT_INV_regs[11][8]~q\,
	datad => \inst3|ALT_INV_regs[15][8]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux55~3_combout\);

\inst3|Mux55~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux55~4_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux55~3_combout\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux55~2_combout\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|Mux55~1_combout\ ) ) ) # ( !\inst2|rz\(0) 
-- & ( !\inst2|rz\(1) & ( \inst3|Mux55~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux55~0_combout\,
	datab => \inst3|ALT_INV_Mux55~1_combout\,
	datac => \inst3|ALT_INV_Mux55~2_combout\,
	datad => \inst3|ALT_INV_Mux55~3_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux55~4_combout\);

\inst7|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux54~1_combout\ = (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & !\inst2|opcode\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	combout => \inst7|Mux54~1_combout\);

\inst3|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][9]~q\);

\inst3|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][9]~q\);

\inst3|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][9]~q\);

\inst3|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux54~0_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[3][9]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[2][9]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[1][9]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][9]~q\,
	datab => \inst3|ALT_INV_regs[1][9]~q\,
	datac => \inst3|ALT_INV_regs[2][9]~q\,
	datad => \inst3|ALT_INV_regs[3][9]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux54~0_combout\);

\inst3|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][9]~q\);

\inst3|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][9]~q\);

\inst3|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][9]~q\);

\inst3|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][9]~q\);

\inst3|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux54~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][9]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][9]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][9]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][9]~q\,
	datab => \inst3|ALT_INV_regs[5][9]~q\,
	datac => \inst3|ALT_INV_regs[6][9]~q\,
	datad => \inst3|ALT_INV_regs[7][9]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux54~1_combout\);

\inst3|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][9]~q\);

\inst3|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][9]~q\);

\inst3|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][9]~q\);

\inst3|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][9]~q\);

\inst3|Mux54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux54~2_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[11][9]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[10][9]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[9][9]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][9]~q\,
	datab => \inst3|ALT_INV_regs[9][9]~q\,
	datac => \inst3|ALT_INV_regs[10][9]~q\,
	datad => \inst3|ALT_INV_regs[11][9]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux54~2_combout\);

\inst3|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][9]~q\);

\inst3|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][9]~q\);

\inst3|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][9]~q\);

\inst3|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][9]~q\);

\inst3|Mux54~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux54~3_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[15][9]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[14][9]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[13][9]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][9]~q\,
	datab => \inst3|ALT_INV_regs[13][9]~q\,
	datac => \inst3|ALT_INV_regs[14][9]~q\,
	datad => \inst3|ALT_INV_regs[15][9]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux54~3_combout\);

\inst3|Mux54~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux54~4_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux54~3_combout\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux54~2_combout\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|Mux54~1_combout\ ) ) ) # ( !\inst2|rz\(2) 
-- & ( !\inst2|rz\(3) & ( \inst3|Mux54~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux54~0_combout\,
	datab => \inst3|ALT_INV_Mux54~1_combout\,
	datac => \inst3|ALT_INV_Mux54~2_combout\,
	datad => \inst3|ALT_INV_Mux54~3_combout\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux54~4_combout\);

\inst7|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux51~0_combout\ = ( \inst2|opcode\(1) & ( \inst2|opcode\(0) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & !\inst2|opcode\(2)))) ) ) ) # ( !\inst2|opcode\(1) & ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(5) & 
-- (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & \inst2|opcode\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Mux51~0_combout\);

\inst7|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux51~1_combout\ = (\inst7|Equal0~2_combout\ & ((!\inst2|opcode\(5) & (!\inst2|opcode\(4) & \inst2|opcode\(2))) # (\inst2|opcode\(5) & (\inst2|opcode\(4) & !\inst2|opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011000000000000001100000000000000110000000000000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst7|ALT_INV_Equal0~2_combout\,
	combout => \inst7|Mux51~1_combout\);

\inst7|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux0~0_combout\ = (!\inst2|address_method\(1) & \inst2|address_method\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(1),
	datab => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|Mux0~0_combout\);

\inst7|Mux51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux51~2_combout\ = ( !\inst2|opcode\(0) & ( \inst7|Mux0~0_combout\ & ( (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & (!\inst2|opcode\(2)))) # (\inst2|opcode\(4) & (\inst2|opcode\(3) & ((!\inst2|opcode\(1))))) ) ) ) # ( \inst2|opcode\(0) & ( 
-- !\inst7|Mux0~0_combout\ & ( (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & (!\inst2|opcode\(2) & \inst2|opcode\(1)))) ) ) ) # ( !\inst2|opcode\(0) & ( !\inst7|Mux0~0_combout\ & ( (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & ((!\inst2|opcode\(2)) # 
-- (!\inst2|opcode\(1))))) # (\inst2|opcode\(4) & (\inst2|opcode\(3) & ((!\inst2|opcode\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110000000000000001000000010010001100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_opcode\(0),
	dataf => \inst7|ALT_INV_Mux0~0_combout\,
	combout => \inst7|Mux51~2_combout\);

\inst7|Mux51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux51~3_combout\ = (!\inst7|Mux51~1_combout\ & (!\inst2|opcode\(5) & ((\inst7|Mux51~2_combout\)))) # (\inst7|Mux51~1_combout\ & (((!\inst2|address_method\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010101100000011001010110000001100101011000000110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_address_method\(0),
	datac => \inst7|ALT_INV_Mux51~1_combout\,
	datad => \inst7|ALT_INV_Mux51~2_combout\,
	combout => \inst7|Mux51~3_combout\);

\inst7|Mux51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux51~4_combout\ = ( \inst7|Equal0~2_combout\ & ( \inst7|Mux51~2_combout\ & ( (!\inst2|opcode\(5) & (((!\inst2|opcode\(2)) # (!\inst2|address_method\(0))) # (\inst2|opcode\(4)))) # (\inst2|opcode\(5) & (\inst2|opcode\(4) & (!\inst2|opcode\(2) & 
-- !\inst2|address_method\(0)))) ) ) ) # ( !\inst7|Equal0~2_combout\ & ( \inst7|Mux51~2_combout\ & ( !\inst2|opcode\(5) ) ) ) # ( \inst7|Equal0~2_combout\ & ( !\inst7|Mux51~2_combout\ & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & ((!\inst2|opcode\(2)) # 
-- (!\inst2|address_method\(0))))) # (\inst2|opcode\(5) & (\inst2|opcode\(4) & (!\inst2|opcode\(2) & !\inst2|address_method\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110001000000010101010101010101011101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_address_method\(0),
	datae => \inst7|ALT_INV_Equal0~2_combout\,
	dataf => \inst7|ALT_INV_Mux51~2_combout\,
	combout => \inst7|Mux51~4_combout\);

\inst7|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector20~0_combout\ = ( \inst7|Mux51~3_combout\ & ( \inst7|Mux51~4_combout\ & ( (!\inst7|Mux51~1_combout\ & (\inst7|Mux51~0_combout\ & ((!\inst2|address_method\(1)) # (!\inst2|address_method\(0))))) # (\inst7|Mux51~1_combout\ & 
-- (!\inst2|address_method\(1))) ) ) ) # ( !\inst7|Mux51~3_combout\ & ( \inst7|Mux51~4_combout\ & ( (!\inst2|address_method\(1)) # (!\inst2|address_method\(0)) ) ) ) # ( \inst7|Mux51~3_combout\ & ( !\inst7|Mux51~4_combout\ & ( (!\inst7|Mux51~1_combout\ & 
-- ((\inst7|Mux51~0_combout\))) # (\inst7|Mux51~1_combout\ & (!\inst2|address_method\(1))) ) ) ) # ( !\inst7|Mux51~3_combout\ & ( !\inst7|Mux51~4_combout\ & ( (!\inst7|Mux51~1_combout\ & ((\inst7|Mux51~0_combout\))) # (\inst7|Mux51~1_combout\ & 
-- (!\inst2|address_method\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010000011111010101011101110111011100000111010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(1),
	datab => \inst2|ALT_INV_address_method\(0),
	datac => \inst7|ALT_INV_Mux51~0_combout\,
	datad => \inst7|ALT_INV_Mux51~1_combout\,
	datae => \inst7|ALT_INV_Mux51~3_combout\,
	dataf => \inst7|ALT_INV_Mux51~4_combout\,
	combout => \inst7|Selector20~0_combout\);

\inst7|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~1_combout\ = ( !\inst2|opcode\(1) & ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(5) & (\inst2|opcode\(4) & (\inst2|opcode\(3) & !\inst2|opcode\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Equal0~1_combout\);

\inst7|OUTPUTS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|OUTPUTS~0_combout\ = ( \inst2|opcode\(1) & ( \inst2|opcode\(0) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & !\inst2|opcode\(2)))) ) ) ) # ( !\inst2|opcode\(1) & ( !\inst2|opcode\(0) & ( (\inst2|opcode\(3) & 
-- ((!\inst2|opcode\(5) & (!\inst2|opcode\(4))) # (\inst2|opcode\(5) & (\inst2|opcode\(4) & !\inst2|opcode\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|OUTPUTS~0_combout\);

\inst7|nextState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.idle~q\);

\inst7|nextState~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~17_combout\ = ( !\inst7|Equal0~1_combout\ & ( (!\inst2|opcode\(0) & (\inst7|nextState.decode3~q\ & \inst7|dataSel~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000000000000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ALT_INV_opcode\(0),
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_dataSel~0_combout\,
	datae => \inst7|ALT_INV_Equal0~1_combout\,
	combout => \inst7|nextState~17_combout\);

\inst7|nextState.selStore\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|nextState~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.selStore~q\);

\inst7|nextState.storeData\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|nextState.selStore~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.storeData~q\);

\inst7|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector7~0_combout\ = (\inst7|nextState.idle~q\ & (!\inst7|nextState.storeAluResult~q\ & !\inst7|nextState.storeData~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.idle~q\,
	datab => \inst7|ALT_INV_nextState.storeAluResult~q\,
	datac => \inst7|ALT_INV_nextState.storeData~q\,
	combout => \inst7|Selector7~0_combout\);

\inst7|Selector7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector7~1_combout\ = ( \inst7|Selector7~0_combout\ & ( (!\inst7|nextState.decode3~q\ & (\inst7|nextState.execution~q\ & ((!\inst7|OUTPUTS~0_combout\)))) # (\inst7|nextState.decode3~q\ & (((\inst7|nextState.execution~q\ & 
-- !\inst7|OUTPUTS~0_combout\)) # (\inst7|Equal0~1_combout\))) ) ) # ( !\inst7|Selector7~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001101110000010111111111111111110011011100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.execution~q\,
	datac => \inst7|ALT_INV_Equal0~1_combout\,
	datad => \inst7|ALT_INV_OUTPUTS~0_combout\,
	datae => \inst7|ALT_INV_Selector7~0_combout\,
	combout => \inst7|Selector7~1_combout\);

\inst7|nextState.fetch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.fetch~q\);

\inst7|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector22~0_combout\ = (!\inst7|nextState.decode3~q\ & (\inst7|nextState.fetch~q\)) # (\inst7|nextState.decode3~q\ & (((!\inst7|Mux51~3_combout\) # (!\inst7|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110010011101110111001001110111011100100111011101110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.fetch~q\,
	datac => \inst7|ALT_INV_Mux51~3_combout\,
	datad => \inst7|ALT_INV_Mux51~4_combout\,
	combout => \inst7|Selector22~0_combout\);

\inst7|alu_opsel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector20~0_combout\,
	sclr => \inst7|ALT_INV_nextState.decode3~q\,
	ena => \inst7|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(2));

\inst3|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][10]~q\);

\inst3|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][10]~q\);

\inst3|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][10]~q\);

\inst3|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux53~0_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[12][10]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[8][10]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[4][10]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][10]~q\,
	datab => \inst3|ALT_INV_regs[4][10]~q\,
	datac => \inst3|ALT_INV_regs[8][10]~q\,
	datad => \inst3|ALT_INV_regs[12][10]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux53~0_combout\);

\inst3|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][10]~q\);

\inst3|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][10]~q\);

\inst3|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][10]~q\);

\inst3|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][10]~q\);

\inst3|Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux53~1_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[13][10]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[9][10]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[5][10]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[1][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][10]~q\,
	datab => \inst3|ALT_INV_regs[5][10]~q\,
	datac => \inst3|ALT_INV_regs[9][10]~q\,
	datad => \inst3|ALT_INV_regs[13][10]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux53~1_combout\);

\inst3|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][10]~q\);

\inst3|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][10]~q\);

\inst3|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][10]~q\);

\inst3|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][10]~q\);

\inst3|Mux53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux53~2_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[14][10]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[10][10]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[6][10]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[2][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][10]~q\,
	datab => \inst3|ALT_INV_regs[6][10]~q\,
	datac => \inst3|ALT_INV_regs[10][10]~q\,
	datad => \inst3|ALT_INV_regs[14][10]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux53~2_combout\);

\inst3|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][10]~q\);

\inst3|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][10]~q\);

\inst3|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][10]~q\);

\inst3|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][10]~q\);

\inst3|Mux53~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux53~3_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[15][10]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[11][10]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[7][10]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[3][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][10]~q\,
	datab => \inst3|ALT_INV_regs[7][10]~q\,
	datac => \inst3|ALT_INV_regs[11][10]~q\,
	datad => \inst3|ALT_INV_regs[15][10]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux53~3_combout\);

\inst3|Mux53~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux53~4_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux53~3_combout\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux53~2_combout\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|Mux53~1_combout\ ) ) ) # ( !\inst2|rz\(0) 
-- & ( !\inst2|rz\(1) & ( \inst3|Mux53~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux53~0_combout\,
	datab => \inst3|ALT_INV_Mux53~1_combout\,
	datac => \inst3|ALT_INV_Mux53~2_combout\,
	datad => \inst3|ALT_INV_Mux53~3_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux53~4_combout\);

\inst3|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][11]~q\);

\inst3|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][11]~q\);

\inst3|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][11]~q\);

\inst3|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux52~0_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[3][11]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[2][11]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[1][11]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][11]~q\,
	datab => \inst3|ALT_INV_regs[1][11]~q\,
	datac => \inst3|ALT_INV_regs[2][11]~q\,
	datad => \inst3|ALT_INV_regs[3][11]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux52~0_combout\);

\inst3|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][11]~q\);

\inst3|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][11]~q\);

\inst3|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][11]~q\);

\inst3|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][11]~q\);

\inst3|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux52~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][11]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][11]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][11]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][11]~q\,
	datab => \inst3|ALT_INV_regs[5][11]~q\,
	datac => \inst3|ALT_INV_regs[6][11]~q\,
	datad => \inst3|ALT_INV_regs[7][11]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux52~1_combout\);

\inst3|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][11]~q\);

\inst3|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][11]~q\);

\inst3|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][11]~q\);

\inst3|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][11]~q\);

\inst3|Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux52~2_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[11][11]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[10][11]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[9][11]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][11]~q\,
	datab => \inst3|ALT_INV_regs[9][11]~q\,
	datac => \inst3|ALT_INV_regs[10][11]~q\,
	datad => \inst3|ALT_INV_regs[11][11]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux52~2_combout\);

\inst3|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][11]~q\);

\inst3|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][11]~q\);

\inst3|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][11]~q\);

\inst3|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][11]~q\);

\inst3|Mux52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux52~3_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[15][11]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[14][11]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[13][11]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][11]~q\,
	datab => \inst3|ALT_INV_regs[13][11]~q\,
	datac => \inst3|ALT_INV_regs[14][11]~q\,
	datad => \inst3|ALT_INV_regs[15][11]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux52~3_combout\);

\inst3|Mux52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux52~4_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux52~3_combout\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux52~2_combout\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|Mux52~1_combout\ ) ) ) # ( !\inst2|rz\(2) 
-- & ( !\inst2|rz\(3) & ( \inst3|Mux52~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux52~0_combout\,
	datab => \inst3|ALT_INV_Mux52~1_combout\,
	datac => \inst3|ALT_INV_Mux52~2_combout\,
	datad => \inst3|ALT_INV_Mux52~3_combout\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux52~4_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 11,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

\inst3|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][12]~q\);

\inst3|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][12]~q\);

\inst3|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][12]~q\);

\inst3|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux51~0_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[12][12]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[8][12]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[4][12]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][12]~q\,
	datab => \inst3|ALT_INV_regs[4][12]~q\,
	datac => \inst3|ALT_INV_regs[8][12]~q\,
	datad => \inst3|ALT_INV_regs[12][12]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux51~0_combout\);

\inst3|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][12]~q\);

\inst3|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][12]~q\);

\inst3|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][12]~q\);

\inst3|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][12]~q\);

\inst3|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux51~1_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[13][12]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[9][12]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[5][12]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[1][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][12]~q\,
	datab => \inst3|ALT_INV_regs[5][12]~q\,
	datac => \inst3|ALT_INV_regs[9][12]~q\,
	datad => \inst3|ALT_INV_regs[13][12]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux51~1_combout\);

\inst3|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][12]~q\);

\inst3|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][12]~q\);

\inst3|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][12]~q\);

\inst3|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][12]~q\);

\inst3|Mux51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux51~2_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[14][12]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[10][12]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[6][12]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[2][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][12]~q\,
	datab => \inst3|ALT_INV_regs[6][12]~q\,
	datac => \inst3|ALT_INV_regs[10][12]~q\,
	datad => \inst3|ALT_INV_regs[14][12]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux51~2_combout\);

\inst3|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][12]~q\);

\inst3|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][12]~q\);

\inst3|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][12]~q\);

\inst3|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][12]~q\);

\inst3|Mux51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux51~3_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[15][12]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[11][12]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[7][12]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[3][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][12]~q\,
	datab => \inst3|ALT_INV_regs[7][12]~q\,
	datac => \inst3|ALT_INV_regs[11][12]~q\,
	datad => \inst3|ALT_INV_regs[15][12]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux51~3_combout\);

\inst3|Mux51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux51~4_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux51~3_combout\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux51~2_combout\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|Mux51~1_combout\ ) ) ) # ( !\inst2|rz\(0) 
-- & ( !\inst2|rz\(1) & ( \inst3|Mux51~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux51~0_combout\,
	datab => \inst3|ALT_INV_Mux51~1_combout\,
	datac => \inst3|ALT_INV_Mux51~2_combout\,
	datad => \inst3|ALT_INV_Mux51~3_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux51~4_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 12,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 12,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\ = (\inst|out_count\(14) & (\inst|out_count\(13) & !\inst|out_count\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(14),
	datab => \inst|ALT_INV_out_count\(13),
	datac => \inst|ALT_INV_out_count\(12),
	combout => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 12,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\ = (\inst|out_count\(14) & (\inst|out_count\(13) & \inst|out_count\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(14),
	datab => \inst|ALT_INV_out_count\(13),
	datac => \inst|ALT_INV_out_count\(12),
	combout => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 12,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clkIn~input_o\,
	d => \inst|out_count\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|address_reg_a\(0));

\inst1|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clkIn~input_o\,
	d => \inst|out_count\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|address_reg_a\(1));

\inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a236~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a204~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a172~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a140~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\ = (!\inst|out_count\(14) & (\inst|out_count\(13) & !\inst|out_count\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(14),
	datab => \inst|ALT_INV_out_count\(13),
	datac => \inst|ALT_INV_out_count\(12),
	combout => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 12,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\ = (!\inst|out_count\(14) & (\inst|out_count\(13) & \inst|out_count\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(14),
	datab => \inst|ALT_INV_out_count\(13),
	datac => \inst|ALT_INV_out_count\(12),
	combout => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 12,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3) = (!\inst|out_count\(14) & (!\inst|out_count\(13) & !\inst|out_count\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(14),
	datab => \inst|ALT_INV_out_count\(13),
	datac => \inst|ALT_INV_out_count\(12),
	combout => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3));

\inst1|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\ = (!\inst|out_count\(14) & (!\inst|out_count\(13) & \inst|out_count\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(14),
	datab => \inst|ALT_INV_out_count\(13),
	datac => \inst|ALT_INV_out_count\(12),
	combout => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a76~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a76~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a76~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a108~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\);

\inst7|WideOr3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr3~combout\ = ((\inst7|nextState.selStore~q\) # (\inst7|nextState.storeData~q\)) # (\inst7|nextState.storeAluResult~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.storeAluResult~q\,
	datab => \inst7|ALT_INV_nextState.storeData~q\,
	datac => \inst7|ALT_INV_nextState.selStore~q\,
	combout => \inst7|WideOr3~combout\);

\inst7|stateOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|stateOut\(3));

\inst7|nextState.fetch2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|nextState.fetch~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.fetch2~q\);

\inst7|nextState.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|nextState.fetch2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.decode~q\);

\inst7|nextState.decode2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|nextState.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.decode2~q\);

\inst7|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector4~0_combout\ = ( \inst7|Equal0~0_combout\ & ( ((\inst7|nextState.execution~q\) # (\inst7|nextState.decode2~q\)) # (\inst7|nextState.loadAluResult~q\) ) ) # ( !\inst7|Equal0~0_combout\ & ( (((\inst7|nextState.execution~q\) # 
-- (\inst7|nextState.decode2~q\)) # (\inst7|nextState.loadAluResult~q\)) # (\inst7|nextState.decode3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111001111111111111101111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.loadAluResult~q\,
	datac => \inst7|ALT_INV_nextState.decode2~q\,
	datad => \inst7|ALT_INV_nextState.execution~q\,
	datae => \inst7|ALT_INV_Equal0~0_combout\,
	combout => \inst7|Selector4~0_combout\);

\inst7|stateOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|stateOut\(2));

\inst7|WideOr6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr6~combout\ = ( \inst7|nextState.fetch2~q\ ) # ( !\inst7|nextState.fetch2~q\ & ( (((\inst7|nextState.execution~q\) # (\inst7|nextState.loadAluResult~q\)) # (\inst7|nextState.decode~q\)) # (\inst7|nextState.storeData~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111101111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.storeData~q\,
	datab => \inst7|ALT_INV_nextState.decode~q\,
	datac => \inst7|ALT_INV_nextState.loadAluResult~q\,
	datad => \inst7|ALT_INV_nextState.execution~q\,
	datae => \inst7|ALT_INV_nextState.fetch2~q\,
	combout => \inst7|WideOr6~combout\);

\inst7|stateOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|WideOr6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|stateOut\(1));

\inst7|WideOr7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr7~0_combout\ = (\inst7|nextState.fetch~q\) # (\inst7|nextState.decode3~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.fetch~q\,
	combout => \inst7|WideOr7~0_combout\);

\inst7|WideOr7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr7~combout\ = (((\inst7|WideOr7~0_combout\) # (\inst7|nextState.selStore~q\)) # (\inst7|nextState.loadAluResult~q\)) # (\inst7|nextState.decode~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode~q\,
	datab => \inst7|ALT_INV_nextState.loadAluResult~q\,
	datac => \inst7|ALT_INV_nextState.selStore~q\,
	datad => \inst7|ALT_INV_WideOr7~0_combout\,
	combout => \inst7|WideOr7~combout\);

\inst7|stateOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|WideOr7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|stateOut\(0));

\inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Equal0~0_combout\ = (!\inst7|stateOut\(3) & (!\inst7|stateOut\(2) & (!\inst7|stateOut\(1) & \inst7|stateOut\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_stateOut\(3),
	datab => \inst7|ALT_INV_stateOut\(2),
	datac => \inst7|ALT_INV_stateOut\(1),
	datad => \inst7|ALT_INV_stateOut\(0),
	combout => \inst|Equal0~0_combout\);

\inst2|operand[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(12));

\inst9|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux3~0_combout\ = ( \inst2|operand\(12) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux35~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux51~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(12) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux35~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux51~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux35~4_combout\,
	datab => \inst3|ALT_INV_Mux51~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(12),
	combout => \inst9|Mux3~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 7,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 7,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 7,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 7,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a231~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a199~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a167~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a135~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 7,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 7,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a71~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a71~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a71~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a71~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a103~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\);

\inst2|operand[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(7));

\inst9|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux8~0_combout\ = ( \inst2|operand\(7) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux40~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux56~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(7) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux40~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux56~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux40~4_combout\,
	datab => \inst3|ALT_INV_Mux56~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(7),
	combout => \inst9|Mux8~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 6,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 6,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 6,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 6,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a230~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a198~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a166~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a134~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 6,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 6,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a70~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a102~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\);

\inst2|operand[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(6));

\inst9|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux9~0_combout\ = ( \inst2|operand\(6) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux41~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux57~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(6) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux41~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux57~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux41~4_combout\,
	datab => \inst3|ALT_INV_Mux57~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(6),
	combout => \inst9|Mux9~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 5,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 5,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 5,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 5,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a229~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a197~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a165~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a133~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 5,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 5,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a101~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a69~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a101~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a69~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a101~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a101~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\);

\inst2|operand[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(5));

\inst9|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux10~0_combout\ = ( \inst2|operand\(5) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux42~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux58~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(5) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux42~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux58~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux42~4_combout\,
	datab => \inst3|ALT_INV_Mux58~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(5),
	combout => \inst9|Mux10~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 4,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 4,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 4,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 4,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a228~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a196~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a164~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a132~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 4,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 4,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a68~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a68~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a68~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a68~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a100~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\);

\inst2|operand[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(4));

\inst9|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux11~0_combout\ = ( \inst2|operand\(4) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux43~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux59~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(4) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux43~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux59~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux43~4_combout\,
	datab => \inst3|ALT_INV_Mux59~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(4),
	combout => \inst9|Mux11~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 3,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 3,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 3,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 3,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a227~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a195~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a163~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a131~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 3,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 3,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a67~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a67~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a67~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a67~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a99~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\);

\inst2|operand[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(3));

\inst9|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux12~0_combout\ = ( \inst2|operand\(3) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux44~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux60~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(3) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux44~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux60~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux44~4_combout\,
	datab => \inst3|ALT_INV_Mux60~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(3),
	combout => \inst9|Mux12~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 2,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 2,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 2,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 2,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a226~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a194~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a162~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a130~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 2,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 2,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a66~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a66~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a98~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\);

\inst2|operand[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(2));

\inst9|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux13~0_combout\ = ( \inst2|operand\(2) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux45~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux61~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(2) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux45~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux61~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux45~4_combout\,
	datab => \inst3|ALT_INV_Mux61~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(2),
	combout => \inst9|Mux13~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 1,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 1,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 1,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 1,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a225~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a193~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a161~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a129~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 1,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 1,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a65~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a65~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a65~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a65~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a97~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\);

\inst2|operand[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(1));

\inst9|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux14~0_combout\ = ( \inst2|operand\(1) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux46~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux62~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(1) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux46~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux62~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux46~4_combout\,
	datab => \inst3|ALT_INV_Mux62~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(1),
	combout => \inst9|Mux14~0_combout\);

\inst3|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][0]~q\);

\inst3|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][0]~q\);

\inst3|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][0]~q\);

\inst3|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux63~0_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[12][0]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[8][0]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[4][0]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][0]~q\,
	datab => \inst3|ALT_INV_regs[4][0]~q\,
	datac => \inst3|ALT_INV_regs[8][0]~q\,
	datad => \inst3|ALT_INV_regs[12][0]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux63~0_combout\);

\inst3|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][0]~q\);

\inst3|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][0]~q\);

\inst3|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][0]~q\);

\inst3|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][0]~q\);

\inst3|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux63~1_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[13][0]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[9][0]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[5][0]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[1][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][0]~q\,
	datab => \inst3|ALT_INV_regs[5][0]~q\,
	datac => \inst3|ALT_INV_regs[9][0]~q\,
	datad => \inst3|ALT_INV_regs[13][0]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux63~1_combout\);

\inst3|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][0]~q\);

\inst3|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][0]~q\);

\inst3|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][0]~q\);

\inst3|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][0]~q\);

\inst3|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux63~2_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[14][0]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[10][0]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[6][0]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[2][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][0]~q\,
	datab => \inst3|ALT_INV_regs[6][0]~q\,
	datac => \inst3|ALT_INV_regs[10][0]~q\,
	datad => \inst3|ALT_INV_regs[14][0]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux63~2_combout\);

\inst3|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][0]~q\);

\inst3|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][0]~q\);

\inst3|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][0]~q\);

\inst3|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][0]~q\);

\inst3|Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux63~3_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[15][0]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[11][0]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[7][0]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[3][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][0]~q\,
	datab => \inst3|ALT_INV_regs[7][0]~q\,
	datac => \inst3|ALT_INV_regs[11][0]~q\,
	datad => \inst3|ALT_INV_regs[15][0]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux63~3_combout\);

\inst3|Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux63~4_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux63~3_combout\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux63~2_combout\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|Mux63~1_combout\ ) ) ) # ( !\inst2|rz\(0) 
-- & ( !\inst2|rz\(1) & ( \inst3|Mux63~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux63~0_combout\,
	datab => \inst3|ALT_INV_Mux63~1_combout\,
	datac => \inst3|ALT_INV_Mux63~2_combout\,
	datad => \inst3|ALT_INV_Mux63~3_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux63~4_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 0,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 0,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 0,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 0,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a224~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a192~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a160~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a128~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 0,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 0,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a64~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a64~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a96~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\);

\inst2|operand[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(0));

\inst9|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux15~0_combout\ = ( \inst2|operand\(0) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux47~4_combout\))) # (\inst7|alu_opsel\(3) & (((!\inst7|alu_opsel\(2)) # (\inst3|Mux63~4_combout\)))) ) ) # ( !\inst2|operand\(0) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux47~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((!\inst7|alu_opsel\(2)) # (\inst3|Mux63~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000011010111111111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux47~4_combout\,
	datab => \inst3|ALT_INV_Mux63~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(0),
	combout => \inst9|Mux15~0_combout\);

\inst9|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~66_cout\ = CARRY(( \inst7|alu_opsel\(4) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	cin => GND,
	cout => \inst9|Add0~66_cout\);

\inst9|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~17_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux15~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux47~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux63~4_combout\))) ) + ( \inst9|Add0~66_cout\ ))
-- \inst9|Add0~18\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux15~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux47~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux63~4_combout\))) ) + ( \inst9|Add0~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux47~4_combout\,
	datad => \inst9|ALT_INV_Mux15~0_combout\,
	dataf => \inst3|ALT_INV_Mux63~4_combout\,
	cin => \inst9|Add0~66_cout\,
	sumout => \inst9|Add0~17_sumout\,
	cout => \inst9|Add0~18\);

\inst9|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~21_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux14~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux46~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux62~4_combout\))) ) + ( \inst9|Add0~18\ ))
-- \inst9|Add0~22\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux14~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux46~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux62~4_combout\))) ) + ( \inst9|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux46~4_combout\,
	datad => \inst9|ALT_INV_Mux14~0_combout\,
	dataf => \inst3|ALT_INV_Mux62~4_combout\,
	cin => \inst9|Add0~18\,
	sumout => \inst9|Add0~21_sumout\,
	cout => \inst9|Add0~22\);

\inst9|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~25_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux13~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux45~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux61~4_combout\))) ) + ( \inst9|Add0~22\ ))
-- \inst9|Add0~26\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux13~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux45~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux61~4_combout\))) ) + ( \inst9|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux45~4_combout\,
	datad => \inst9|ALT_INV_Mux13~0_combout\,
	dataf => \inst3|ALT_INV_Mux61~4_combout\,
	cin => \inst9|Add0~22\,
	sumout => \inst9|Add0~25_sumout\,
	cout => \inst9|Add0~26\);

\inst9|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~1_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux12~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux44~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux60~4_combout\))) ) + ( \inst9|Add0~26\ ))
-- \inst9|Add0~2\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux12~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux44~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux60~4_combout\))) ) + ( \inst9|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux44~4_combout\,
	datad => \inst9|ALT_INV_Mux12~0_combout\,
	dataf => \inst3|ALT_INV_Mux60~4_combout\,
	cin => \inst9|Add0~26\,
	sumout => \inst9|Add0~1_sumout\,
	cout => \inst9|Add0~2\);

\inst9|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~29_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux11~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux43~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux59~4_combout\))) ) + ( \inst9|Add0~2\ ))
-- \inst9|Add0~30\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux11~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux43~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux59~4_combout\))) ) + ( \inst9|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux43~4_combout\,
	datad => \inst9|ALT_INV_Mux11~0_combout\,
	dataf => \inst3|ALT_INV_Mux59~4_combout\,
	cin => \inst9|Add0~2\,
	sumout => \inst9|Add0~29_sumout\,
	cout => \inst9|Add0~30\);

\inst9|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~33_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux10~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux42~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux58~4_combout\))) ) + ( \inst9|Add0~30\ ))
-- \inst9|Add0~34\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux10~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux42~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux58~4_combout\))) ) + ( \inst9|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux42~4_combout\,
	datad => \inst9|ALT_INV_Mux10~0_combout\,
	dataf => \inst3|ALT_INV_Mux58~4_combout\,
	cin => \inst9|Add0~30\,
	sumout => \inst9|Add0~33_sumout\,
	cout => \inst9|Add0~34\);

\inst9|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~61_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux9~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux41~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux57~4_combout\))) ) + ( \inst9|Add0~34\ ))
-- \inst9|Add0~62\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux9~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux41~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux57~4_combout\))) ) + ( \inst9|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux41~4_combout\,
	datad => \inst9|ALT_INV_Mux9~0_combout\,
	dataf => \inst3|ALT_INV_Mux57~4_combout\,
	cin => \inst9|Add0~34\,
	sumout => \inst9|Add0~61_sumout\,
	cout => \inst9|Add0~62\);

\inst9|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~41_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux8~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux40~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux56~4_combout\))) ) + ( \inst9|Add0~62\ ))
-- \inst9|Add0~42\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux8~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux40~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux56~4_combout\))) ) + ( \inst9|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux40~4_combout\,
	datad => \inst9|ALT_INV_Mux8~0_combout\,
	dataf => \inst3|ALT_INV_Mux56~4_combout\,
	cin => \inst9|Add0~62\,
	sumout => \inst9|Add0~41_sumout\,
	cout => \inst9|Add0~42\);

\inst9|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~45_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux7~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux39~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux55~4_combout\))) ) + ( \inst9|Add0~42\ ))
-- \inst9|Add0~46\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux7~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux39~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux55~4_combout\))) ) + ( \inst9|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux39~4_combout\,
	datad => \inst9|ALT_INV_Mux7~0_combout\,
	dataf => \inst3|ALT_INV_Mux55~4_combout\,
	cin => \inst9|Add0~42\,
	sumout => \inst9|Add0~45_sumout\,
	cout => \inst9|Add0~46\);

\inst9|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~13_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux6~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux38~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux54~4_combout\))) ) + ( \inst9|Add0~46\ ))
-- \inst9|Add0~14\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux6~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux38~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux54~4_combout\))) ) + ( \inst9|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux38~4_combout\,
	datad => \inst9|ALT_INV_Mux6~0_combout\,
	dataf => \inst3|ALT_INV_Mux54~4_combout\,
	cin => \inst9|Add0~46\,
	sumout => \inst9|Add0~13_sumout\,
	cout => \inst9|Add0~14\);

\inst9|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~9_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux5~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux37~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux53~4_combout\))) ) + ( \inst9|Add0~14\ ))
-- \inst9|Add0~10\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux5~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux37~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux53~4_combout\))) ) + ( \inst9|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux37~4_combout\,
	datad => \inst9|ALT_INV_Mux5~0_combout\,
	dataf => \inst3|ALT_INV_Mux53~4_combout\,
	cin => \inst9|Add0~14\,
	sumout => \inst9|Add0~9_sumout\,
	cout => \inst9|Add0~10\);

\inst9|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~5_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux4~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux36~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux52~4_combout\))) ) + ( \inst9|Add0~10\ ))
-- \inst9|Add0~6\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux4~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux36~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux52~4_combout\))) ) + ( \inst9|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux36~4_combout\,
	datad => \inst9|ALT_INV_Mux4~0_combout\,
	dataf => \inst3|ALT_INV_Mux52~4_combout\,
	cin => \inst9|Add0~10\,
	sumout => \inst9|Add0~5_sumout\,
	cout => \inst9|Add0~6\);

\inst9|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~49_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux3~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux35~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux51~4_combout\))) ) + ( \inst9|Add0~6\ ))
-- \inst9|Add0~50\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux3~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux35~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux51~4_combout\))) ) + ( \inst9|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux35~4_combout\,
	datad => \inst9|ALT_INV_Mux3~0_combout\,
	dataf => \inst3|ALT_INV_Mux51~4_combout\,
	cin => \inst9|Add0~6\,
	sumout => \inst9|Add0~49_sumout\,
	cout => \inst9|Add0~50\);

\inst7|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux48~0_combout\ = ( \inst2|opcode\(1) & ( \inst2|opcode\(0) & ( (((\inst2|opcode\(2)) # (\inst2|opcode\(3))) # (\inst2|opcode\(4))) # (\inst2|opcode\(5)) ) ) ) # ( !\inst2|opcode\(1) & ( \inst2|opcode\(0) ) ) # ( \inst2|opcode\(1) & ( 
-- !\inst2|opcode\(0) ) ) # ( !\inst2|opcode\(1) & ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(5) & (((!\inst2|opcode\(2)) # (\inst2|opcode\(3))) # (\inst2|opcode\(4)))) # (\inst2|opcode\(5) & ((!\inst2|opcode\(4)) # ((!\inst2|opcode\(3)) # 
-- (\inst2|opcode\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111001111111111111111111111111111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Mux48~0_combout\);

\inst7|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~4_combout\ = (!\inst2|opcode\(4) & (((!\inst2|opcode\(1) & \inst2|opcode\(0))))) # (\inst2|opcode\(4) & ((!\inst2|opcode\(3)) # ((!\inst2|opcode\(1) & \inst2|opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011110100010001001111010001000100111101000100010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(4),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Mux47~4_combout\);

\inst7|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector18~0_combout\ = ( \inst2|opcode\(1) & ( \inst2|address_method\(0) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & !\inst2|opcode\(2)))) ) ) ) # ( !\inst2|opcode\(1) & ( \inst2|address_method\(0) & ( (!\inst2|opcode\(5) 
-- & ((!\inst2|opcode\(3)) # (\inst2|opcode\(4)))) ) ) ) # ( \inst2|opcode\(1) & ( !\inst2|address_method\(0) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & !\inst2|opcode\(2)))) ) ) ) # ( !\inst2|opcode\(1) & ( 
-- !\inst2|address_method\(0) & ( (!\inst2|opcode\(3) & (!\inst2|opcode\(5))) # (\inst2|opcode\(3) & ((!\inst2|opcode\(2) & ((\inst2|opcode\(4)))) # (\inst2|opcode\(2) & (!\inst2|opcode\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110101010100000000000000010100010101000101000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|Selector18~0_combout\);

\inst7|Selector18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector18~1_combout\ = ( \inst7|Mux51~0_combout\ & ( \inst7|Selector18~0_combout\ & ( (!\inst7|nextState.decode3~q\ & (\inst7|nextState.fetch~q\)) # (\inst7|nextState.decode3~q\ & (((\inst7|Mux47~4_combout\) # (\inst7|Mux0~0_combout\)))) ) ) ) # ( 
-- !\inst7|Mux51~0_combout\ & ( \inst7|Selector18~0_combout\ & ( (!\inst7|nextState.decode3~q\ & (\inst7|nextState.fetch~q\)) # (\inst7|nextState.decode3~q\ & ((\inst7|Mux47~4_combout\))) ) ) ) # ( \inst7|Mux51~0_combout\ & ( !\inst7|Selector18~0_combout\ & 
-- ( (\inst7|nextState.fetch~q\) # (\inst7|nextState.decode3~q\) ) ) ) # ( !\inst7|Mux51~0_combout\ & ( !\inst7|Selector18~0_combout\ & ( (\inst7|nextState.fetch~q\) # (\inst7|nextState.decode3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100100010011101110010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.fetch~q\,
	datac => \inst7|ALT_INV_Mux0~0_combout\,
	datad => \inst7|ALT_INV_Mux47~4_combout\,
	datae => \inst7|ALT_INV_Mux51~0_combout\,
	dataf => \inst7|ALT_INV_Selector18~0_combout\,
	combout => \inst7|Selector18~1_combout\);

\inst7|alu_opsel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Mux48~0_combout\,
	sclr => \inst7|ALT_INV_nextState.decode3~q\,
	ena => \inst7|Selector18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(5));

\inst9|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux19~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~49_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux3~0_combout\ & (\inst3|Mux35~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux3~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux35~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~49_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux3~0_combout\ & (\inst3|Mux51~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux3~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux51~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~49_sumout\,
	datab => \inst9|ALT_INV_Mux3~0_combout\,
	datac => \inst3|ALT_INV_Mux51~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux35~4_combout\,
	combout => \inst9|Mux19~0_combout\);

\inst7|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~0_combout\ = (!\inst2|opcode\(3) & ((!\inst7|Mux0~0_combout\) # ((!\inst2|opcode\(2) & !\inst2|opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010000000101010101000000010101010100000001010101010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst2|ALT_INV_opcode\(2),
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst7|ALT_INV_Mux0~0_combout\,
	combout => \inst7|Mux47~0_combout\);

\inst7|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~1_combout\ = (!\inst2|opcode\(4) & (((\inst2|opcode\(2) & !\inst2|address_method\(0))))) # (\inst2|opcode\(4) & ((!\inst2|opcode\(5)) # ((!\inst2|address_method\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100100010001111110010001000111111001000100011111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|Mux47~1_combout\);

\inst7|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~2_combout\ = ( \inst2|opcode\(1) & ( \inst2|opcode\(0) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & !\inst2|opcode\(2)))) ) ) ) # ( \inst2|opcode\(1) & ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(5) & 
-- (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & !\inst2|opcode\(2)))) ) ) ) # ( !\inst2|opcode\(1) & ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(4) & (!\inst2|opcode\(5))) # (\inst2|opcode\(4) & (\inst2|opcode\(3) & ((!\inst2|opcode\(5)) # 
-- (!\inst2|opcode\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101110001010100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Mux47~2_combout\);

\inst7|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux47~3_combout\ = (!\inst7|Mux47~2_combout\) # ((\inst7|alu_opsel\(6) & ((\inst7|Mux47~1_combout\) # (\inst7|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010101111111110001010111111111000101011111111100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(6),
	datab => \inst7|ALT_INV_Mux47~0_combout\,
	datac => \inst7|ALT_INV_Mux47~1_combout\,
	datad => \inst7|ALT_INV_Mux47~2_combout\,
	combout => \inst7|Mux47~3_combout\);

\inst7|alu_opsel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Mux47~3_combout\,
	sclr => \inst7|ALT_INV_nextState.decode3~q\,
	ena => \inst7|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(6));

\inst9|result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux19~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(12));

\inst9|alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(12));

\inst7|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector25~0_combout\ = (\inst7|nextState.decode3~q\ & (!\inst2|opcode\(5) $ (\inst2|opcode\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100100001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	combout => \inst7|Selector25~0_combout\);

\inst7|Selector23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector23~2_combout\ = ( \inst7|nextState.decode3~q\ & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & (!\inst2|opcode\(1) & !\inst2|opcode\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst7|ALT_INV_nextState.decode3~q\,
	combout => \inst7|Selector23~2_combout\);

\inst7|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector25~1_combout\ = (!\inst7|nextState.decode3~q\ & \inst7|nextState.storeAluResult~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.storeAluResult~q\,
	combout => \inst7|Selector25~1_combout\);

\inst7|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux55~0_combout\ = (\inst2|address_method\(1) & !\inst2|address_method\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(1),
	datab => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|Mux55~0_combout\);

\inst7|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector26~0_combout\ = ( \inst2|opcode\(0) & ( \inst7|Mux55~0_combout\ & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(3) & (!\inst2|opcode\(2) & \inst2|opcode\(1)))) ) ) ) # ( !\inst2|opcode\(0) & ( \inst7|Mux55~0_combout\ & ( (!\inst2|opcode\(1) & 
-- ((!\inst2|opcode\(5)) # ((\inst2|opcode\(3) & !\inst2|opcode\(2))))) ) ) ) # ( \inst2|opcode\(0) & ( !\inst7|Mux55~0_combout\ & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(3) & (!\inst2|opcode\(2) & \inst2|opcode\(1)))) ) ) ) # ( !\inst2|opcode\(0) & ( 
-- !\inst7|Mux55~0_combout\ & ( (!\inst2|opcode\(1) & ((!\inst2|opcode\(2) & ((\inst2|opcode\(3)))) # (\inst2|opcode\(2) & (!\inst2|opcode\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000000000000000001000000010111010000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_opcode\(0),
	dataf => \inst7|ALT_INV_Mux55~0_combout\,
	combout => \inst7|Selector26~0_combout\);

\inst7|Selector26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector26~1_combout\ = ( \inst7|Selector25~1_combout\ & ( \inst7|Selector26~0_combout\ ) ) # ( !\inst7|Selector25~1_combout\ & ( \inst7|Selector26~0_combout\ & ( ((\inst7|rf_sel\(0) & ((!\inst2|address_method\(0)) # 
-- (!\inst7|Selector23~2_combout\)))) # (\inst7|Selector25~0_combout\) ) ) ) # ( \inst7|Selector25~1_combout\ & ( !\inst7|Selector26~0_combout\ ) ) # ( !\inst7|Selector25~1_combout\ & ( !\inst7|Selector26~0_combout\ & ( (\inst7|rf_sel\(0) & 
-- ((!\inst2|address_method\(0)) # (!\inst7|Selector23~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100111111111111111101011111010011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(0),
	datab => \inst2|ALT_INV_address_method\(0),
	datac => \inst7|ALT_INV_Selector25~0_combout\,
	datad => \inst7|ALT_INV_Selector23~2_combout\,
	datae => \inst7|ALT_INV_Selector25~1_combout\,
	dataf => \inst7|ALT_INV_Selector26~0_combout\,
	combout => \inst7|Selector26~1_combout\);

\inst7|rf_sel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|rf_sel\(0));

\inst3|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~0_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[12][12]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[8][12]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[4][12]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][12]~q\,
	datab => \inst3|ALT_INV_regs[4][12]~q\,
	datac => \inst3|ALT_INV_regs[8][12]~q\,
	datad => \inst3|ALT_INV_regs[12][12]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux19~0_combout\);

\inst3|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~1_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[13][12]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[9][12]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[5][12]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[1][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][12]~q\,
	datab => \inst3|ALT_INV_regs[5][12]~q\,
	datac => \inst3|ALT_INV_regs[9][12]~q\,
	datad => \inst3|ALT_INV_regs[13][12]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux19~1_combout\);

\inst3|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~2_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[14][12]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[10][12]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[6][12]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[2][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][12]~q\,
	datab => \inst3|ALT_INV_regs[6][12]~q\,
	datac => \inst3|ALT_INV_regs[10][12]~q\,
	datad => \inst3|ALT_INV_regs[14][12]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux19~2_combout\);

\inst3|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~3_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[15][12]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[11][12]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[7][12]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[3][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][12]~q\,
	datab => \inst3|ALT_INV_regs[7][12]~q\,
	datac => \inst3|ALT_INV_regs[11][12]~q\,
	datad => \inst3|ALT_INV_regs[15][12]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux19~3_combout\);

\inst3|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~4_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux19~3_combout\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux19~2_combout\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|Mux19~1_combout\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|Mux19~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux19~0_combout\,
	datab => \inst3|ALT_INV_Mux19~1_combout\,
	datac => \inst3|ALT_INV_Mux19~2_combout\,
	datad => \inst3|ALT_INV_Mux19~3_combout\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux19~4_combout\);

\inst3|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~5_combout\ = ( \inst3|Mux19~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(12))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux35~4_combout\))) ) ) # ( !\inst3|Mux19~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(12))))) # (\inst7|rf_sel\(3) & (\inst3|Mux35~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux35~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(12),
	datae => \inst3|ALT_INV_Mux19~4_combout\,
	combout => \inst3|Mux19~5_combout\);

\inst3|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux19~6_combout\ = ( \inst3|Mux19~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(12)))) # (\inst7|rf_sel\(3) & (\inst3|Mux51~4_combout\))) ) ) # ( !\inst3|Mux19~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(12)))) # (\inst7|rf_sel\(3) & (\inst3|Mux51~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux51~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(12),
	datae => \inst3|ALT_INV_Mux19~5_combout\,
	combout => \inst3|Mux19~6_combout\);

\inst3|data_input_z[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|data_input_z[15]~0_combout\ = (!\inst7|rf_sel\(3) & (!\inst7|rf_sel\(1) $ (!\inst7|rf_sel\(0)))) # (\inst7|rf_sel\(3) & (\inst7|rf_sel\(1) & \inst7|rf_sel\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100100101001001010010010100100101001001010010010100100101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst7|ALT_INV_rf_sel\(0),
	combout => \inst3|data_input_z[15]~0_combout\);

\inst3|data_input_z[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux19~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(12));

\inst3|regs~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~3_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux51~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux51~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(12),
	combout => \inst3|regs~3_combout\);

\inst3|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~0_combout\ = (!\inst2|rz\(0) & (!\inst2|rz\(1) & (!\inst2|rz\(2) & !\inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~0_combout\);

\inst3|regs[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~3_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][12]~q\);

\inst1|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 18,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 18,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 18,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 18,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a242~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a210~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a178~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a146~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 18,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 18,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a82~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a114~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a114~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a114~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a82~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a114~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\);

\inst2|rx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rx\(2));

\inst1|altsyncram_component|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 19,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 19,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 19,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 19,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a243~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a211~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a179~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a147~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 19,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 19,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a83~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a83~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a83~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a83~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a115~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\);

\inst2|rx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rx\(3));

\inst3|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~0_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[12][12]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[8][12]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[4][12]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][12]~q\,
	datab => \inst3|ALT_INV_regs[4][12]~q\,
	datac => \inst3|ALT_INV_regs[8][12]~q\,
	datad => \inst3|ALT_INV_regs[12][12]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux35~0_combout\);

\inst3|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~1_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[13][12]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[9][12]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[5][12]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[1][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][12]~q\,
	datab => \inst3|ALT_INV_regs[5][12]~q\,
	datac => \inst3|ALT_INV_regs[9][12]~q\,
	datad => \inst3|ALT_INV_regs[13][12]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux35~1_combout\);

\inst3|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~2_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[14][12]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[10][12]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[6][12]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[2][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][12]~q\,
	datab => \inst3|ALT_INV_regs[6][12]~q\,
	datac => \inst3|ALT_INV_regs[10][12]~q\,
	datad => \inst3|ALT_INV_regs[14][12]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux35~2_combout\);

\inst3|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~3_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[15][12]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[11][12]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[7][12]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[3][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][12]~q\,
	datab => \inst3|ALT_INV_regs[7][12]~q\,
	datac => \inst3|ALT_INV_regs[11][12]~q\,
	datad => \inst3|ALT_INV_regs[15][12]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux35~3_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 16,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 16,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 16,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 16,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a240~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a208~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a176~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a144~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 16,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 16,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a80~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\);

\inst2|rx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rx\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 17,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 17,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 17,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 17,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a241~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a209~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a177~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a145~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 17,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 17,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a81~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a81~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a81~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a81~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a113~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\);

\inst2|rx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rx\(1));

\inst3|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux35~4_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux35~3_combout\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux35~2_combout\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|Mux35~1_combout\ ) ) ) # ( !\inst2|rx\(0) 
-- & ( !\inst2|rx\(1) & ( \inst3|Mux35~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux35~0_combout\,
	datab => \inst3|ALT_INV_Mux35~1_combout\,
	datac => \inst3|ALT_INV_Mux35~2_combout\,
	datad => \inst3|ALT_INV_Mux35~3_combout\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux35~4_combout\);

\inst|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~61_sumout\ = SUM(( \inst|out_count\(0) ) + ( VCC ) + ( !VCC ))
-- \inst|Add0~62\ = CARRY(( \inst|out_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(0),
	cin => GND,
	sumout => \inst|Add0~61_sumout\,
	cout => \inst|Add0~62\);

\inst|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~57_sumout\ = SUM(( \inst|out_count\(1) ) + ( GND ) + ( \inst|Add0~62\ ))
-- \inst|Add0~58\ = CARRY(( \inst|out_count\(1) ) + ( GND ) + ( \inst|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(1),
	cin => \inst|Add0~62\,
	sumout => \inst|Add0~57_sumout\,
	cout => \inst|Add0~58\);

\inst|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~53_sumout\ = SUM(( \inst|out_count\(2) ) + ( GND ) + ( \inst|Add0~58\ ))
-- \inst|Add0~54\ = CARRY(( \inst|out_count\(2) ) + ( GND ) + ( \inst|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(2),
	cin => \inst|Add0~58\,
	sumout => \inst|Add0~53_sumout\,
	cout => \inst|Add0~54\);

\inst|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~49_sumout\ = SUM(( \inst|out_count\(3) ) + ( GND ) + ( \inst|Add0~54\ ))
-- \inst|Add0~50\ = CARRY(( \inst|out_count\(3) ) + ( GND ) + ( \inst|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(3),
	cin => \inst|Add0~54\,
	sumout => \inst|Add0~49_sumout\,
	cout => \inst|Add0~50\);

\inst|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~45_sumout\ = SUM(( \inst|out_count\(4) ) + ( GND ) + ( \inst|Add0~50\ ))
-- \inst|Add0~46\ = CARRY(( \inst|out_count\(4) ) + ( GND ) + ( \inst|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(4),
	cin => \inst|Add0~50\,
	sumout => \inst|Add0~45_sumout\,
	cout => \inst|Add0~46\);

\inst|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~41_sumout\ = SUM(( \inst|out_count\(5) ) + ( GND ) + ( \inst|Add0~46\ ))
-- \inst|Add0~42\ = CARRY(( \inst|out_count\(5) ) + ( GND ) + ( \inst|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(5),
	cin => \inst|Add0~46\,
	sumout => \inst|Add0~41_sumout\,
	cout => \inst|Add0~42\);

\inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~37_sumout\ = SUM(( \inst|out_count\(6) ) + ( GND ) + ( \inst|Add0~42\ ))
-- \inst|Add0~38\ = CARRY(( \inst|out_count\(6) ) + ( GND ) + ( \inst|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(6),
	cin => \inst|Add0~42\,
	sumout => \inst|Add0~37_sumout\,
	cout => \inst|Add0~38\);

\inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~33_sumout\ = SUM(( \inst|out_count\(7) ) + ( GND ) + ( \inst|Add0~38\ ))
-- \inst|Add0~34\ = CARRY(( \inst|out_count\(7) ) + ( GND ) + ( \inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(7),
	cin => \inst|Add0~38\,
	sumout => \inst|Add0~33_sumout\,
	cout => \inst|Add0~34\);

\inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~29_sumout\ = SUM(( \inst|out_count\(8) ) + ( GND ) + ( \inst|Add0~34\ ))
-- \inst|Add0~30\ = CARRY(( \inst|out_count\(8) ) + ( GND ) + ( \inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(8),
	cin => \inst|Add0~34\,
	sumout => \inst|Add0~29_sumout\,
	cout => \inst|Add0~30\);

\inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~25_sumout\ = SUM(( \inst|out_count\(9) ) + ( GND ) + ( \inst|Add0~30\ ))
-- \inst|Add0~26\ = CARRY(( \inst|out_count\(9) ) + ( GND ) + ( \inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(9),
	cin => \inst|Add0~30\,
	sumout => \inst|Add0~25_sumout\,
	cout => \inst|Add0~26\);

\inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~21_sumout\ = SUM(( \inst|out_count\(10) ) + ( GND ) + ( \inst|Add0~26\ ))
-- \inst|Add0~22\ = CARRY(( \inst|out_count\(10) ) + ( GND ) + ( \inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(10),
	cin => \inst|Add0~26\,
	sumout => \inst|Add0~21_sumout\,
	cout => \inst|Add0~22\);

\inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~17_sumout\ = SUM(( \inst|out_count\(11) ) + ( GND ) + ( \inst|Add0~22\ ))
-- \inst|Add0~18\ = CARRY(( \inst|out_count\(11) ) + ( GND ) + ( \inst|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(11),
	cin => \inst|Add0~22\,
	sumout => \inst|Add0~17_sumout\,
	cout => \inst|Add0~18\);

\inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~13_sumout\ = SUM(( \inst|out_count\(12) ) + ( GND ) + ( \inst|Add0~18\ ))
-- \inst|Add0~14\ = CARRY(( \inst|out_count\(12) ) + ( GND ) + ( \inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(12),
	cin => \inst|Add0~18\,
	sumout => \inst|Add0~13_sumout\,
	cout => \inst|Add0~14\);

\inst|out_count~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~5_combout\ = ( \inst|Add0~13_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux35~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(12))))) ) ) # ( !\inst|Add0~13_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux35~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux35~4_combout\,
	datad => \inst2|ALT_INV_operand\(12),
	datae => \inst|ALT_INV_Add0~13_sumout\,
	combout => \inst|out_count~5_combout\);

\inst7|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|WideOr1~combout\ = ( !\inst7|nextState.decode2~q\ & ( !\inst7|nextState.execution~q\ & ( (!\inst7|nextState.storeAluResult~q\ & (!\inst7|nextState.storeData~q\ & (!\inst7|nextState.decode~q\ & !\inst7|nextState.loadAluResult~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.storeAluResult~q\,
	datab => \inst7|ALT_INV_nextState.storeData~q\,
	datac => \inst7|ALT_INV_nextState.decode~q\,
	datad => \inst7|ALT_INV_nextState.loadAluResult~q\,
	datae => \inst7|ALT_INV_nextState.decode2~q\,
	dataf => \inst7|ALT_INV_nextState.execution~q\,
	combout => \inst7|WideOr1~combout\);

\inst7|increment[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|increment[2]~0_combout\ = ( \inst7|nextState.fetch~q\ & ( \inst7|WideOr1~combout\ & ( (!\inst7|Equal0~0_combout\) # ((\inst2|opcode\(2) & !\inst7|nextState.decode3~q\)) ) ) ) # ( !\inst7|nextState.fetch~q\ & ( \inst7|WideOr1~combout\ & ( 
-- (!\inst7|nextState.decode3~q\) # ((!\inst7|Equal0~0_combout\) # ((!\inst2|opcode\(2) & \inst2|address_method\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100101111111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_address_method\(0),
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_Equal0~0_combout\,
	datae => \inst7|ALT_INV_nextState.fetch~q\,
	dataf => \inst7|ALT_INV_WideOr1~combout\,
	combout => \inst7|increment[2]~0_combout\);

\inst7|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector0~0_combout\ = (\inst7|nextState.idle~q\ & ((\inst7|increment[2]~0_combout\) # (\inst7|increment\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(3),
	datab => \inst7|ALT_INV_nextState.idle~q\,
	datac => \inst7|ALT_INV_increment[2]~0_combout\,
	combout => \inst7|Selector0~0_combout\);

\inst7|increment[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|increment\(3));

\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

\inst|out_count[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count[9]~1_combout\ = (!\inst7|increment\(3)) # (\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(3),
	datab => \ALT_INV_reset~input_o\,
	combout => \inst|out_count[9]~1_combout\);

\inst|out_count[15]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count[15]~2_combout\ = ( \inst|Equal0~0_combout\ & ( (!\inst7|increment\(3)) # (((\reset~input_o\) # (\inst7|increment\(0))) # (\inst7|increment\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101111111111111100000000000000001011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(3),
	datab => \inst7|ALT_INV_increment\(2),
	datac => \inst7|ALT_INV_increment\(0),
	datad => \ALT_INV_reset~input_o\,
	datae => \inst|ALT_INV_Equal0~0_combout\,
	combout => \inst|out_count[15]~2_combout\);

\inst|out_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~5_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(12));

\inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\ = (\inst|out_count\(14) & (!\inst|out_count\(13) & \inst|out_count\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(14),
	datab => \inst|ALT_INV_out_count\(13),
	datac => \inst|ALT_INV_out_count\(12),
	combout => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 11,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 11,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 11,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a235~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a203~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a171~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a139~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 11,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 11,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a75~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a75~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a107~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\);

\inst2|operand[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(11));

\inst9|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux4~0_combout\ = ( \inst2|operand\(11) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux36~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux52~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(11) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux36~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux52~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux36~4_combout\,
	datab => \inst3|ALT_INV_Mux52~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(11),
	combout => \inst9|Mux4~0_combout\);

\inst9|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux20~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~5_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux4~0_combout\ & (\inst3|Mux36~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux4~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux36~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~5_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux4~0_combout\ & (\inst3|Mux52~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux4~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux52~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~5_sumout\,
	datab => \inst9|ALT_INV_Mux4~0_combout\,
	datac => \inst3|ALT_INV_Mux52~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux36~4_combout\,
	combout => \inst9|Mux20~0_combout\);

\inst9|result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux20~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(11));

\inst9|alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(11));

\inst3|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~0_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[3][11]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[2][11]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[1][11]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][11]~q\,
	datab => \inst3|ALT_INV_regs[1][11]~q\,
	datac => \inst3|ALT_INV_regs[2][11]~q\,
	datad => \inst3|ALT_INV_regs[3][11]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux20~0_combout\);

\inst3|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~1_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[7][11]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[6][11]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[5][11]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][11]~q\,
	datab => \inst3|ALT_INV_regs[5][11]~q\,
	datac => \inst3|ALT_INV_regs[6][11]~q\,
	datad => \inst3|ALT_INV_regs[7][11]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux20~1_combout\);

\inst3|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~2_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[11][11]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[10][11]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[9][11]~q\ 
-- ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][11]~q\,
	datab => \inst3|ALT_INV_regs[9][11]~q\,
	datac => \inst3|ALT_INV_regs[10][11]~q\,
	datad => \inst3|ALT_INV_regs[11][11]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux20~2_combout\);

\inst3|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~3_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[15][11]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[14][11]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|regs[13][11]~q\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][11]~q\,
	datab => \inst3|ALT_INV_regs[13][11]~q\,
	datac => \inst3|ALT_INV_regs[14][11]~q\,
	datad => \inst3|ALT_INV_regs[15][11]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux20~3_combout\);

\inst3|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~4_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux20~3_combout\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux20~2_combout\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( 
-- \inst3|Mux20~1_combout\ ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|Mux20~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux20~0_combout\,
	datab => \inst3|ALT_INV_Mux20~1_combout\,
	datac => \inst3|ALT_INV_Mux20~2_combout\,
	datad => \inst3|ALT_INV_Mux20~3_combout\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux20~4_combout\);

\inst3|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~5_combout\ = ( \inst3|Mux20~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(11))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux36~4_combout\))) ) ) # ( !\inst3|Mux20~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(11))))) # (\inst7|rf_sel\(3) & (\inst3|Mux36~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux36~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(11),
	datae => \inst3|ALT_INV_Mux20~4_combout\,
	combout => \inst3|Mux20~5_combout\);

\inst3|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux20~6_combout\ = ( \inst3|Mux20~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(11)))) # (\inst7|rf_sel\(3) & (\inst3|Mux52~4_combout\))) ) ) # ( !\inst3|Mux20~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(11)))) # (\inst7|rf_sel\(3) & (\inst3|Mux52~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux52~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(11),
	datae => \inst3|ALT_INV_Mux20~5_combout\,
	combout => \inst3|Mux20~6_combout\);

\inst3|data_input_z[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux20~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(11));

\inst3|regs~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~4_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux52~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(11))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux52~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(11),
	combout => \inst3|regs~4_combout\);

\inst3|regs[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~4_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][11]~q\);

\inst3|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~0_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[3][11]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[2][11]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[1][11]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][11]~q\,
	datab => \inst3|ALT_INV_regs[1][11]~q\,
	datac => \inst3|ALT_INV_regs[2][11]~q\,
	datad => \inst3|ALT_INV_regs[3][11]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux36~0_combout\);

\inst3|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~1_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[7][11]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[6][11]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[5][11]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][11]~q\,
	datab => \inst3|ALT_INV_regs[5][11]~q\,
	datac => \inst3|ALT_INV_regs[6][11]~q\,
	datad => \inst3|ALT_INV_regs[7][11]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux36~1_combout\);

\inst3|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~2_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[11][11]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[10][11]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[9][11]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][11]~q\,
	datab => \inst3|ALT_INV_regs[9][11]~q\,
	datac => \inst3|ALT_INV_regs[10][11]~q\,
	datad => \inst3|ALT_INV_regs[11][11]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux36~2_combout\);

\inst3|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~3_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[15][11]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[14][11]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[13][11]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][11]~q\,
	datab => \inst3|ALT_INV_regs[13][11]~q\,
	datac => \inst3|ALT_INV_regs[14][11]~q\,
	datad => \inst3|ALT_INV_regs[15][11]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux36~3_combout\);

\inst3|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux36~4_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux36~3_combout\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux36~2_combout\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|Mux36~1_combout\ ) ) ) # ( !\inst2|rx\(2) 
-- & ( !\inst2|rx\(3) & ( \inst3|Mux36~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux36~0_combout\,
	datab => \inst3|ALT_INV_Mux36~1_combout\,
	datac => \inst3|ALT_INV_Mux36~2_combout\,
	datad => \inst3|ALT_INV_Mux36~3_combout\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux36~4_combout\);

\inst|out_count~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~6_combout\ = ( \inst|Add0~17_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux36~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(11))))) ) ) # ( !\inst|Add0~17_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux36~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux36~4_combout\,
	datad => \inst2|ALT_INV_operand\(11),
	datae => \inst|ALT_INV_Add0~17_sumout\,
	combout => \inst|out_count~6_combout\);

\inst|out_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~6_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(11));

\inst1|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 10,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 10,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 10,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 10,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a234~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a202~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a170~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a138~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 10,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 10,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a74~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a74~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a106~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\);

\inst2|operand[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(10));

\inst9|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux5~0_combout\ = ( \inst2|operand\(10) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux37~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux53~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(10) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux37~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux53~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux37~4_combout\,
	datab => \inst3|ALT_INV_Mux53~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(10),
	combout => \inst9|Mux5~0_combout\);

\inst9|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux21~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~9_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux5~0_combout\ & (\inst3|Mux37~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux5~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux37~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~9_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux5~0_combout\ & (\inst3|Mux53~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux5~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux53~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~9_sumout\,
	datab => \inst9|ALT_INV_Mux5~0_combout\,
	datac => \inst3|ALT_INV_Mux53~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux37~4_combout\,
	combout => \inst9|Mux21~0_combout\);

\inst9|result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux21~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(10));

\inst9|alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(10));

\inst3|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~0_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[12][10]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[8][10]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[4][10]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][10]~q\,
	datab => \inst3|ALT_INV_regs[4][10]~q\,
	datac => \inst3|ALT_INV_regs[8][10]~q\,
	datad => \inst3|ALT_INV_regs[12][10]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux21~0_combout\);

\inst3|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~1_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[13][10]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[9][10]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[5][10]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[1][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][10]~q\,
	datab => \inst3|ALT_INV_regs[5][10]~q\,
	datac => \inst3|ALT_INV_regs[9][10]~q\,
	datad => \inst3|ALT_INV_regs[13][10]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux21~1_combout\);

\inst3|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~2_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[14][10]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[10][10]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[6][10]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[2][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][10]~q\,
	datab => \inst3|ALT_INV_regs[6][10]~q\,
	datac => \inst3|ALT_INV_regs[10][10]~q\,
	datad => \inst3|ALT_INV_regs[14][10]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux21~2_combout\);

\inst3|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~3_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[15][10]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[11][10]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[7][10]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[3][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][10]~q\,
	datab => \inst3|ALT_INV_regs[7][10]~q\,
	datac => \inst3|ALT_INV_regs[11][10]~q\,
	datad => \inst3|ALT_INV_regs[15][10]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux21~3_combout\);

\inst3|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~4_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux21~3_combout\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux21~2_combout\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|Mux21~1_combout\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|Mux21~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux21~0_combout\,
	datab => \inst3|ALT_INV_Mux21~1_combout\,
	datac => \inst3|ALT_INV_Mux21~2_combout\,
	datad => \inst3|ALT_INV_Mux21~3_combout\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux21~4_combout\);

\inst3|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~5_combout\ = ( \inst3|Mux21~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(10))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux37~4_combout\))) ) ) # ( !\inst3|Mux21~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(10))))) # (\inst7|rf_sel\(3) & (\inst3|Mux37~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux37~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(10),
	datae => \inst3|ALT_INV_Mux21~4_combout\,
	combout => \inst3|Mux21~5_combout\);

\inst3|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux21~6_combout\ = ( \inst3|Mux21~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(10)))) # (\inst7|rf_sel\(3) & (\inst3|Mux53~4_combout\))) ) ) # ( !\inst3|Mux21~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(10)))) # (\inst7|rf_sel\(3) & (\inst3|Mux53~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux53~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(10),
	datae => \inst3|ALT_INV_Mux21~5_combout\,
	combout => \inst3|Mux21~6_combout\);

\inst3|data_input_z[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux21~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(10));

\inst3|regs~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~5_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux53~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(10))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux53~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(10),
	combout => \inst3|regs~5_combout\);

\inst3|regs[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~5_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][10]~q\);

\inst3|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~0_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[12][10]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[8][10]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[4][10]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][10]~q\,
	datab => \inst3|ALT_INV_regs[4][10]~q\,
	datac => \inst3|ALT_INV_regs[8][10]~q\,
	datad => \inst3|ALT_INV_regs[12][10]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux37~0_combout\);

\inst3|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~1_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[13][10]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[9][10]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[5][10]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[1][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][10]~q\,
	datab => \inst3|ALT_INV_regs[5][10]~q\,
	datac => \inst3|ALT_INV_regs[9][10]~q\,
	datad => \inst3|ALT_INV_regs[13][10]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux37~1_combout\);

\inst3|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~2_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[14][10]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[10][10]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[6][10]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[2][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][10]~q\,
	datab => \inst3|ALT_INV_regs[6][10]~q\,
	datac => \inst3|ALT_INV_regs[10][10]~q\,
	datad => \inst3|ALT_INV_regs[14][10]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux37~2_combout\);

\inst3|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~3_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[15][10]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[11][10]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[7][10]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[3][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][10]~q\,
	datab => \inst3|ALT_INV_regs[7][10]~q\,
	datac => \inst3|ALT_INV_regs[11][10]~q\,
	datad => \inst3|ALT_INV_regs[15][10]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux37~3_combout\);

\inst3|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux37~4_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux37~3_combout\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux37~2_combout\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|Mux37~1_combout\ ) ) ) # ( !\inst2|rx\(0) 
-- & ( !\inst2|rx\(1) & ( \inst3|Mux37~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux37~0_combout\,
	datab => \inst3|ALT_INV_Mux37~1_combout\,
	datac => \inst3|ALT_INV_Mux37~2_combout\,
	datad => \inst3|ALT_INV_Mux37~3_combout\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux37~4_combout\);

\inst|out_count~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~7_combout\ = ( \inst|Add0~21_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux37~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(10))))) ) ) # ( !\inst|Add0~21_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux37~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(10)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux37~4_combout\,
	datad => \inst2|ALT_INV_operand\(10),
	datae => \inst|ALT_INV_Add0~21_sumout\,
	combout => \inst|out_count~7_combout\);

\inst|out_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~7_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(10));

\inst1|altsyncram_component|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 9,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 9,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 9,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 9,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a233~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a201~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a169~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a137~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 9,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 9,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a73~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a73~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a73~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a73~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a105~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\);

\inst2|operand[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(9));

\inst9|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux6~0_combout\ = ( \inst2|operand\(9) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux38~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux54~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(9) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux38~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux54~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux38~4_combout\,
	datab => \inst3|ALT_INV_Mux54~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(9),
	combout => \inst9|Mux6~0_combout\);

\inst9|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux22~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~13_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux6~0_combout\ & (\inst3|Mux38~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux6~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux38~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~13_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux6~0_combout\ & (\inst3|Mux54~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux6~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux54~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~13_sumout\,
	datab => \inst9|ALT_INV_Mux6~0_combout\,
	datac => \inst3|ALT_INV_Mux54~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux38~4_combout\,
	combout => \inst9|Mux22~0_combout\);

\inst9|result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux22~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(9));

\inst9|alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(9));

\inst3|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~0_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[3][9]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[2][9]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[1][9]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][9]~q\,
	datab => \inst3|ALT_INV_regs[1][9]~q\,
	datac => \inst3|ALT_INV_regs[2][9]~q\,
	datad => \inst3|ALT_INV_regs[3][9]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux22~0_combout\);

\inst3|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~1_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[7][9]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[6][9]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[5][9]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][9]~q\,
	datab => \inst3|ALT_INV_regs[5][9]~q\,
	datac => \inst3|ALT_INV_regs[6][9]~q\,
	datad => \inst3|ALT_INV_regs[7][9]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux22~1_combout\);

\inst3|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~2_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[11][9]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[10][9]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[9][9]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][9]~q\,
	datab => \inst3|ALT_INV_regs[9][9]~q\,
	datac => \inst3|ALT_INV_regs[10][9]~q\,
	datad => \inst3|ALT_INV_regs[11][9]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux22~2_combout\);

\inst3|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~3_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[15][9]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[14][9]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[13][9]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][9]~q\,
	datab => \inst3|ALT_INV_regs[13][9]~q\,
	datac => \inst3|ALT_INV_regs[14][9]~q\,
	datad => \inst3|ALT_INV_regs[15][9]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux22~3_combout\);

\inst3|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~4_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux22~3_combout\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux22~2_combout\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( 
-- \inst3|Mux22~1_combout\ ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|Mux22~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux22~0_combout\,
	datab => \inst3|ALT_INV_Mux22~1_combout\,
	datac => \inst3|ALT_INV_Mux22~2_combout\,
	datad => \inst3|ALT_INV_Mux22~3_combout\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux22~4_combout\);

\inst3|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~5_combout\ = ( \inst3|Mux22~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(9))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux38~4_combout\))) ) ) # ( !\inst3|Mux22~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(9))))) # (\inst7|rf_sel\(3) & (\inst3|Mux38~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux38~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(9),
	datae => \inst3|ALT_INV_Mux22~4_combout\,
	combout => \inst3|Mux22~5_combout\);

\inst3|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux22~6_combout\ = ( \inst3|Mux22~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(9)))) # (\inst7|rf_sel\(3) & (\inst3|Mux54~4_combout\))) ) ) # ( !\inst3|Mux22~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(9)))) # (\inst7|rf_sel\(3) & (\inst3|Mux54~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux54~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(9),
	datae => \inst3|ALT_INV_Mux22~5_combout\,
	combout => \inst3|Mux22~6_combout\);

\inst3|data_input_z[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux22~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(9));

\inst3|regs~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~6_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux54~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(9))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux54~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(9),
	combout => \inst3|regs~6_combout\);

\inst3|regs[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~6_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][9]~q\);

\inst3|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~0_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[3][9]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[2][9]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[1][9]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][9]~q\,
	datab => \inst3|ALT_INV_regs[1][9]~q\,
	datac => \inst3|ALT_INV_regs[2][9]~q\,
	datad => \inst3|ALT_INV_regs[3][9]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux38~0_combout\);

\inst3|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~1_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[7][9]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[6][9]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[5][9]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][9]~q\,
	datab => \inst3|ALT_INV_regs[5][9]~q\,
	datac => \inst3|ALT_INV_regs[6][9]~q\,
	datad => \inst3|ALT_INV_regs[7][9]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux38~1_combout\);

\inst3|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~2_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[11][9]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[10][9]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[9][9]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][9]~q\,
	datab => \inst3|ALT_INV_regs[9][9]~q\,
	datac => \inst3|ALT_INV_regs[10][9]~q\,
	datad => \inst3|ALT_INV_regs[11][9]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux38~2_combout\);

\inst3|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~3_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[15][9]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[14][9]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[13][9]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][9]~q\,
	datab => \inst3|ALT_INV_regs[13][9]~q\,
	datac => \inst3|ALT_INV_regs[14][9]~q\,
	datad => \inst3|ALT_INV_regs[15][9]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux38~3_combout\);

\inst3|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux38~4_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux38~3_combout\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux38~2_combout\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|Mux38~1_combout\ ) ) ) # ( !\inst2|rx\(2) 
-- & ( !\inst2|rx\(3) & ( \inst3|Mux38~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux38~0_combout\,
	datab => \inst3|ALT_INV_Mux38~1_combout\,
	datac => \inst3|ALT_INV_Mux38~2_combout\,
	datad => \inst3|ALT_INV_Mux38~3_combout\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux38~4_combout\);

\inst|out_count~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~8_combout\ = ( \inst|Add0~25_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux38~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(9))))) ) ) # ( !\inst|Add0~25_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux38~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux38~4_combout\,
	datad => \inst2|ALT_INV_operand\(9),
	datae => \inst|ALT_INV_Add0~25_sumout\,
	combout => \inst|out_count~8_combout\);

\inst|out_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~8_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(9));

\inst1|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 24,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 24,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 24,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 24,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a248~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a216~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a184~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a152~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 24,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 24,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a88~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a88~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a120~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\);

\inst2|opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(0));

\inst7|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~2_combout\ = (\inst2|opcode\(3) & (!\inst2|opcode\(1) & !\inst2|opcode\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Equal0~2_combout\);

\inst7|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux50~0_combout\ = ( \inst2|address_method\(0) & ( (!\inst2|opcode\(5) & (\inst2|opcode\(4) & \inst7|alu_opsel\(3))) ) ) # ( !\inst2|address_method\(0) & ( (!\inst2|opcode\(2) & ((!\inst2|opcode\(4) & (!\inst2|opcode\(5))) # (\inst2|opcode\(4) & 
-- ((\inst7|alu_opsel\(3)))))) # (\inst2|opcode\(2) & (!\inst2|opcode\(5) & ((\inst7|alu_opsel\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010111010000000000010001010000000101110100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst7|ALT_INV_alu_opsel\(3),
	datae => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|Mux50~0_combout\);

\inst7|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux50~1_combout\ = (!\inst7|Mux0~0_combout\ & ((!\inst2|opcode\(1) & ((!\inst2|opcode\(0)))) # (\inst2|opcode\(1) & (!\inst2|opcode\(2))))) # (\inst7|Mux0~0_combout\ & (!\inst2|opcode\(2) & ((!\inst2|opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001010100000111000101010000011100010101000001110001010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(2),
	datab => \inst2|ALT_INV_opcode\(1),
	datac => \inst2|ALT_INV_opcode\(0),
	datad => \inst7|ALT_INV_Mux0~0_combout\,
	combout => \inst7|Mux50~1_combout\);

\inst7|Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux50~2_combout\ = ( \inst7|Mux50~1_combout\ & ( (!\inst7|alu_opsel\(3) & (((\inst7|Equal0~2_combout\ & \inst7|Mux50~0_combout\)))) # (\inst7|alu_opsel\(3) & (((\inst7|Equal0~2_combout\ & \inst7|Mux50~0_combout\)) # (\inst7|Mux54~1_combout\))) ) ) 
-- # ( !\inst7|Mux50~1_combout\ & ( (\inst7|Equal0~2_combout\ & \inst7|Mux50~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000100010001111100000000000011110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(3),
	datab => \inst7|ALT_INV_Mux54~1_combout\,
	datac => \inst7|ALT_INV_Equal0~2_combout\,
	datad => \inst7|ALT_INV_Mux50~0_combout\,
	datae => \inst7|ALT_INV_Mux50~1_combout\,
	combout => \inst7|Mux50~2_combout\);

\inst7|alu_opsel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Mux50~2_combout\,
	sclr => \inst7|ALT_INV_nextState.decode3~q\,
	ena => \inst7|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(3));

\inst1|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 8,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 8,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 8,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 8,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a232~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a200~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a168~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a136~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 8,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 8,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a72~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a72~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a72~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a104~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\);

\inst2|operand[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(8));

\inst9|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux7~0_combout\ = ( \inst2|operand\(8) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux39~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux55~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(8) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux39~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux55~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux39~4_combout\,
	datab => \inst3|ALT_INV_Mux55~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(8),
	combout => \inst9|Mux7~0_combout\);

\inst9|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux23~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~45_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux7~0_combout\ & (\inst3|Mux39~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux7~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux39~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~45_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux7~0_combout\ & (\inst3|Mux55~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux7~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux55~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~45_sumout\,
	datab => \inst9|ALT_INV_Mux7~0_combout\,
	datac => \inst3|ALT_INV_Mux55~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux39~4_combout\,
	combout => \inst9|Mux23~0_combout\);

\inst9|result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux23~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(8));

\inst9|alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(8));

\inst3|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~0_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[12][8]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[8][8]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[4][8]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][8]~q\,
	datab => \inst3|ALT_INV_regs[4][8]~q\,
	datac => \inst3|ALT_INV_regs[8][8]~q\,
	datad => \inst3|ALT_INV_regs[12][8]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux23~0_combout\);

\inst3|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~1_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[13][8]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[9][8]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[5][8]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[1][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][8]~q\,
	datab => \inst3|ALT_INV_regs[5][8]~q\,
	datac => \inst3|ALT_INV_regs[9][8]~q\,
	datad => \inst3|ALT_INV_regs[13][8]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux23~1_combout\);

\inst3|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~2_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[14][8]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[10][8]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[6][8]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[2][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][8]~q\,
	datab => \inst3|ALT_INV_regs[6][8]~q\,
	datac => \inst3|ALT_INV_regs[10][8]~q\,
	datad => \inst3|ALT_INV_regs[14][8]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux23~2_combout\);

\inst3|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~3_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[15][8]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[11][8]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[7][8]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[3][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][8]~q\,
	datab => \inst3|ALT_INV_regs[7][8]~q\,
	datac => \inst3|ALT_INV_regs[11][8]~q\,
	datad => \inst3|ALT_INV_regs[15][8]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux23~3_combout\);

\inst3|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~4_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux23~3_combout\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux23~2_combout\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|Mux23~1_combout\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|Mux23~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux23~0_combout\,
	datab => \inst3|ALT_INV_Mux23~1_combout\,
	datac => \inst3|ALT_INV_Mux23~2_combout\,
	datad => \inst3|ALT_INV_Mux23~3_combout\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux23~4_combout\);

\inst3|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~5_combout\ = ( \inst3|Mux23~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(8))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux39~4_combout\))) ) ) # ( !\inst3|Mux23~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(8))))) # (\inst7|rf_sel\(3) & (\inst3|Mux39~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux39~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(8),
	datae => \inst3|ALT_INV_Mux23~4_combout\,
	combout => \inst3|Mux23~5_combout\);

\inst3|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux23~6_combout\ = ( \inst3|Mux23~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(8)))) # (\inst7|rf_sel\(3) & (\inst3|Mux55~4_combout\))) ) ) # ( !\inst3|Mux23~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(8)))) # (\inst7|rf_sel\(3) & (\inst3|Mux55~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux55~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(8),
	datae => \inst3|ALT_INV_Mux23~5_combout\,
	combout => \inst3|Mux23~6_combout\);

\inst3|data_input_z[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux23~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(8));

\inst3|regs~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~7_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux55~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(8))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux55~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(8),
	combout => \inst3|regs~7_combout\);

\inst3|regs[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~7_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][8]~q\);

\inst3|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~0_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[12][8]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[8][8]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[4][8]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][8]~q\,
	datab => \inst3|ALT_INV_regs[4][8]~q\,
	datac => \inst3|ALT_INV_regs[8][8]~q\,
	datad => \inst3|ALT_INV_regs[12][8]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux39~0_combout\);

\inst3|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~1_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[13][8]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[9][8]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[5][8]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[1][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][8]~q\,
	datab => \inst3|ALT_INV_regs[5][8]~q\,
	datac => \inst3|ALT_INV_regs[9][8]~q\,
	datad => \inst3|ALT_INV_regs[13][8]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux39~1_combout\);

\inst3|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~2_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[14][8]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[10][8]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[6][8]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[2][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][8]~q\,
	datab => \inst3|ALT_INV_regs[6][8]~q\,
	datac => \inst3|ALT_INV_regs[10][8]~q\,
	datad => \inst3|ALT_INV_regs[14][8]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux39~2_combout\);

\inst3|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~3_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[15][8]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[11][8]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[7][8]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[3][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][8]~q\,
	datab => \inst3|ALT_INV_regs[7][8]~q\,
	datac => \inst3|ALT_INV_regs[11][8]~q\,
	datad => \inst3|ALT_INV_regs[15][8]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux39~3_combout\);

\inst3|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux39~4_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux39~3_combout\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux39~2_combout\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|Mux39~1_combout\ ) ) ) # ( !\inst2|rx\(0) 
-- & ( !\inst2|rx\(1) & ( \inst3|Mux39~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux39~0_combout\,
	datab => \inst3|ALT_INV_Mux39~1_combout\,
	datac => \inst3|ALT_INV_Mux39~2_combout\,
	datad => \inst3|ALT_INV_Mux39~3_combout\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux39~4_combout\);

\inst|out_count~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~9_combout\ = ( \inst|Add0~29_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux39~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(8))))) ) ) # ( !\inst|Add0~29_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux39~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux39~4_combout\,
	datad => \inst2|ALT_INV_operand\(8),
	datae => \inst|ALT_INV_Add0~29_sumout\,
	combout => \inst|out_count~9_combout\);

\inst|out_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~9_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(8));

\inst1|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 30,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 30,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 30,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 30,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a254~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a222~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a190~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a158~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 30,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 30,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a94~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a94~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a94~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a94~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a126~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\);

\inst2|address_method[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|address_method\(0));

\inst7|Selector22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector22~1_combout\ = ( \inst7|Mux51~4_combout\ & ( (!\inst2|address_method\(1) & (!\inst2|address_method\(0) & ((!\inst7|Mux51~3_combout\)))) # (\inst2|address_method\(1) & (((!\inst7|Mux51~3_combout\) # (\inst7|Mux51~1_combout\)))) ) ) # ( 
-- !\inst7|Mux51~4_combout\ & ( (\inst2|address_method\(1) & \inst7|Mux51~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110111010000010100000101000001011101110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(1),
	datab => \inst2|ALT_INV_address_method\(0),
	datac => \inst7|ALT_INV_Mux51~1_combout\,
	datad => \inst7|ALT_INV_Mux51~3_combout\,
	datae => \inst7|ALT_INV_Mux51~4_combout\,
	combout => \inst7|Selector22~1_combout\);

\inst7|alu_opsel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector22~1_combout\,
	sclr => \inst7|ALT_INV_nextState.decode3~q\,
	ena => \inst7|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(0));

\inst9|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux24~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~41_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux8~0_combout\ & (\inst3|Mux40~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux8~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux40~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~41_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux8~0_combout\ & (\inst3|Mux56~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux8~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux56~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~41_sumout\,
	datab => \inst9|ALT_INV_Mux8~0_combout\,
	datac => \inst3|ALT_INV_Mux56~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux40~4_combout\,
	combout => \inst9|Mux24~0_combout\);

\inst9|result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux24~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(7));

\inst9|alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(7));

\inst3|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~0_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[3][7]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[2][7]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[1][7]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][7]~q\,
	datab => \inst3|ALT_INV_regs[1][7]~q\,
	datac => \inst3|ALT_INV_regs[2][7]~q\,
	datad => \inst3|ALT_INV_regs[3][7]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux24~0_combout\);

\inst3|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~1_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[7][7]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[6][7]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[5][7]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][7]~q\,
	datab => \inst3|ALT_INV_regs[5][7]~q\,
	datac => \inst3|ALT_INV_regs[6][7]~q\,
	datad => \inst3|ALT_INV_regs[7][7]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux24~1_combout\);

\inst3|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~2_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[11][7]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[10][7]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[9][7]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][7]~q\,
	datab => \inst3|ALT_INV_regs[9][7]~q\,
	datac => \inst3|ALT_INV_regs[10][7]~q\,
	datad => \inst3|ALT_INV_regs[11][7]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux24~2_combout\);

\inst3|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~3_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[15][7]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[14][7]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[13][7]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][7]~q\,
	datab => \inst3|ALT_INV_regs[13][7]~q\,
	datac => \inst3|ALT_INV_regs[14][7]~q\,
	datad => \inst3|ALT_INV_regs[15][7]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux24~3_combout\);

\inst3|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~4_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux24~3_combout\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux24~2_combout\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( 
-- \inst3|Mux24~1_combout\ ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|Mux24~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux24~0_combout\,
	datab => \inst3|ALT_INV_Mux24~1_combout\,
	datac => \inst3|ALT_INV_Mux24~2_combout\,
	datad => \inst3|ALT_INV_Mux24~3_combout\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux24~4_combout\);

\inst3|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~5_combout\ = ( \inst3|Mux24~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(7))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux40~4_combout\))) ) ) # ( !\inst3|Mux24~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(7))))) # (\inst7|rf_sel\(3) & (\inst3|Mux40~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux40~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(7),
	datae => \inst3|ALT_INV_Mux24~4_combout\,
	combout => \inst3|Mux24~5_combout\);

\inst3|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux24~6_combout\ = ( \inst3|Mux24~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(7)))) # (\inst7|rf_sel\(3) & (\inst3|Mux56~4_combout\))) ) ) # ( !\inst3|Mux24~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(7)))) # (\inst7|rf_sel\(3) & (\inst3|Mux56~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux56~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(7),
	datae => \inst3|ALT_INV_Mux24~5_combout\,
	combout => \inst3|Mux24~6_combout\);

\inst3|data_input_z[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux24~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(7));

\inst3|regs~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~8_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux56~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux56~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(7),
	combout => \inst3|regs~8_combout\);

\inst3|regs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~8_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][7]~q\);

\inst3|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~0_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[3][7]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[2][7]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[1][7]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][7]~q\,
	datab => \inst3|ALT_INV_regs[1][7]~q\,
	datac => \inst3|ALT_INV_regs[2][7]~q\,
	datad => \inst3|ALT_INV_regs[3][7]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux40~0_combout\);

\inst3|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~1_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[7][7]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[6][7]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[5][7]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][7]~q\,
	datab => \inst3|ALT_INV_regs[5][7]~q\,
	datac => \inst3|ALT_INV_regs[6][7]~q\,
	datad => \inst3|ALT_INV_regs[7][7]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux40~1_combout\);

\inst3|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~2_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[11][7]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[10][7]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[9][7]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][7]~q\,
	datab => \inst3|ALT_INV_regs[9][7]~q\,
	datac => \inst3|ALT_INV_regs[10][7]~q\,
	datad => \inst3|ALT_INV_regs[11][7]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux40~2_combout\);

\inst3|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~3_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[15][7]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[14][7]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[13][7]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][7]~q\,
	datab => \inst3|ALT_INV_regs[13][7]~q\,
	datac => \inst3|ALT_INV_regs[14][7]~q\,
	datad => \inst3|ALT_INV_regs[15][7]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux40~3_combout\);

\inst3|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux40~4_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux40~3_combout\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux40~2_combout\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|Mux40~1_combout\ ) ) ) # ( !\inst2|rx\(2) 
-- & ( !\inst2|rx\(3) & ( \inst3|Mux40~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux40~0_combout\,
	datab => \inst3|ALT_INV_Mux40~1_combout\,
	datac => \inst3|ALT_INV_Mux40~2_combout\,
	datad => \inst3|ALT_INV_Mux40~3_combout\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux40~4_combout\);

\inst|out_count~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~10_combout\ = ( \inst|Add0~33_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux40~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(7))))) ) ) # ( !\inst|Add0~33_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux40~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux40~4_combout\,
	datad => \inst2|ALT_INV_operand\(7),
	datae => \inst|ALT_INV_Add0~33_sumout\,
	combout => \inst|out_count~10_combout\);

\inst|out_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~10_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(7));

\inst1|altsyncram_component|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 31,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 31,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 31,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 31,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a255~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a223~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a191~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a159~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 31,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 31,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a95~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a95~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a95~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a95~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a127~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\);

\inst2|address_method[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|address_method\(1));

\inst7|addrSel[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|addrSel[1]~0_combout\ = (!\inst2|address_method\(1) & !\inst2|address_method\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(1),
	datab => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|addrSel[1]~0_combout\);

\inst7|Selector25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector25~2_combout\ = ( \inst2|opcode\(0) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(3) & (!\inst2|opcode\(2) & \inst2|opcode\(1)))) ) ) # ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(1) & ((!\inst2|opcode\(2) & ((\inst2|opcode\(3)))) # 
-- (\inst2|opcode\(2) & (!\inst2|opcode\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000000000000000001000000000111010000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(3),
	datac => \inst2|ALT_INV_opcode\(2),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Selector25~2_combout\);

\inst7|Selector25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector25~3_combout\ = ( \inst7|Selector25~1_combout\ & ( \inst7|Selector25~2_combout\ ) ) # ( !\inst7|Selector25~1_combout\ & ( \inst7|Selector25~2_combout\ & ( ((\inst7|rf_sel\(1) & ((!\inst7|Selector23~2_combout\) # 
-- (\inst7|addrSel[1]~0_combout\)))) # (\inst7|Selector25~0_combout\) ) ) ) # ( \inst7|Selector25~1_combout\ & ( !\inst7|Selector25~2_combout\ ) ) # ( !\inst7|Selector25~1_combout\ & ( !\inst7|Selector25~2_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|Selector23~2_combout\) # (\inst7|addrSel[1]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010001111111111111111101011111000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(1),
	datab => \inst7|ALT_INV_addrSel[1]~0_combout\,
	datac => \inst7|ALT_INV_Selector25~0_combout\,
	datad => \inst7|ALT_INV_Selector23~2_combout\,
	datae => \inst7|ALT_INV_Selector25~1_combout\,
	dataf => \inst7|ALT_INV_Selector25~2_combout\,
	combout => \inst7|Selector25~3_combout\);

\inst7|rf_sel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector25~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|rf_sel\(1));

\inst9|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux25~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~61_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux9~0_combout\ & (\inst3|Mux41~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux9~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux41~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~61_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux9~0_combout\ & (\inst3|Mux57~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux9~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux57~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~61_sumout\,
	datab => \inst9|ALT_INV_Mux9~0_combout\,
	datac => \inst3|ALT_INV_Mux57~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux41~4_combout\,
	combout => \inst9|Mux25~0_combout\);

\inst9|result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux25~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(6));

\inst9|alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(6));

\inst3|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~0_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[12][6]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[8][6]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[4][6]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][6]~q\,
	datab => \inst3|ALT_INV_regs[4][6]~q\,
	datac => \inst3|ALT_INV_regs[8][6]~q\,
	datad => \inst3|ALT_INV_regs[12][6]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux25~0_combout\);

\inst3|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~1_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[13][6]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[9][6]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[5][6]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[1][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][6]~q\,
	datab => \inst3|ALT_INV_regs[5][6]~q\,
	datac => \inst3|ALT_INV_regs[9][6]~q\,
	datad => \inst3|ALT_INV_regs[13][6]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux25~1_combout\);

\inst3|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~2_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[14][6]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[10][6]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[6][6]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[2][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][6]~q\,
	datab => \inst3|ALT_INV_regs[6][6]~q\,
	datac => \inst3|ALT_INV_regs[10][6]~q\,
	datad => \inst3|ALT_INV_regs[14][6]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux25~2_combout\);

\inst3|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~3_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[15][6]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[11][6]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[7][6]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[3][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][6]~q\,
	datab => \inst3|ALT_INV_regs[7][6]~q\,
	datac => \inst3|ALT_INV_regs[11][6]~q\,
	datad => \inst3|ALT_INV_regs[15][6]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux25~3_combout\);

\inst3|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~4_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux25~3_combout\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux25~2_combout\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|Mux25~1_combout\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|Mux25~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux25~0_combout\,
	datab => \inst3|ALT_INV_Mux25~1_combout\,
	datac => \inst3|ALT_INV_Mux25~2_combout\,
	datad => \inst3|ALT_INV_Mux25~3_combout\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux25~4_combout\);

\inst3|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~5_combout\ = ( \inst3|Mux25~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(6))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux41~4_combout\))) ) ) # ( !\inst3|Mux25~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(6))))) # (\inst7|rf_sel\(3) & (\inst3|Mux41~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux41~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(6),
	datae => \inst3|ALT_INV_Mux25~4_combout\,
	combout => \inst3|Mux25~5_combout\);

\inst3|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux25~6_combout\ = ( \inst3|Mux25~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(6)))) # (\inst7|rf_sel\(3) & (\inst3|Mux57~4_combout\))) ) ) # ( !\inst3|Mux25~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(6)))) # (\inst7|rf_sel\(3) & (\inst3|Mux57~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux57~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(6),
	datae => \inst3|ALT_INV_Mux25~5_combout\,
	combout => \inst3|Mux25~6_combout\);

\inst3|data_input_z[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux25~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(6));

\inst3|regs~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~9_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux57~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(6))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux57~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(6),
	combout => \inst3|regs~9_combout\);

\inst3|regs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~9_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][6]~q\);

\inst3|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~0_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[12][6]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[8][6]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[4][6]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][6]~q\,
	datab => \inst3|ALT_INV_regs[4][6]~q\,
	datac => \inst3|ALT_INV_regs[8][6]~q\,
	datad => \inst3|ALT_INV_regs[12][6]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux41~0_combout\);

\inst3|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~1_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[13][6]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[9][6]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[5][6]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[1][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][6]~q\,
	datab => \inst3|ALT_INV_regs[5][6]~q\,
	datac => \inst3|ALT_INV_regs[9][6]~q\,
	datad => \inst3|ALT_INV_regs[13][6]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux41~1_combout\);

\inst3|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~2_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[14][6]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[10][6]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[6][6]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[2][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][6]~q\,
	datab => \inst3|ALT_INV_regs[6][6]~q\,
	datac => \inst3|ALT_INV_regs[10][6]~q\,
	datad => \inst3|ALT_INV_regs[14][6]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux41~2_combout\);

\inst3|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~3_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[15][6]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[11][6]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[7][6]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[3][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][6]~q\,
	datab => \inst3|ALT_INV_regs[7][6]~q\,
	datac => \inst3|ALT_INV_regs[11][6]~q\,
	datad => \inst3|ALT_INV_regs[15][6]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux41~3_combout\);

\inst3|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux41~4_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux41~3_combout\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux41~2_combout\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|Mux41~1_combout\ ) ) ) # ( !\inst2|rx\(0) 
-- & ( !\inst2|rx\(1) & ( \inst3|Mux41~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux41~0_combout\,
	datab => \inst3|ALT_INV_Mux41~1_combout\,
	datac => \inst3|ALT_INV_Mux41~2_combout\,
	datad => \inst3|ALT_INV_Mux41~3_combout\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux41~4_combout\);

\inst|out_count~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~11_combout\ = ( \inst|Add0~37_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux41~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(6))))) ) ) # ( !\inst|Add0~37_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux41~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux41~4_combout\,
	datad => \inst2|ALT_INV_operand\(6),
	datae => \inst|ALT_INV_Add0~37_sumout\,
	combout => \inst|out_count~11_combout\);

\inst|out_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~11_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(6));

\inst1|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 26,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 26,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 26,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 26,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a250~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a218~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a186~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a154~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 26,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 26,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a90~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a122~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\);

\inst2|opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(2));

\inst7|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux43~0_combout\ = (\inst2|opcode\(3) & (!\inst2|opcode\(2) & (!\inst2|opcode\(1) & !\inst2|opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst2|ALT_INV_opcode\(2),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Mux43~0_combout\);

\inst7|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector23~0_combout\ = ( \inst2|address_method\(0) & ( (!\inst2|opcode\(1) & (((!\inst2|opcode\(0))))) # (\inst2|opcode\(1) & (!\inst2|opcode\(3) & (!\inst2|opcode\(2) & \inst2|opcode\(0)))) ) ) # ( !\inst2|address_method\(0) & ( 
-- (!\inst2|opcode\(1) & (!\inst2|opcode\(0) & ((\inst2|opcode\(2)) # (\inst2|opcode\(3))))) # (\inst2|opcode\(1) & (!\inst2|opcode\(3) & (!\inst2|opcode\(2) & \inst2|opcode\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000001000111100000000100001110000000010001111000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst2|ALT_INV_opcode\(2),
	datac => \inst2|ALT_INV_opcode\(1),
	datad => \inst2|ALT_INV_opcode\(0),
	datae => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|Selector23~0_combout\);

\inst7|Selector23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector23~1_combout\ = (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & ((\inst7|Selector23~0_combout\)))) # (\inst2|opcode\(5) & (\inst2|opcode\(4) & (\inst7|Mux43~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100100000001100010010000000110001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst7|ALT_INV_Mux43~0_combout\,
	datad => \inst7|ALT_INV_Selector23~0_combout\,
	combout => \inst7|Selector23~1_combout\);

\inst7|Selector23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector23~3_combout\ = (!\inst2|opcode\(3) & (!\inst2|opcode\(2) & (\inst2|address_method\(1) & \inst7|Selector23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(3),
	datab => \inst2|ALT_INV_opcode\(2),
	datac => \inst2|ALT_INV_address_method\(1),
	datad => \inst7|ALT_INV_Selector23~2_combout\,
	combout => \inst7|Selector23~3_combout\);

\inst7|Selector23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector23~4_combout\ = ( \inst7|Selector23~3_combout\ ) # ( !\inst7|Selector23~3_combout\ & ( (\inst7|rf_sel\(3) & ((!\inst7|nextState.decode3~q\ & (!\inst7|nextState.storeAluResult~q\)) # (\inst7|nextState.decode3~q\ & 
-- ((!\inst7|Selector23~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101000000111111111111111101010001010000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_nextState.decode3~q\,
	datac => \inst7|ALT_INV_nextState.storeAluResult~q\,
	datad => \inst7|ALT_INV_Selector23~1_combout\,
	datae => \inst7|ALT_INV_Selector23~3_combout\,
	combout => \inst7|Selector23~4_combout\);

\inst7|rf_sel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector23~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|rf_sel\(3));

\inst9|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux26~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~33_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux10~0_combout\ & (\inst3|Mux42~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux10~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux42~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~33_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux10~0_combout\ & (\inst3|Mux58~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux10~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux58~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~33_sumout\,
	datab => \inst9|ALT_INV_Mux10~0_combout\,
	datac => \inst3|ALT_INV_Mux58~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux42~4_combout\,
	combout => \inst9|Mux26~0_combout\);

\inst9|result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux26~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(5));

\inst9|alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(5));

\inst3|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~0_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[3][5]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[2][5]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[1][5]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][5]~q\,
	datab => \inst3|ALT_INV_regs[1][5]~q\,
	datac => \inst3|ALT_INV_regs[2][5]~q\,
	datad => \inst3|ALT_INV_regs[3][5]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux26~0_combout\);

\inst3|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~1_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[7][5]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[6][5]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[5][5]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][5]~q\,
	datab => \inst3|ALT_INV_regs[5][5]~q\,
	datac => \inst3|ALT_INV_regs[6][5]~q\,
	datad => \inst3|ALT_INV_regs[7][5]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux26~1_combout\);

\inst3|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~2_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[11][5]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[10][5]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[9][5]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][5]~q\,
	datab => \inst3|ALT_INV_regs[9][5]~q\,
	datac => \inst3|ALT_INV_regs[10][5]~q\,
	datad => \inst3|ALT_INV_regs[11][5]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux26~2_combout\);

\inst3|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~3_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[15][5]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[14][5]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[13][5]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][5]~q\,
	datab => \inst3|ALT_INV_regs[13][5]~q\,
	datac => \inst3|ALT_INV_regs[14][5]~q\,
	datad => \inst3|ALT_INV_regs[15][5]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux26~3_combout\);

\inst3|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~4_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux26~3_combout\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux26~2_combout\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( 
-- \inst3|Mux26~1_combout\ ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|Mux26~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux26~0_combout\,
	datab => \inst3|ALT_INV_Mux26~1_combout\,
	datac => \inst3|ALT_INV_Mux26~2_combout\,
	datad => \inst3|ALT_INV_Mux26~3_combout\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux26~4_combout\);

\inst3|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~5_combout\ = ( \inst3|Mux26~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(5))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux42~4_combout\))) ) ) # ( !\inst3|Mux26~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(5))))) # (\inst7|rf_sel\(3) & (\inst3|Mux42~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux42~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(5),
	datae => \inst3|ALT_INV_Mux26~4_combout\,
	combout => \inst3|Mux26~5_combout\);

\inst3|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux26~6_combout\ = ( \inst3|Mux26~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(5)))) # (\inst7|rf_sel\(3) & (\inst3|Mux58~4_combout\))) ) ) # ( !\inst3|Mux26~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(5)))) # (\inst7|rf_sel\(3) & (\inst3|Mux58~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux58~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(5),
	datae => \inst3|ALT_INV_Mux26~5_combout\,
	combout => \inst3|Mux26~6_combout\);

\inst3|data_input_z[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux26~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(5));

\inst3|regs~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~10_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux58~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux58~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(5),
	combout => \inst3|regs~10_combout\);

\inst3|regs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~10_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][5]~q\);

\inst3|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~0_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[3][5]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[2][5]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[1][5]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][5]~q\,
	datab => \inst3|ALT_INV_regs[1][5]~q\,
	datac => \inst3|ALT_INV_regs[2][5]~q\,
	datad => \inst3|ALT_INV_regs[3][5]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux42~0_combout\);

\inst3|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~1_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[7][5]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[6][5]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[5][5]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][5]~q\,
	datab => \inst3|ALT_INV_regs[5][5]~q\,
	datac => \inst3|ALT_INV_regs[6][5]~q\,
	datad => \inst3|ALT_INV_regs[7][5]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux42~1_combout\);

\inst3|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~2_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[11][5]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[10][5]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[9][5]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][5]~q\,
	datab => \inst3|ALT_INV_regs[9][5]~q\,
	datac => \inst3|ALT_INV_regs[10][5]~q\,
	datad => \inst3|ALT_INV_regs[11][5]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux42~2_combout\);

\inst3|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~3_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[15][5]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[14][5]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[13][5]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][5]~q\,
	datab => \inst3|ALT_INV_regs[13][5]~q\,
	datac => \inst3|ALT_INV_regs[14][5]~q\,
	datad => \inst3|ALT_INV_regs[15][5]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux42~3_combout\);

\inst3|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux42~4_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux42~3_combout\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux42~2_combout\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|Mux42~1_combout\ ) ) ) # ( !\inst2|rx\(2) 
-- & ( !\inst2|rx\(3) & ( \inst3|Mux42~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux42~0_combout\,
	datab => \inst3|ALT_INV_Mux42~1_combout\,
	datac => \inst3|ALT_INV_Mux42~2_combout\,
	datad => \inst3|ALT_INV_Mux42~3_combout\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux42~4_combout\);

\inst|out_count~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~12_combout\ = ( \inst|Add0~41_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux42~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(5))))) ) ) # ( !\inst|Add0~41_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux42~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux42~4_combout\,
	datad => \inst2|ALT_INV_operand\(5),
	datae => \inst|ALT_INV_Add0~41_sumout\,
	combout => \inst|out_count~12_combout\);

\inst|out_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~12_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(5));

\inst1|altsyncram_component|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 23,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 23,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 23,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 23,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a247~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a215~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a183~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a151~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 23,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 23,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a87~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a87~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a87~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a119~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\);

\inst2|rz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rz\(3));

\inst3|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~8_combout\ = (!\inst2|rz\(0) & (!\inst2|rz\(1) & (!\inst2|rz\(2) & \inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~8_combout\);

\inst3|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][4]~q\);

\inst3|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][4]~q\);

\inst3|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux59~0_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[12][4]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[8][4]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[4][4]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][4]~q\,
	datab => \inst3|ALT_INV_regs[4][4]~q\,
	datac => \inst3|ALT_INV_regs[8][4]~q\,
	datad => \inst3|ALT_INV_regs[12][4]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux59~0_combout\);

\inst3|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][4]~q\);

\inst3|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][4]~q\);

\inst3|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][4]~q\);

\inst3|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][4]~q\);

\inst3|Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux59~1_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[13][4]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[9][4]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[5][4]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[1][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][4]~q\,
	datab => \inst3|ALT_INV_regs[5][4]~q\,
	datac => \inst3|ALT_INV_regs[9][4]~q\,
	datad => \inst3|ALT_INV_regs[13][4]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux59~1_combout\);

\inst3|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][4]~q\);

\inst3|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][4]~q\);

\inst3|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][4]~q\);

\inst3|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][4]~q\);

\inst3|Mux59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux59~2_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[14][4]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[10][4]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[6][4]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[2][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][4]~q\,
	datab => \inst3|ALT_INV_regs[6][4]~q\,
	datac => \inst3|ALT_INV_regs[10][4]~q\,
	datad => \inst3|ALT_INV_regs[14][4]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux59~2_combout\);

\inst3|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][4]~q\);

\inst3|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][4]~q\);

\inst3|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][4]~q\);

\inst3|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][4]~q\);

\inst3|Mux59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux59~3_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[15][4]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[11][4]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[7][4]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[3][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][4]~q\,
	datab => \inst3|ALT_INV_regs[7][4]~q\,
	datac => \inst3|ALT_INV_regs[11][4]~q\,
	datad => \inst3|ALT_INV_regs[15][4]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux59~3_combout\);

\inst3|Mux59~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux59~4_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux59~3_combout\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux59~2_combout\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|Mux59~1_combout\ ) ) ) # ( !\inst2|rz\(0) 
-- & ( !\inst2|rz\(1) & ( \inst3|Mux59~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux59~0_combout\,
	datab => \inst3|ALT_INV_Mux59~1_combout\,
	datac => \inst3|ALT_INV_Mux59~2_combout\,
	datad => \inst3|ALT_INV_Mux59~3_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux59~4_combout\);

\inst9|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux27~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~29_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux11~0_combout\ & (\inst3|Mux43~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux11~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux43~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~29_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux11~0_combout\ & (\inst3|Mux59~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux11~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux59~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~29_sumout\,
	datab => \inst9|ALT_INV_Mux11~0_combout\,
	datac => \inst3|ALT_INV_Mux59~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux43~4_combout\,
	combout => \inst9|Mux27~0_combout\);

\inst9|result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux27~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(4));

\inst9|alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(4));

\inst3|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~0_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[12][4]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[8][4]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[4][4]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][4]~q\,
	datab => \inst3|ALT_INV_regs[4][4]~q\,
	datac => \inst3|ALT_INV_regs[8][4]~q\,
	datad => \inst3|ALT_INV_regs[12][4]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux27~0_combout\);

\inst3|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~1_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[13][4]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[9][4]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[5][4]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[1][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][4]~q\,
	datab => \inst3|ALT_INV_regs[5][4]~q\,
	datac => \inst3|ALT_INV_regs[9][4]~q\,
	datad => \inst3|ALT_INV_regs[13][4]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux27~1_combout\);

\inst3|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~2_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[14][4]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[10][4]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[6][4]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[2][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][4]~q\,
	datab => \inst3|ALT_INV_regs[6][4]~q\,
	datac => \inst3|ALT_INV_regs[10][4]~q\,
	datad => \inst3|ALT_INV_regs[14][4]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux27~2_combout\);

\inst3|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~3_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[15][4]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[11][4]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[7][4]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[3][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][4]~q\,
	datab => \inst3|ALT_INV_regs[7][4]~q\,
	datac => \inst3|ALT_INV_regs[11][4]~q\,
	datad => \inst3|ALT_INV_regs[15][4]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux27~3_combout\);

\inst3|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~4_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux27~3_combout\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux27~2_combout\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|Mux27~1_combout\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|Mux27~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux27~0_combout\,
	datab => \inst3|ALT_INV_Mux27~1_combout\,
	datac => \inst3|ALT_INV_Mux27~2_combout\,
	datad => \inst3|ALT_INV_Mux27~3_combout\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux27~4_combout\);

\inst3|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~5_combout\ = ( \inst3|Mux27~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(4))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux43~4_combout\))) ) ) # ( !\inst3|Mux27~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(4))))) # (\inst7|rf_sel\(3) & (\inst3|Mux43~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux43~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(4),
	datae => \inst3|ALT_INV_Mux27~4_combout\,
	combout => \inst3|Mux27~5_combout\);

\inst3|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux27~6_combout\ = ( \inst3|Mux27~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(4)))) # (\inst7|rf_sel\(3) & (\inst3|Mux59~4_combout\))) ) ) # ( !\inst3|Mux27~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(4)))) # (\inst7|rf_sel\(3) & (\inst3|Mux59~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux59~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(4),
	datae => \inst3|ALT_INV_Mux27~5_combout\,
	combout => \inst3|Mux27~6_combout\);

\inst3|data_input_z[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux27~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(4));

\inst3|regs~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~11_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux59~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux59~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(4),
	combout => \inst3|regs~11_combout\);

\inst3|regs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~11_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][4]~q\);

\inst3|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~0_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[12][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[8][4]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[4][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][4]~q\,
	datab => \inst3|ALT_INV_regs[4][4]~q\,
	datac => \inst3|ALT_INV_regs[8][4]~q\,
	datad => \inst3|ALT_INV_regs[12][4]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux43~0_combout\);

\inst3|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~1_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[13][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[9][4]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[5][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[1][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][4]~q\,
	datab => \inst3|ALT_INV_regs[5][4]~q\,
	datac => \inst3|ALT_INV_regs[9][4]~q\,
	datad => \inst3|ALT_INV_regs[13][4]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux43~1_combout\);

\inst3|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~2_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[14][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[10][4]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[6][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[2][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][4]~q\,
	datab => \inst3|ALT_INV_regs[6][4]~q\,
	datac => \inst3|ALT_INV_regs[10][4]~q\,
	datad => \inst3|ALT_INV_regs[14][4]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux43~2_combout\);

\inst3|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~3_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[15][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[11][4]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[7][4]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[3][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][4]~q\,
	datab => \inst3|ALT_INV_regs[7][4]~q\,
	datac => \inst3|ALT_INV_regs[11][4]~q\,
	datad => \inst3|ALT_INV_regs[15][4]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux43~3_combout\);

\inst3|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux43~4_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux43~3_combout\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux43~2_combout\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|Mux43~1_combout\ ) ) ) # ( !\inst2|rx\(0) 
-- & ( !\inst2|rx\(1) & ( \inst3|Mux43~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux43~0_combout\,
	datab => \inst3|ALT_INV_Mux43~1_combout\,
	datac => \inst3|ALT_INV_Mux43~2_combout\,
	datad => \inst3|ALT_INV_Mux43~3_combout\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux43~4_combout\);

\inst|out_count~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~13_combout\ = ( \inst|Add0~45_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux43~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(4))))) ) ) # ( !\inst|Add0~45_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux43~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux43~4_combout\,
	datad => \inst2|ALT_INV_operand\(4),
	datae => \inst|ALT_INV_Add0~45_sumout\,
	combout => \inst|out_count~13_combout\);

\inst|out_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~13_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(4));

\inst1|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 22,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 22,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 22,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 22,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a246~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a214~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a182~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a150~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 22,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 22,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a86~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a86~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a118~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\);

\inst2|rz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rz\(2));

\inst3|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~2_combout\ = (!\inst2|rz\(0) & (\inst2|rz\(1) & (!\inst2|rz\(2) & !\inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~2_combout\);

\inst3|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][3]~q\);

\inst3|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][3]~q\);

\inst3|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux60~0_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[3][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[2][3]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[1][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][3]~q\,
	datab => \inst3|ALT_INV_regs[1][3]~q\,
	datac => \inst3|ALT_INV_regs[2][3]~q\,
	datad => \inst3|ALT_INV_regs[3][3]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux60~0_combout\);

\inst3|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][3]~q\);

\inst3|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][3]~q\);

\inst3|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][3]~q\);

\inst3|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][3]~q\);

\inst3|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux60~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][3]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][3]~q\,
	datab => \inst3|ALT_INV_regs[5][3]~q\,
	datac => \inst3|ALT_INV_regs[6][3]~q\,
	datad => \inst3|ALT_INV_regs[7][3]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux60~1_combout\);

\inst3|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][3]~q\);

\inst3|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][3]~q\);

\inst3|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][3]~q\);

\inst3|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][3]~q\);

\inst3|Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux60~2_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[11][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[10][3]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[9][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][3]~q\,
	datab => \inst3|ALT_INV_regs[9][3]~q\,
	datac => \inst3|ALT_INV_regs[10][3]~q\,
	datad => \inst3|ALT_INV_regs[11][3]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux60~2_combout\);

\inst3|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][3]~q\);

\inst3|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][3]~q\);

\inst3|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][3]~q\);

\inst3|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][3]~q\);

\inst3|Mux60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux60~3_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[15][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[14][3]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[13][3]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][3]~q\,
	datab => \inst3|ALT_INV_regs[13][3]~q\,
	datac => \inst3|ALT_INV_regs[14][3]~q\,
	datad => \inst3|ALT_INV_regs[15][3]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux60~3_combout\);

\inst3|Mux60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux60~4_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux60~3_combout\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux60~2_combout\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|Mux60~1_combout\ ) ) ) # ( !\inst2|rz\(2) 
-- & ( !\inst2|rz\(3) & ( \inst3|Mux60~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux60~0_combout\,
	datab => \inst3|ALT_INV_Mux60~1_combout\,
	datac => \inst3|ALT_INV_Mux60~2_combout\,
	datad => \inst3|ALT_INV_Mux60~3_combout\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux60~4_combout\);

\inst9|alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(3));

\inst3|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~0_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[3][3]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[2][3]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[1][3]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][3]~q\,
	datab => \inst3|ALT_INV_regs[1][3]~q\,
	datac => \inst3|ALT_INV_regs[2][3]~q\,
	datad => \inst3|ALT_INV_regs[3][3]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux28~0_combout\);

\inst3|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~1_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[7][3]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[6][3]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[5][3]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][3]~q\,
	datab => \inst3|ALT_INV_regs[5][3]~q\,
	datac => \inst3|ALT_INV_regs[6][3]~q\,
	datad => \inst3|ALT_INV_regs[7][3]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux28~1_combout\);

\inst3|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~2_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[11][3]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[10][3]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[9][3]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][3]~q\,
	datab => \inst3|ALT_INV_regs[9][3]~q\,
	datac => \inst3|ALT_INV_regs[10][3]~q\,
	datad => \inst3|ALT_INV_regs[11][3]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux28~2_combout\);

\inst3|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~3_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[15][3]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[14][3]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[13][3]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][3]~q\,
	datab => \inst3|ALT_INV_regs[13][3]~q\,
	datac => \inst3|ALT_INV_regs[14][3]~q\,
	datad => \inst3|ALT_INV_regs[15][3]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux28~3_combout\);

\inst3|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~4_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux28~3_combout\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux28~2_combout\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( 
-- \inst3|Mux28~1_combout\ ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|Mux28~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux28~0_combout\,
	datab => \inst3|ALT_INV_Mux28~1_combout\,
	datac => \inst3|ALT_INV_Mux28~2_combout\,
	datad => \inst3|ALT_INV_Mux28~3_combout\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux28~4_combout\);

\inst3|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~5_combout\ = ( \inst3|Mux28~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(3))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux44~4_combout\))) ) ) # ( !\inst3|Mux28~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(3))))) # (\inst7|rf_sel\(3) & (\inst3|Mux44~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux44~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(3),
	datae => \inst3|ALT_INV_Mux28~4_combout\,
	combout => \inst3|Mux28~5_combout\);

\inst3|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux28~6_combout\ = ( \inst3|Mux28~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(3)))) # (\inst7|rf_sel\(3) & (\inst3|Mux60~4_combout\))) ) ) # ( !\inst3|Mux28~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(3)))) # (\inst7|rf_sel\(3) & (\inst3|Mux60~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux60~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(3),
	datae => \inst3|ALT_INV_Mux28~5_combout\,
	combout => \inst3|Mux28~6_combout\);

\inst3|data_input_z[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux28~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(3));

\inst3|regs~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~12_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux60~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux60~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(3),
	combout => \inst3|regs~12_combout\);

\inst3|regs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~12_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][3]~q\);

\inst3|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~0_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[3][3]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[2][3]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[1][3]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][3]~q\,
	datab => \inst3|ALT_INV_regs[1][3]~q\,
	datac => \inst3|ALT_INV_regs[2][3]~q\,
	datad => \inst3|ALT_INV_regs[3][3]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux44~0_combout\);

\inst3|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~1_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[7][3]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[6][3]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[5][3]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][3]~q\,
	datab => \inst3|ALT_INV_regs[5][3]~q\,
	datac => \inst3|ALT_INV_regs[6][3]~q\,
	datad => \inst3|ALT_INV_regs[7][3]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux44~1_combout\);

\inst3|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~2_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[11][3]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[10][3]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[9][3]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][3]~q\,
	datab => \inst3|ALT_INV_regs[9][3]~q\,
	datac => \inst3|ALT_INV_regs[10][3]~q\,
	datad => \inst3|ALT_INV_regs[11][3]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux44~2_combout\);

\inst3|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~3_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[15][3]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[14][3]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[13][3]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][3]~q\,
	datab => \inst3|ALT_INV_regs[13][3]~q\,
	datac => \inst3|ALT_INV_regs[14][3]~q\,
	datad => \inst3|ALT_INV_regs[15][3]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux44~3_combout\);

\inst3|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux44~4_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux44~3_combout\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux44~2_combout\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|Mux44~1_combout\ ) ) ) # ( !\inst2|rx\(2) 
-- & ( !\inst2|rx\(3) & ( \inst3|Mux44~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux44~0_combout\,
	datab => \inst3|ALT_INV_Mux44~1_combout\,
	datac => \inst3|ALT_INV_Mux44~2_combout\,
	datad => \inst3|ALT_INV_Mux44~3_combout\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux44~4_combout\);

\inst|out_count~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~14_combout\ = ( \inst|Add0~49_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux44~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(3))))) ) ) # ( !\inst|Add0~49_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux44~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux44~4_combout\,
	datad => \inst2|ALT_INV_operand\(3),
	datae => \inst|ALT_INV_Add0~49_sumout\,
	combout => \inst|out_count~14_combout\);

\inst|out_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~14_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(3));

\inst1|altsyncram_component|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 21,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 21,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 21,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 21,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a245~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a213~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a181~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a149~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 21,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 21,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a85~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a85~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a85~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a117~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\);

\inst2|rz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rz\(1));

\inst3|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~4_combout\ = (!\inst2|rz\(0) & (!\inst2|rz\(1) & (\inst2|rz\(2) & !\inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~4_combout\);

\inst3|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][2]~q\);

\inst3|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][2]~q\);

\inst3|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][2]~q\);

\inst3|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux61~0_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[12][2]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[8][2]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[4][2]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][2]~q\,
	datab => \inst3|ALT_INV_regs[4][2]~q\,
	datac => \inst3|ALT_INV_regs[8][2]~q\,
	datad => \inst3|ALT_INV_regs[12][2]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux61~0_combout\);

\inst3|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][2]~q\);

\inst3|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][2]~q\);

\inst3|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][2]~q\);

\inst3|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][2]~q\);

\inst3|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux61~1_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[13][2]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[9][2]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[5][2]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[1][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][2]~q\,
	datab => \inst3|ALT_INV_regs[5][2]~q\,
	datac => \inst3|ALT_INV_regs[9][2]~q\,
	datad => \inst3|ALT_INV_regs[13][2]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux61~1_combout\);

\inst3|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][2]~q\);

\inst3|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][2]~q\);

\inst3|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][2]~q\);

\inst3|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][2]~q\);

\inst3|Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux61~2_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[14][2]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[10][2]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[6][2]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[2][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][2]~q\,
	datab => \inst3|ALT_INV_regs[6][2]~q\,
	datac => \inst3|ALT_INV_regs[10][2]~q\,
	datad => \inst3|ALT_INV_regs[14][2]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux61~2_combout\);

\inst3|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][2]~q\);

\inst3|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][2]~q\);

\inst3|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][2]~q\);

\inst3|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][2]~q\);

\inst3|Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux61~3_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[15][2]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[11][2]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[7][2]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[3][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][2]~q\,
	datab => \inst3|ALT_INV_regs[7][2]~q\,
	datac => \inst3|ALT_INV_regs[11][2]~q\,
	datad => \inst3|ALT_INV_regs[15][2]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux61~3_combout\);

\inst3|Mux61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux61~4_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux61~3_combout\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux61~2_combout\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|Mux61~1_combout\ ) ) ) # ( !\inst2|rz\(0) 
-- & ( !\inst2|rz\(1) & ( \inst3|Mux61~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux61~0_combout\,
	datab => \inst3|ALT_INV_Mux61~1_combout\,
	datac => \inst3|ALT_INV_Mux61~2_combout\,
	datad => \inst3|ALT_INV_Mux61~3_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux61~4_combout\);

\inst9|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux29~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~25_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux13~0_combout\ & (\inst3|Mux45~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux13~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux45~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~25_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux13~0_combout\ & (\inst3|Mux61~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux13~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux61~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~25_sumout\,
	datab => \inst9|ALT_INV_Mux13~0_combout\,
	datac => \inst3|ALT_INV_Mux61~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux45~4_combout\,
	combout => \inst9|Mux29~0_combout\);

\inst9|result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux29~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(2));

\inst9|alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(2));

\inst3|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~0_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[12][2]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[8][2]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[4][2]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][2]~q\,
	datab => \inst3|ALT_INV_regs[4][2]~q\,
	datac => \inst3|ALT_INV_regs[8][2]~q\,
	datad => \inst3|ALT_INV_regs[12][2]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux29~0_combout\);

\inst3|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~1_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[13][2]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[9][2]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[5][2]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[1][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][2]~q\,
	datab => \inst3|ALT_INV_regs[5][2]~q\,
	datac => \inst3|ALT_INV_regs[9][2]~q\,
	datad => \inst3|ALT_INV_regs[13][2]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux29~1_combout\);

\inst3|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~2_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[14][2]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[10][2]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[6][2]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[2][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][2]~q\,
	datab => \inst3|ALT_INV_regs[6][2]~q\,
	datac => \inst3|ALT_INV_regs[10][2]~q\,
	datad => \inst3|ALT_INV_regs[14][2]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux29~2_combout\);

\inst3|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~3_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[15][2]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[11][2]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[7][2]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[3][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][2]~q\,
	datab => \inst3|ALT_INV_regs[7][2]~q\,
	datac => \inst3|ALT_INV_regs[11][2]~q\,
	datad => \inst3|ALT_INV_regs[15][2]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux29~3_combout\);

\inst3|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~4_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux29~3_combout\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux29~2_combout\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|Mux29~1_combout\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|Mux29~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux29~0_combout\,
	datab => \inst3|ALT_INV_Mux29~1_combout\,
	datac => \inst3|ALT_INV_Mux29~2_combout\,
	datad => \inst3|ALT_INV_Mux29~3_combout\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux29~4_combout\);

\inst3|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~5_combout\ = ( \inst3|Mux29~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(2))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux45~4_combout\))) ) ) # ( !\inst3|Mux29~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(2))))) # (\inst7|rf_sel\(3) & (\inst3|Mux45~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux45~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(2),
	datae => \inst3|ALT_INV_Mux29~4_combout\,
	combout => \inst3|Mux29~5_combout\);

\inst3|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux29~6_combout\ = ( \inst3|Mux29~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(2)))) # (\inst7|rf_sel\(3) & (\inst3|Mux61~4_combout\))) ) ) # ( !\inst3|Mux29~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(2)))) # (\inst7|rf_sel\(3) & (\inst3|Mux61~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux61~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(2),
	datae => \inst3|ALT_INV_Mux29~5_combout\,
	combout => \inst3|Mux29~6_combout\);

\inst3|data_input_z[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux29~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(2));

\inst3|regs~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~13_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux61~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux61~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(2),
	combout => \inst3|regs~13_combout\);

\inst3|regs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~13_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][2]~q\);

\inst3|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~0_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[12][2]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[8][2]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[4][2]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][2]~q\,
	datab => \inst3|ALT_INV_regs[4][2]~q\,
	datac => \inst3|ALT_INV_regs[8][2]~q\,
	datad => \inst3|ALT_INV_regs[12][2]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux45~0_combout\);

\inst3|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~1_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[13][2]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[9][2]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[5][2]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[1][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][2]~q\,
	datab => \inst3|ALT_INV_regs[5][2]~q\,
	datac => \inst3|ALT_INV_regs[9][2]~q\,
	datad => \inst3|ALT_INV_regs[13][2]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux45~1_combout\);

\inst3|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~2_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[14][2]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[10][2]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[6][2]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[2][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][2]~q\,
	datab => \inst3|ALT_INV_regs[6][2]~q\,
	datac => \inst3|ALT_INV_regs[10][2]~q\,
	datad => \inst3|ALT_INV_regs[14][2]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux45~2_combout\);

\inst3|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~3_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[15][2]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[11][2]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[7][2]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[3][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][2]~q\,
	datab => \inst3|ALT_INV_regs[7][2]~q\,
	datac => \inst3|ALT_INV_regs[11][2]~q\,
	datad => \inst3|ALT_INV_regs[15][2]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux45~3_combout\);

\inst3|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux45~4_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux45~3_combout\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux45~2_combout\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|Mux45~1_combout\ ) ) ) # ( !\inst2|rx\(0) 
-- & ( !\inst2|rx\(1) & ( \inst3|Mux45~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux45~0_combout\,
	datab => \inst3|ALT_INV_Mux45~1_combout\,
	datac => \inst3|ALT_INV_Mux45~2_combout\,
	datad => \inst3|ALT_INV_Mux45~3_combout\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux45~4_combout\);

\inst|out_count~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~15_combout\ = ( \inst|Add0~53_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux45~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(2))))) ) ) # ( !\inst|Add0~53_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux45~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux45~4_combout\,
	datad => \inst2|ALT_INV_operand\(2),
	datae => \inst|ALT_INV_Add0~53_sumout\,
	combout => \inst|out_count~15_combout\);

\inst|out_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~15_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(2));

\inst1|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 20,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 20,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 20,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 20,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a244~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a212~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a180~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a148~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 20,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 20,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a84~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a84~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\);

\inst2|rz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rz\(0));

\inst3|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Decoder0~1_combout\ = (\inst2|rz\(0) & (!\inst2|rz\(1) & (!\inst2|rz\(2) & !\inst2|rz\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_rz\(0),
	datab => \inst2|ALT_INV_rz\(1),
	datac => \inst2|ALT_INV_rz\(2),
	datad => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Decoder0~1_combout\);

\inst3|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][1]~q\);

\inst3|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][1]~q\);

\inst3|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][1]~q\);

\inst3|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux62~0_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[3][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[2][1]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[1][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][1]~q\,
	datab => \inst3|ALT_INV_regs[1][1]~q\,
	datac => \inst3|ALT_INV_regs[2][1]~q\,
	datad => \inst3|ALT_INV_regs[3][1]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux62~0_combout\);

\inst3|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][1]~q\);

\inst3|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][1]~q\);

\inst3|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][1]~q\);

\inst3|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][1]~q\);

\inst3|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux62~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][1]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][1]~q\,
	datab => \inst3|ALT_INV_regs[5][1]~q\,
	datac => \inst3|ALT_INV_regs[6][1]~q\,
	datad => \inst3|ALT_INV_regs[7][1]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux62~1_combout\);

\inst3|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][1]~q\);

\inst3|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][1]~q\);

\inst3|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][1]~q\);

\inst3|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][1]~q\);

\inst3|Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux62~2_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[11][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[10][1]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[9][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][1]~q\,
	datab => \inst3|ALT_INV_regs[9][1]~q\,
	datac => \inst3|ALT_INV_regs[10][1]~q\,
	datad => \inst3|ALT_INV_regs[11][1]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux62~2_combout\);

\inst3|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][1]~q\);

\inst3|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][1]~q\);

\inst3|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][1]~q\);

\inst3|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][1]~q\);

\inst3|Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux62~3_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[15][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[14][1]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[13][1]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][1]~q\,
	datab => \inst3|ALT_INV_regs[13][1]~q\,
	datac => \inst3|ALT_INV_regs[14][1]~q\,
	datad => \inst3|ALT_INV_regs[15][1]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux62~3_combout\);

\inst3|Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux62~4_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux62~3_combout\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux62~2_combout\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|Mux62~1_combout\ ) ) ) # ( !\inst2|rz\(2) 
-- & ( !\inst2|rz\(3) & ( \inst3|Mux62~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux62~0_combout\,
	datab => \inst3|ALT_INV_Mux62~1_combout\,
	datac => \inst3|ALT_INV_Mux62~2_combout\,
	datad => \inst3|ALT_INV_Mux62~3_combout\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux62~4_combout\);

\inst9|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux30~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~21_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux14~0_combout\ & (\inst3|Mux46~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux14~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux46~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~21_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux14~0_combout\ & (\inst3|Mux62~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux14~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux62~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~21_sumout\,
	datab => \inst9|ALT_INV_Mux14~0_combout\,
	datac => \inst3|ALT_INV_Mux62~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux46~4_combout\,
	combout => \inst9|Mux30~0_combout\);

\inst9|result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux30~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(1));

\inst9|alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(1));

\inst3|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~0_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[3][1]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[2][1]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[1][1]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][1]~q\,
	datab => \inst3|ALT_INV_regs[1][1]~q\,
	datac => \inst3|ALT_INV_regs[2][1]~q\,
	datad => \inst3|ALT_INV_regs[3][1]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux30~0_combout\);

\inst3|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~1_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[7][1]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[6][1]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[5][1]~q\ ) ) 
-- ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][1]~q\,
	datab => \inst3|ALT_INV_regs[5][1]~q\,
	datac => \inst3|ALT_INV_regs[6][1]~q\,
	datad => \inst3|ALT_INV_regs[7][1]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux30~1_combout\);

\inst3|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~2_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[11][1]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[10][1]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[9][1]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][1]~q\,
	datab => \inst3|ALT_INV_regs[9][1]~q\,
	datac => \inst3|ALT_INV_regs[10][1]~q\,
	datad => \inst3|ALT_INV_regs[11][1]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux30~2_combout\);

\inst3|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~3_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[15][1]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[14][1]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[13][1]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][1]~q\,
	datab => \inst3|ALT_INV_regs[13][1]~q\,
	datac => \inst3|ALT_INV_regs[14][1]~q\,
	datad => \inst3|ALT_INV_regs[15][1]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux30~3_combout\);

\inst3|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~4_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux30~3_combout\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux30~2_combout\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( 
-- \inst3|Mux30~1_combout\ ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|Mux30~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux30~0_combout\,
	datab => \inst3|ALT_INV_Mux30~1_combout\,
	datac => \inst3|ALT_INV_Mux30~2_combout\,
	datad => \inst3|ALT_INV_Mux30~3_combout\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux30~4_combout\);

\inst3|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~5_combout\ = ( \inst3|Mux30~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(1))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux46~4_combout\))) ) ) # ( !\inst3|Mux30~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(1))))) # (\inst7|rf_sel\(3) & (\inst3|Mux46~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux46~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(1),
	datae => \inst3|ALT_INV_Mux30~4_combout\,
	combout => \inst3|Mux30~5_combout\);

\inst3|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux30~6_combout\ = ( \inst3|Mux30~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(1)))) # (\inst7|rf_sel\(3) & (\inst3|Mux62~4_combout\))) ) ) # ( !\inst3|Mux30~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(1)))) # (\inst7|rf_sel\(3) & (\inst3|Mux62~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux62~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(1),
	datae => \inst3|ALT_INV_Mux30~5_combout\,
	combout => \inst3|Mux30~6_combout\);

\inst3|data_input_z[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux30~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(1));

\inst3|regs~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~14_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux62~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux62~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(1),
	combout => \inst3|regs~14_combout\);

\inst3|regs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~14_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][1]~q\);

\inst3|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~0_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[3][1]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[2][1]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[1][1]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][1]~q\,
	datab => \inst3|ALT_INV_regs[1][1]~q\,
	datac => \inst3|ALT_INV_regs[2][1]~q\,
	datad => \inst3|ALT_INV_regs[3][1]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux46~0_combout\);

\inst3|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~1_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[7][1]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[6][1]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[5][1]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][1]~q\,
	datab => \inst3|ALT_INV_regs[5][1]~q\,
	datac => \inst3|ALT_INV_regs[6][1]~q\,
	datad => \inst3|ALT_INV_regs[7][1]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux46~1_combout\);

\inst3|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~2_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[11][1]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[10][1]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[9][1]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][1]~q\,
	datab => \inst3|ALT_INV_regs[9][1]~q\,
	datac => \inst3|ALT_INV_regs[10][1]~q\,
	datad => \inst3|ALT_INV_regs[11][1]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux46~2_combout\);

\inst3|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~3_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[15][1]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[14][1]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[13][1]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][1]~q\,
	datab => \inst3|ALT_INV_regs[13][1]~q\,
	datac => \inst3|ALT_INV_regs[14][1]~q\,
	datad => \inst3|ALT_INV_regs[15][1]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux46~3_combout\);

\inst3|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux46~4_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux46~3_combout\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux46~2_combout\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|Mux46~1_combout\ ) ) ) # ( !\inst2|rx\(2) 
-- & ( !\inst2|rx\(3) & ( \inst3|Mux46~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux46~0_combout\,
	datab => \inst3|ALT_INV_Mux46~1_combout\,
	datac => \inst3|ALT_INV_Mux46~2_combout\,
	datad => \inst3|ALT_INV_Mux46~3_combout\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux46~4_combout\);

\inst|out_count~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~16_combout\ = ( \inst|Add0~57_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux46~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(1))))) ) ) # ( !\inst|Add0~57_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux46~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux46~4_combout\,
	datad => \inst2|ALT_INV_operand\(1),
	datae => \inst|ALT_INV_Add0~57_sumout\,
	combout => \inst|out_count~16_combout\);

\inst|out_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~16_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(1));

\inst1|altsyncram_component|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 25,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 25,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 25,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 25,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a249~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a217~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a185~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a153~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 25,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 25,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a89~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a89~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a89~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a121~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\);

\inst2|opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(1));

\inst7|nextState~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~15_combout\ = ( \inst2|address_method\(1) & ( \inst2|address_method\(0) & ( (!\inst2|opcode\(4) & (!\inst2|opcode\(5))) # (\inst2|opcode\(4) & (\inst2|opcode\(3) & ((!\inst2|opcode\(5)) # (!\inst2|opcode\(2))))) ) ) ) # ( 
-- !\inst2|address_method\(1) & ( \inst2|address_method\(0) & ( (!\inst2|opcode\(4) & (!\inst2|opcode\(5))) # (\inst2|opcode\(4) & (\inst2|opcode\(3) & (!\inst2|opcode\(5) $ (!\inst2|opcode\(2))))) ) ) ) # ( \inst2|address_method\(1) & ( 
-- !\inst2|address_method\(0) & ( (!\inst2|opcode\(4) & (!\inst2|opcode\(5))) # (\inst2|opcode\(4) & (\inst2|opcode\(3) & (!\inst2|opcode\(5) $ (!\inst2|opcode\(2))))) ) ) ) # ( !\inst2|address_method\(1) & ( !\inst2|address_method\(0) & ( 
-- (!\inst2|opcode\(4) & (!\inst2|opcode\(5))) # (\inst2|opcode\(4) & (\inst2|opcode\(3) & (!\inst2|opcode\(5) $ (!\inst2|opcode\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100110001010100010011000101010001001100010101000101110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_address_method\(1),
	dataf => \inst2|ALT_INV_address_method\(0),
	combout => \inst7|nextState~15_combout\);

\inst7|nextState~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~16_combout\ = ( !\inst7|Equal0~1_combout\ & ( \inst7|nextState~15_combout\ & ( (\inst7|nextState.decode3~q\ & ((!\inst2|opcode\(0) & (!\inst2|opcode\(1) & !\inst7|dataSel~0_combout\)) # (\inst2|opcode\(0) & 
-- ((\inst7|dataSel~0_combout\))))) ) ) ) # ( !\inst7|Equal0~1_combout\ & ( !\inst7|nextState~15_combout\ & ( (\inst2|opcode\(0) & (\inst7|nextState.decode3~q\ & \inst7|dataSel~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000000000001000000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(1),
	datab => \inst2|ALT_INV_opcode\(0),
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_dataSel~0_combout\,
	datae => \inst7|ALT_INV_Equal0~1_combout\,
	dataf => \inst7|ALT_INV_nextState~15_combout\,
	combout => \inst7|nextState~16_combout\);

\inst7|nextState.execution\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|nextState~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.execution~q\);

\inst7|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector13~0_combout\ = (\inst7|nextState.execution~q\ & \inst7|OUTPUTS~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.execution~q\,
	datab => \inst7|ALT_INV_OUTPUTS~0_combout\,
	combout => \inst7|Selector13~0_combout\);

\inst7|nextState.loadAluResult\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.loadAluResult~q\);

\inst7|nextState.storeAluResult\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|nextState.loadAluResult~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.storeAluResult~q\);

\inst7|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Mux54~0_combout\ = ( !\inst2|opcode\(1) & ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & \inst2|opcode\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(1),
	dataf => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Mux54~0_combout\);

\inst7|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector5~0_combout\ = (!\inst7|nextState.storeData~q\ & (!\inst7|nextState.decode~q\ & (!\inst7|nextState.loadAluResult~q\ & !\inst7|nextState.selStore~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.storeData~q\,
	datab => \inst7|ALT_INV_nextState.decode~q\,
	datac => \inst7|ALT_INV_nextState.loadAluResult~q\,
	datad => \inst7|ALT_INV_nextState.selStore~q\,
	combout => \inst7|Selector5~0_combout\);

\inst7|Selector5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector5~1_combout\ = ( \inst7|Selector5~0_combout\ & ( (!\inst7|nextState.execution~q\ & ((!\inst7|nextState.decode3~q\) # ((\inst7|Mux54~0_combout\)))) # (\inst7|nextState.execution~q\ & (((\inst7|Mux54~0_combout\ & 
-- !\inst7|OUTPUTS~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011111000110000000000000000001000111110001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_nextState.execution~q\,
	datac => \inst7|ALT_INV_Mux54~0_combout\,
	datad => \inst7|ALT_INV_OUTPUTS~0_combout\,
	datae => \inst7|ALT_INV_Selector5~0_combout\,
	combout => \inst7|Selector5~1_combout\);

\inst7|Selector5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector5~2_combout\ = (\inst7|nextState.execution~q\ & (!\inst7|Equal0~0_combout\ & (!\inst7|Mux54~0_combout\ & !\inst7|OUTPUTS~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.execution~q\,
	datab => \inst7|ALT_INV_Equal0~0_combout\,
	datac => \inst7|ALT_INV_Mux54~0_combout\,
	datad => \inst7|ALT_INV_OUTPUTS~0_combout\,
	combout => \inst7|Selector5~2_combout\);

\inst7|Selector5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector5~3_combout\ = (((\inst7|ld_r~q\ & !\inst7|Selector5~1_combout\)) # (\inst7|Selector5~2_combout\)) # (\inst7|nextState.storeAluResult~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111111111011100111111111101110011111111110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst7|ALT_INV_nextState.storeAluResult~q\,
	datac => \inst7|ALT_INV_Selector5~1_combout\,
	datad => \inst7|ALT_INV_Selector5~2_combout\,
	combout => \inst7|Selector5~3_combout\);

\inst7|ld_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ld_r~q\);

\inst9|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux31~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~17_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux15~0_combout\ & (\inst3|Mux47~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux15~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux47~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~17_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux15~0_combout\ & (\inst3|Mux63~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux15~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux63~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~17_sumout\,
	datab => \inst9|ALT_INV_Mux15~0_combout\,
	datac => \inst3|ALT_INV_Mux63~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux47~4_combout\,
	combout => \inst9|Mux31~0_combout\);

\inst9|result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux31~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(0));

\inst9|alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(0));

\inst3|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~0_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[12][0]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[8][0]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[4][0]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][0]~q\,
	datab => \inst3|ALT_INV_regs[4][0]~q\,
	datac => \inst3|ALT_INV_regs[8][0]~q\,
	datad => \inst3|ALT_INV_regs[12][0]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux31~0_combout\);

\inst3|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~1_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[13][0]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[9][0]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[5][0]~q\ ) ) 
-- ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[1][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][0]~q\,
	datab => \inst3|ALT_INV_regs[5][0]~q\,
	datac => \inst3|ALT_INV_regs[9][0]~q\,
	datad => \inst3|ALT_INV_regs[13][0]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux31~1_combout\);

\inst3|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~2_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[14][0]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[10][0]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[6][0]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[2][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][0]~q\,
	datab => \inst3|ALT_INV_regs[6][0]~q\,
	datac => \inst3|ALT_INV_regs[10][0]~q\,
	datad => \inst3|ALT_INV_regs[14][0]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux31~2_combout\);

\inst3|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~3_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[15][0]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[11][0]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[7][0]~q\ ) 
-- ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[3][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][0]~q\,
	datab => \inst3|ALT_INV_regs[7][0]~q\,
	datac => \inst3|ALT_INV_regs[11][0]~q\,
	datad => \inst3|ALT_INV_regs[15][0]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux31~3_combout\);

\inst3|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~4_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux31~3_combout\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux31~2_combout\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|Mux31~1_combout\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|Mux31~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux31~0_combout\,
	datab => \inst3|ALT_INV_Mux31~1_combout\,
	datac => \inst3|ALT_INV_Mux31~2_combout\,
	datad => \inst3|ALT_INV_Mux31~3_combout\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux31~4_combout\);

\inst3|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~5_combout\ = ( \inst3|Mux31~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(0))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux47~4_combout\))) ) ) # ( !\inst3|Mux31~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(0))))) # (\inst7|rf_sel\(3) & (\inst3|Mux47~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux47~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(0),
	datae => \inst3|ALT_INV_Mux31~4_combout\,
	combout => \inst3|Mux31~5_combout\);

\inst3|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux31~6_combout\ = ( \inst3|Mux31~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(0)))) # (\inst7|rf_sel\(3) & (\inst3|Mux63~4_combout\))) ) ) # ( !\inst3|Mux31~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(0)))) # (\inst7|rf_sel\(3) & (\inst3|Mux63~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux63~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(0),
	datae => \inst3|ALT_INV_Mux31~5_combout\,
	combout => \inst3|Mux31~6_combout\);

\inst3|data_input_z[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux31~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(0));

\inst3|regs~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~15_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux63~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux63~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(0),
	combout => \inst3|regs~15_combout\);

\inst3|regs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~15_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][0]~q\);

\inst3|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~0_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[12][0]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[8][0]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[4][0]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][0]~q\,
	datab => \inst3|ALT_INV_regs[4][0]~q\,
	datac => \inst3|ALT_INV_regs[8][0]~q\,
	datad => \inst3|ALT_INV_regs[12][0]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux47~0_combout\);

\inst3|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~1_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[13][0]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[9][0]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[5][0]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[1][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][0]~q\,
	datab => \inst3|ALT_INV_regs[5][0]~q\,
	datac => \inst3|ALT_INV_regs[9][0]~q\,
	datad => \inst3|ALT_INV_regs[13][0]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux47~1_combout\);

\inst3|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~2_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[14][0]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[10][0]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[6][0]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[2][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][0]~q\,
	datab => \inst3|ALT_INV_regs[6][0]~q\,
	datac => \inst3|ALT_INV_regs[10][0]~q\,
	datad => \inst3|ALT_INV_regs[14][0]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux47~2_combout\);

\inst3|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~3_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[15][0]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[11][0]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[7][0]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[3][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][0]~q\,
	datab => \inst3|ALT_INV_regs[7][0]~q\,
	datac => \inst3|ALT_INV_regs[11][0]~q\,
	datad => \inst3|ALT_INV_regs[15][0]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux47~3_combout\);

\inst3|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux47~4_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux47~3_combout\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux47~2_combout\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|Mux47~1_combout\ ) ) ) # ( !\inst2|rx\(0) 
-- & ( !\inst2|rx\(1) & ( \inst3|Mux47~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux47~0_combout\,
	datab => \inst3|ALT_INV_Mux47~1_combout\,
	datac => \inst3|ALT_INV_Mux47~2_combout\,
	datad => \inst3|ALT_INV_Mux47~3_combout\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux47~4_combout\);

\inst|out_count~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~17_combout\ = ( \inst|Add0~61_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux47~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(0))))) ) ) # ( !\inst|Add0~61_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux47~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux47~4_combout\,
	datad => \inst2|ALT_INV_operand\(0),
	datae => \inst|ALT_INV_Add0~61_sumout\,
	combout => \inst|out_count~17_combout\);

\inst|out_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~17_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(0));

\inst1|altsyncram_component|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 27,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 27,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 27,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 27,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a251~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a219~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a187~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a155~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 27,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 27,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a91~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a91~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a91~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a91~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a123~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\);

\inst2|opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(3));

\inst7|dataSel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|dataSel~0_combout\ = ( \inst2|opcode\(1) & ( (!\inst2|opcode\(5) & (!\inst2|opcode\(4) & (!\inst2|opcode\(3) & !\inst2|opcode\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(2),
	datae => \inst2|ALT_INV_opcode\(1),
	combout => \inst7|dataSel~0_combout\);

\inst7|nextState~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|nextState~14_combout\ = (!\inst2|opcode\(1) & !\inst2|opcode\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(1),
	datab => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|nextState~14_combout\);

\inst7|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector11~0_combout\ = ( \inst7|Equal0~1_combout\ & ( \inst7|nextState~15_combout\ & ( \inst7|nextState.decode2~q\ ) ) ) # ( !\inst7|Equal0~1_combout\ & ( \inst7|nextState~15_combout\ & ( ((\inst7|nextState.decode3~q\ & (!\inst7|dataSel~0_combout\ 
-- & !\inst7|nextState~14_combout\))) # (\inst7|nextState.decode2~q\) ) ) ) # ( \inst7|Equal0~1_combout\ & ( !\inst7|nextState~15_combout\ & ( \inst7|nextState.decode2~q\ ) ) ) # ( !\inst7|Equal0~1_combout\ & ( !\inst7|nextState~15_combout\ & ( 
-- ((\inst7|nextState.decode3~q\ & !\inst7|dataSel~0_combout\)) # (\inst7|nextState.decode2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101001111000011110000111101001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_dataSel~0_combout\,
	datac => \inst7|ALT_INV_nextState.decode2~q\,
	datad => \inst7|ALT_INV_nextState~14_combout\,
	datae => \inst7|ALT_INV_Equal0~1_combout\,
	dataf => \inst7|ALT_INV_nextState~15_combout\,
	combout => \inst7|Selector11~0_combout\);

\inst7|nextState.decode3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|nextState.decode3~q\);

\inst7|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector3~0_combout\ = (!\inst2|address_method\(0) & (\inst7|increment\(0))) # (\inst2|address_method\(0) & ((!\inst7|Equal0~1_combout\ & (\inst7|increment\(0))) # (\inst7|Equal0~1_combout\ & ((!\inst2|address_method\(1))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011100010101010101110001010101010111000101010101011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(0),
	datab => \inst2|ALT_INV_address_method\(1),
	datac => \inst2|ALT_INV_address_method\(0),
	datad => \inst7|ALT_INV_Equal0~1_combout\,
	combout => \inst7|Selector3~0_combout\);

\inst7|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector3~1_combout\ = (!\inst7|increment\(0) & (!\inst7|Equal0~1_combout\ & (\inst7|nextState.fetch~q\))) # (\inst7|increment\(0) & (((!\inst7|WideOr1~combout\) # (\inst7|nextState.fetch~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110100001101010111010000110101011101000011010101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(0),
	datab => \inst7|ALT_INV_Equal0~1_combout\,
	datac => \inst7|ALT_INV_nextState.fetch~q\,
	datad => \inst7|ALT_INV_WideOr1~combout\,
	combout => \inst7|Selector3~1_combout\);

\inst7|Selector3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector3~2_combout\ = ((\inst7|nextState.decode3~q\ & (\inst7|Equal0~0_combout\ & \inst7|Selector3~0_combout\))) # (\inst7|Selector3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_nextState.decode3~q\,
	datab => \inst7|ALT_INV_Equal0~0_combout\,
	datac => \inst7|ALT_INV_Selector3~0_combout\,
	datad => \inst7|ALT_INV_Selector3~1_combout\,
	combout => \inst7|Selector3~2_combout\);

\inst7|increment[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|increment\(0));

\inst3|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][13]~q\);

\inst3|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][13]~q\);

\inst3|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][13]~q\);

\inst3|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux50~0_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[3][13]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[2][13]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[1][13]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][13]~q\,
	datab => \inst3|ALT_INV_regs[1][13]~q\,
	datac => \inst3|ALT_INV_regs[2][13]~q\,
	datad => \inst3|ALT_INV_regs[3][13]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux50~0_combout\);

\inst3|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][13]~q\);

\inst3|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][13]~q\);

\inst3|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][13]~q\);

\inst3|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][13]~q\);

\inst3|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux50~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][13]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][13]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][13]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][13]~q\,
	datab => \inst3|ALT_INV_regs[5][13]~q\,
	datac => \inst3|ALT_INV_regs[6][13]~q\,
	datad => \inst3|ALT_INV_regs[7][13]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux50~1_combout\);

\inst3|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][13]~q\);

\inst3|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][13]~q\);

\inst3|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][13]~q\);

\inst3|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][13]~q\);

\inst3|Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux50~2_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[11][13]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[10][13]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[9][13]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][13]~q\,
	datab => \inst3|ALT_INV_regs[9][13]~q\,
	datac => \inst3|ALT_INV_regs[10][13]~q\,
	datad => \inst3|ALT_INV_regs[11][13]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux50~2_combout\);

\inst3|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][13]~q\);

\inst3|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][13]~q\);

\inst3|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][13]~q\);

\inst3|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][13]~q\);

\inst3|Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux50~3_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[15][13]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[14][13]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[13][13]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][13]~q\,
	datab => \inst3|ALT_INV_regs[13][13]~q\,
	datac => \inst3|ALT_INV_regs[14][13]~q\,
	datad => \inst3|ALT_INV_regs[15][13]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux50~3_combout\);

\inst3|Mux50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux50~4_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux50~3_combout\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux50~2_combout\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|Mux50~1_combout\ ) ) ) # ( !\inst2|rz\(2) 
-- & ( !\inst2|rz\(3) & ( \inst3|Mux50~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux50~0_combout\,
	datab => \inst3|ALT_INV_Mux50~1_combout\,
	datac => \inst3|ALT_INV_Mux50~2_combout\,
	datad => \inst3|ALT_INV_Mux50~3_combout\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux50~4_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 13,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 13,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 13,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 13,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a237~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a205~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a173~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a141~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 13,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 13,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a77~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a109~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a77~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a109~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a77~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a109~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a77~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a109~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\);

\inst2|operand[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(13));

\inst9|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux2~0_combout\ = ( \inst2|operand\(13) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux34~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux50~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(13) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux34~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux50~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux34~4_combout\,
	datab => \inst3|ALT_INV_Mux50~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(13),
	combout => \inst9|Mux2~0_combout\);

\inst9|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~53_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux2~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux34~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux50~4_combout\))) ) + ( \inst9|Add0~50\ ))
-- \inst9|Add0~54\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux2~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux34~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux50~4_combout\))) ) + ( \inst9|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux34~4_combout\,
	datad => \inst9|ALT_INV_Mux2~0_combout\,
	dataf => \inst3|ALT_INV_Mux50~4_combout\,
	cin => \inst9|Add0~50\,
	sumout => \inst9|Add0~53_sumout\,
	cout => \inst9|Add0~54\);

\inst9|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux18~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~53_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux2~0_combout\ & (\inst3|Mux34~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux2~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux34~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~53_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux2~0_combout\ & (\inst3|Mux50~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux2~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux50~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~53_sumout\,
	datab => \inst9|ALT_INV_Mux2~0_combout\,
	datac => \inst3|ALT_INV_Mux50~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux34~4_combout\,
	combout => \inst9|Mux18~0_combout\);

\inst9|result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux18~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(13));

\inst9|alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(13));

\inst3|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~0_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[3][13]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[2][13]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[1][13]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][13]~q\,
	datab => \inst3|ALT_INV_regs[1][13]~q\,
	datac => \inst3|ALT_INV_regs[2][13]~q\,
	datad => \inst3|ALT_INV_regs[3][13]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux18~0_combout\);

\inst3|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~1_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[7][13]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[6][13]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[5][13]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][13]~q\,
	datab => \inst3|ALT_INV_regs[5][13]~q\,
	datac => \inst3|ALT_INV_regs[6][13]~q\,
	datad => \inst3|ALT_INV_regs[7][13]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux18~1_combout\);

\inst3|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~2_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[11][13]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[10][13]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[9][13]~q\ 
-- ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][13]~q\,
	datab => \inst3|ALT_INV_regs[9][13]~q\,
	datac => \inst3|ALT_INV_regs[10][13]~q\,
	datad => \inst3|ALT_INV_regs[11][13]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux18~2_combout\);

\inst3|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~3_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[15][13]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[14][13]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|regs[13][13]~q\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][13]~q\,
	datab => \inst3|ALT_INV_regs[13][13]~q\,
	datac => \inst3|ALT_INV_regs[14][13]~q\,
	datad => \inst3|ALT_INV_regs[15][13]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux18~3_combout\);

\inst3|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~4_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux18~3_combout\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux18~2_combout\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( 
-- \inst3|Mux18~1_combout\ ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|Mux18~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux18~0_combout\,
	datab => \inst3|ALT_INV_Mux18~1_combout\,
	datac => \inst3|ALT_INV_Mux18~2_combout\,
	datad => \inst3|ALT_INV_Mux18~3_combout\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux18~4_combout\);

\inst3|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~5_combout\ = ( \inst3|Mux18~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(13))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux34~4_combout\))) ) ) # ( !\inst3|Mux18~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(13))))) # (\inst7|rf_sel\(3) & (\inst3|Mux34~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux34~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(13),
	datae => \inst3|ALT_INV_Mux18~4_combout\,
	combout => \inst3|Mux18~5_combout\);

\inst3|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux18~6_combout\ = ( \inst3|Mux18~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(13)))) # (\inst7|rf_sel\(3) & (\inst3|Mux50~4_combout\))) ) ) # ( !\inst3|Mux18~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(13)))) # (\inst7|rf_sel\(3) & (\inst3|Mux50~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux50~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(13),
	datae => \inst3|ALT_INV_Mux18~5_combout\,
	combout => \inst3|Mux18~6_combout\);

\inst3|data_input_z[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux18~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(13));

\inst3|regs~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~2_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux50~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux50~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(13),
	combout => \inst3|regs~2_combout\);

\inst3|regs[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~2_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][13]~q\);

\inst3|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~0_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[3][13]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[2][13]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[1][13]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][13]~q\,
	datab => \inst3|ALT_INV_regs[1][13]~q\,
	datac => \inst3|ALT_INV_regs[2][13]~q\,
	datad => \inst3|ALT_INV_regs[3][13]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux34~0_combout\);

\inst3|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~1_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[7][13]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[6][13]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[5][13]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][13]~q\,
	datab => \inst3|ALT_INV_regs[5][13]~q\,
	datac => \inst3|ALT_INV_regs[6][13]~q\,
	datad => \inst3|ALT_INV_regs[7][13]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux34~1_combout\);

\inst3|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~2_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[11][13]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[10][13]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[9][13]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][13]~q\,
	datab => \inst3|ALT_INV_regs[9][13]~q\,
	datac => \inst3|ALT_INV_regs[10][13]~q\,
	datad => \inst3|ALT_INV_regs[11][13]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux34~2_combout\);

\inst3|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~3_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[15][13]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[14][13]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[13][13]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][13]~q\,
	datab => \inst3|ALT_INV_regs[13][13]~q\,
	datac => \inst3|ALT_INV_regs[14][13]~q\,
	datad => \inst3|ALT_INV_regs[15][13]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux34~3_combout\);

\inst3|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux34~4_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux34~3_combout\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux34~2_combout\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|Mux34~1_combout\ ) ) ) # ( !\inst2|rx\(2) 
-- & ( !\inst2|rx\(3) & ( \inst3|Mux34~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux34~0_combout\,
	datab => \inst3|ALT_INV_Mux34~1_combout\,
	datac => \inst3|ALT_INV_Mux34~2_combout\,
	datad => \inst3|ALT_INV_Mux34~3_combout\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux34~4_combout\);

\inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~9_sumout\ = SUM(( \inst|out_count\(13) ) + ( GND ) + ( \inst|Add0~14\ ))
-- \inst|Add0~10\ = CARRY(( \inst|out_count\(13) ) + ( GND ) + ( \inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(13),
	cin => \inst|Add0~14\,
	sumout => \inst|Add0~9_sumout\,
	cout => \inst|Add0~10\);

\inst|out_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~4_combout\ = ( \inst|Add0~9_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux34~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(13))))) ) ) # ( !\inst|Add0~9_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux34~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(13)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux34~4_combout\,
	datad => \inst2|ALT_INV_operand\(13),
	datae => \inst|ALT_INV_Add0~9_sumout\,
	combout => \inst|out_count~4_combout\);

\inst|out_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~4_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(13));

\inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\ = (\inst|out_count\(14) & (!\inst|out_count\(13) & !\inst|out_count\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_out_count\(14),
	datab => \inst|ALT_INV_out_count\(13),
	datac => \inst|ALT_INV_out_count\(12),
	combout => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 28,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 28,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 28,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 28,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a252~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a220~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a188~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a156~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 28,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 28,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a92~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a92~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a92~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a124~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\);

\inst2|opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(4));

\inst7|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Equal0~0_combout\ = ( !\inst2|opcode\(0) & ( (!\inst2|opcode\(5) & (\inst2|opcode\(4) & (\inst2|opcode\(3) & !\inst2|opcode\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst2|ALT_INV_opcode\(3),
	datad => \inst2|ALT_INV_opcode\(1),
	datae => \inst2|ALT_INV_opcode\(0),
	combout => \inst7|Equal0~0_combout\);

\inst3|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][15]~q\);

\inst3|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][15]~q\);

\inst3|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][15]~q\);

\inst3|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~0_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[3][15]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[2][15]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[1][15]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][15]~q\,
	datab => \inst3|ALT_INV_regs[1][15]~q\,
	datac => \inst3|ALT_INV_regs[2][15]~q\,
	datad => \inst3|ALT_INV_regs[3][15]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux32~0_combout\);

\inst3|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][15]~q\);

\inst3|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][15]~q\);

\inst3|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][15]~q\);

\inst3|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][15]~q\);

\inst3|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~1_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[7][15]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[6][15]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[5][15]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][15]~q\,
	datab => \inst3|ALT_INV_regs[5][15]~q\,
	datac => \inst3|ALT_INV_regs[6][15]~q\,
	datad => \inst3|ALT_INV_regs[7][15]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux32~1_combout\);

\inst3|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][15]~q\);

\inst3|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][15]~q\);

\inst3|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][15]~q\);

\inst3|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][15]~q\);

\inst3|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~2_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[11][15]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[10][15]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[9][15]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][15]~q\,
	datab => \inst3|ALT_INV_regs[9][15]~q\,
	datac => \inst3|ALT_INV_regs[10][15]~q\,
	datad => \inst3|ALT_INV_regs[11][15]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux32~2_combout\);

\inst3|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][15]~q\);

\inst3|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][15]~q\);

\inst3|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][15]~q\);

\inst3|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][15]~q\);

\inst3|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~3_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[15][15]~q\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|regs[14][15]~q\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|regs[13][15]~q\ ) ) ) # ( !\inst2|rx\(0) & ( 
-- !\inst2|rx\(1) & ( \inst3|regs[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][15]~q\,
	datab => \inst3|ALT_INV_regs[13][15]~q\,
	datac => \inst3|ALT_INV_regs[14][15]~q\,
	datad => \inst3|ALT_INV_regs[15][15]~q\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux32~3_combout\);

\inst3|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux32~4_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux32~3_combout\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|Mux32~2_combout\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|Mux32~1_combout\ ) ) ) # ( !\inst2|rx\(2) 
-- & ( !\inst2|rx\(3) & ( \inst3|Mux32~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux32~0_combout\,
	datab => \inst3|ALT_INV_Mux32~1_combout\,
	datac => \inst3|ALT_INV_Mux32~2_combout\,
	datad => \inst3|ALT_INV_Mux32~3_combout\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux32~4_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 15,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 15,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 15,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 15,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a239~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a207~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a175~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a143~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 15,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 15,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a79~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a79~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a79~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a79~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a111~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\);

\inst2|operand[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(15));

\inst9|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux0~0_combout\ = ( \inst2|operand\(15) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux32~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux48~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(15) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux32~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux48~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux32~4_combout\,
	datab => \inst3|ALT_INV_Mux48~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(15),
	combout => \inst9|Mux0~0_combout\);

\inst3|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[4][14]~q\);

\inst3|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[8][14]~q\);

\inst3|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[12][14]~q\);

\inst3|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux49~0_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[12][14]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[8][14]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[4][14]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][14]~q\,
	datab => \inst3|ALT_INV_regs[4][14]~q\,
	datac => \inst3|ALT_INV_regs[8][14]~q\,
	datad => \inst3|ALT_INV_regs[12][14]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux49~0_combout\);

\inst3|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[1][14]~q\);

\inst3|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[5][14]~q\);

\inst3|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[9][14]~q\);

\inst3|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[13][14]~q\);

\inst3|Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux49~1_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[13][14]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[9][14]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[5][14]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[1][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][14]~q\,
	datab => \inst3|ALT_INV_regs[5][14]~q\,
	datac => \inst3|ALT_INV_regs[9][14]~q\,
	datad => \inst3|ALT_INV_regs[13][14]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux49~1_combout\);

\inst3|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[2][14]~q\);

\inst3|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[6][14]~q\);

\inst3|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[10][14]~q\);

\inst3|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[14][14]~q\);

\inst3|Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux49~2_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[14][14]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[10][14]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[6][14]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[2][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][14]~q\,
	datab => \inst3|ALT_INV_regs[6][14]~q\,
	datac => \inst3|ALT_INV_regs[10][14]~q\,
	datad => \inst3|ALT_INV_regs[14][14]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux49~2_combout\);

\inst3|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[3][14]~q\);

\inst3|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[7][14]~q\);

\inst3|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[11][14]~q\);

\inst3|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[15][14]~q\);

\inst3|Mux49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux49~3_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[15][14]~q\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|regs[11][14]~q\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|regs[7][14]~q\ ) ) ) # ( !\inst2|rz\(2) & ( 
-- !\inst2|rz\(3) & ( \inst3|regs[3][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][14]~q\,
	datab => \inst3|ALT_INV_regs[7][14]~q\,
	datac => \inst3|ALT_INV_regs[11][14]~q\,
	datad => \inst3|ALT_INV_regs[15][14]~q\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux49~3_combout\);

\inst3|Mux49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux49~4_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux49~3_combout\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|Mux49~2_combout\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|Mux49~1_combout\ ) ) ) # ( !\inst2|rz\(0) 
-- & ( !\inst2|rz\(1) & ( \inst3|Mux49~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux49~0_combout\,
	datab => \inst3|ALT_INV_Mux49~1_combout\,
	datac => \inst3|ALT_INV_Mux49~2_combout\,
	datad => \inst3|ALT_INV_Mux49~3_combout\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux49~4_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 14,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 14,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 14,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 14,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a238~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a206~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a174~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a142~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 14,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 14,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a78~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a78~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a110~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\);

\inst2|operand[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(14));

\inst9|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux1~0_combout\ = ( \inst2|operand\(14) & ( (!\inst7|alu_opsel\(3) & (((\inst7|alu_opsel\(2))) # (\inst3|Mux33~4_combout\))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux49~4_combout\ & \inst7|alu_opsel\(2))))) ) ) # ( !\inst2|operand\(14) & ( 
-- (!\inst7|alu_opsel\(3) & (\inst3|Mux33~4_combout\ & ((!\inst7|alu_opsel\(2))))) # (\inst7|alu_opsel\(3) & (((\inst3|Mux49~4_combout\ & \inst7|alu_opsel\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101010000000000110101000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux33~4_combout\,
	datab => \inst3|ALT_INV_Mux49~4_combout\,
	datac => \inst7|ALT_INV_alu_opsel\(3),
	datad => \inst7|ALT_INV_alu_opsel\(2),
	datae => \inst2|ALT_INV_operand\(14),
	combout => \inst9|Mux1~0_combout\);

\inst9|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~57_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux1~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux33~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux49~4_combout\))) ) + ( \inst9|Add0~54\ ))
-- \inst9|Add0~58\ = CARRY(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux1~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux33~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux49~4_combout\))) ) + ( \inst9|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux33~4_combout\,
	datad => \inst9|ALT_INV_Mux1~0_combout\,
	dataf => \inst3|ALT_INV_Mux49~4_combout\,
	cin => \inst9|Add0~54\,
	sumout => \inst9|Add0~57_sumout\,
	cout => \inst9|Add0~58\);

\inst9|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux17~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~57_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux1~0_combout\ & (\inst3|Mux33~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux1~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux33~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~57_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux1~0_combout\ & (\inst3|Mux49~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux1~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux49~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~57_sumout\,
	datab => \inst9|ALT_INV_Mux1~0_combout\,
	datac => \inst3|ALT_INV_Mux49~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux33~4_combout\,
	combout => \inst9|Mux17~0_combout\);

\inst9|result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux17~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(14));

\inst9|alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(14));

\inst3|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~0_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[12][14]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[8][14]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[4][14]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][14]~q\,
	datab => \inst3|ALT_INV_regs[4][14]~q\,
	datac => \inst3|ALT_INV_regs[8][14]~q\,
	datad => \inst3|ALT_INV_regs[12][14]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux17~0_combout\);

\inst3|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~1_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[13][14]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[9][14]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[5][14]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[1][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][14]~q\,
	datab => \inst3|ALT_INV_regs[5][14]~q\,
	datac => \inst3|ALT_INV_regs[9][14]~q\,
	datad => \inst3|ALT_INV_regs[13][14]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux17~1_combout\);

\inst3|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~2_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[14][14]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[10][14]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[6][14]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[2][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][14]~q\,
	datab => \inst3|ALT_INV_regs[6][14]~q\,
	datac => \inst3|ALT_INV_regs[10][14]~q\,
	datad => \inst3|ALT_INV_regs[14][14]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux17~2_combout\);

\inst3|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~3_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[15][14]~q\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|regs[11][14]~q\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[7][14]~q\ 
-- ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|regs[3][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][14]~q\,
	datab => \inst3|ALT_INV_regs[7][14]~q\,
	datac => \inst3|ALT_INV_regs[11][14]~q\,
	datad => \inst3|ALT_INV_regs[15][14]~q\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux17~3_combout\);

\inst3|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~4_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux17~3_combout\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|Mux17~2_combout\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|Mux17~1_combout\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux17~0_combout\,
	datab => \inst3|ALT_INV_Mux17~1_combout\,
	datac => \inst3|ALT_INV_Mux17~2_combout\,
	datad => \inst3|ALT_INV_Mux17~3_combout\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux17~4_combout\);

\inst3|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~5_combout\ = ( \inst3|Mux17~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(14))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux33~4_combout\))) ) ) # ( !\inst3|Mux17~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(14))))) # (\inst7|rf_sel\(3) & (\inst3|Mux33~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux33~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(14),
	datae => \inst3|ALT_INV_Mux17~4_combout\,
	combout => \inst3|Mux17~5_combout\);

\inst3|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux17~6_combout\ = ( \inst3|Mux17~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(14)))) # (\inst7|rf_sel\(3) & (\inst3|Mux49~4_combout\))) ) ) # ( !\inst3|Mux17~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(14)))) # (\inst7|rf_sel\(3) & (\inst3|Mux49~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux49~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(14),
	datae => \inst3|ALT_INV_Mux17~5_combout\,
	combout => \inst3|Mux17~6_combout\);

\inst3|data_input_z[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux17~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(14));

\inst3|regs~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~1_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux49~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(14))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux49~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(14),
	combout => \inst3|regs~1_combout\);

\inst3|regs[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~1_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][14]~q\);

\inst3|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~0_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[12][14]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[8][14]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[4][14]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][14]~q\,
	datab => \inst3|ALT_INV_regs[4][14]~q\,
	datac => \inst3|ALT_INV_regs[8][14]~q\,
	datad => \inst3|ALT_INV_regs[12][14]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux33~0_combout\);

\inst3|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~1_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[13][14]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[9][14]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[5][14]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[1][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[1][14]~q\,
	datab => \inst3|ALT_INV_regs[5][14]~q\,
	datac => \inst3|ALT_INV_regs[9][14]~q\,
	datad => \inst3|ALT_INV_regs[13][14]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux33~1_combout\);

\inst3|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~2_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[14][14]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[10][14]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[6][14]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[2][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[2][14]~q\,
	datab => \inst3|ALT_INV_regs[6][14]~q\,
	datac => \inst3|ALT_INV_regs[10][14]~q\,
	datad => \inst3|ALT_INV_regs[14][14]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux33~2_combout\);

\inst3|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~3_combout\ = ( \inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[15][14]~q\ ) ) ) # ( !\inst2|rx\(2) & ( \inst2|rx\(3) & ( \inst3|regs[11][14]~q\ ) ) ) # ( \inst2|rx\(2) & ( !\inst2|rx\(3) & ( \inst3|regs[7][14]~q\ ) ) ) # ( !\inst2|rx\(2) & ( 
-- !\inst2|rx\(3) & ( \inst3|regs[3][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[3][14]~q\,
	datab => \inst3|ALT_INV_regs[7][14]~q\,
	datac => \inst3|ALT_INV_regs[11][14]~q\,
	datad => \inst3|ALT_INV_regs[15][14]~q\,
	datae => \inst2|ALT_INV_rx\(2),
	dataf => \inst2|ALT_INV_rx\(3),
	combout => \inst3|Mux33~3_combout\);

\inst3|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux33~4_combout\ = ( \inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux33~3_combout\ ) ) ) # ( !\inst2|rx\(0) & ( \inst2|rx\(1) & ( \inst3|Mux33~2_combout\ ) ) ) # ( \inst2|rx\(0) & ( !\inst2|rx\(1) & ( \inst3|Mux33~1_combout\ ) ) ) # ( !\inst2|rx\(0) 
-- & ( !\inst2|rx\(1) & ( \inst3|Mux33~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux33~0_combout\,
	datab => \inst3|ALT_INV_Mux33~1_combout\,
	datac => \inst3|ALT_INV_Mux33~2_combout\,
	datad => \inst3|ALT_INV_Mux33~3_combout\,
	datae => \inst2|ALT_INV_rx\(0),
	dataf => \inst2|ALT_INV_rx\(1),
	combout => \inst3|Mux33~4_combout\);

\inst9|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Add0~37_sumout\ = SUM(( !\inst7|alu_opsel\(4) $ (!\inst9|Mux0~0_combout\) ) + ( (!\inst7|alu_opsel\(0) & (\inst3|Mux32~4_combout\)) # (\inst7|alu_opsel\(0) & ((\inst3|Mux48~4_combout\))) ) + ( \inst9|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_alu_opsel\(4),
	datab => \inst7|ALT_INV_alu_opsel\(0),
	datac => \inst3|ALT_INV_Mux32~4_combout\,
	datad => \inst9|ALT_INV_Mux0~0_combout\,
	dataf => \inst3|ALT_INV_Mux48~4_combout\,
	cin => \inst9|Add0~58\,
	sumout => \inst9|Add0~37_sumout\);

\inst9|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux16~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~37_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux0~0_combout\ & (\inst3|Mux32~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux0~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux32~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~37_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux0~0_combout\ & (\inst3|Mux48~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux0~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux48~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~37_sumout\,
	datab => \inst9|ALT_INV_Mux0~0_combout\,
	datac => \inst3|ALT_INV_Mux48~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux32~4_combout\,
	combout => \inst9|Mux16~0_combout\);

\inst9|result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux16~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(15));

\inst9|alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|result\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|alu_result\(15));

\inst3|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~0_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[3][15]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[2][15]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[1][15]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][15]~q\,
	datab => \inst3|ALT_INV_regs[1][15]~q\,
	datac => \inst3|ALT_INV_regs[2][15]~q\,
	datad => \inst3|ALT_INV_regs[3][15]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux16~0_combout\);

\inst3|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~1_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[7][15]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[6][15]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[5][15]~q\ ) 
-- ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][15]~q\,
	datab => \inst3|ALT_INV_regs[5][15]~q\,
	datac => \inst3|ALT_INV_regs[6][15]~q\,
	datad => \inst3|ALT_INV_regs[7][15]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux16~1_combout\);

\inst3|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~2_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[11][15]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[10][15]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[9][15]~q\ 
-- ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][15]~q\,
	datab => \inst3|ALT_INV_regs[9][15]~q\,
	datac => \inst3|ALT_INV_regs[10][15]~q\,
	datad => \inst3|ALT_INV_regs[11][15]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux16~2_combout\);

\inst3|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~3_combout\ = ( \inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[15][15]~q\ ) ) ) # ( !\inst2|operand\(0) & ( \inst2|operand\(1) & ( \inst3|regs[14][15]~q\ ) ) ) # ( \inst2|operand\(0) & ( !\inst2|operand\(1) & ( 
-- \inst3|regs[13][15]~q\ ) ) ) # ( !\inst2|operand\(0) & ( !\inst2|operand\(1) & ( \inst3|regs[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][15]~q\,
	datab => \inst3|ALT_INV_regs[13][15]~q\,
	datac => \inst3|ALT_INV_regs[14][15]~q\,
	datad => \inst3|ALT_INV_regs[15][15]~q\,
	datae => \inst2|ALT_INV_operand\(0),
	dataf => \inst2|ALT_INV_operand\(1),
	combout => \inst3|Mux16~3_combout\);

\inst3|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~4_combout\ = ( \inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux16~3_combout\ ) ) ) # ( !\inst2|operand\(2) & ( \inst2|operand\(3) & ( \inst3|Mux16~2_combout\ ) ) ) # ( \inst2|operand\(2) & ( !\inst2|operand\(3) & ( 
-- \inst3|Mux16~1_combout\ ) ) ) # ( !\inst2|operand\(2) & ( !\inst2|operand\(3) & ( \inst3|Mux16~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux16~0_combout\,
	datab => \inst3|ALT_INV_Mux16~1_combout\,
	datac => \inst3|ALT_INV_Mux16~2_combout\,
	datad => \inst3|ALT_INV_Mux16~3_combout\,
	datae => \inst2|ALT_INV_operand\(2),
	dataf => \inst2|ALT_INV_operand\(3),
	combout => \inst3|Mux16~4_combout\);

\inst3|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~5_combout\ = ( \inst3|Mux16~4_combout\ & ( (!\inst7|rf_sel\(3) & (((\inst2|operand\(15))))) # (\inst7|rf_sel\(3) & (((\inst7|rf_sel\(0))) # (\inst3|Mux32~4_combout\))) ) ) # ( !\inst3|Mux16~4_combout\ & ( (!\inst7|rf_sel\(3) & 
-- (((\inst2|operand\(15))))) # (\inst7|rf_sel\(3) & (\inst3|Mux32~4_combout\ & (!\inst7|rf_sel\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100111101111100010000110111000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux32~4_combout\,
	datab => \inst7|ALT_INV_rf_sel\(3),
	datac => \inst7|ALT_INV_rf_sel\(0),
	datad => \inst2|ALT_INV_operand\(15),
	datae => \inst3|ALT_INV_Mux16~4_combout\,
	combout => \inst3|Mux16~5_combout\);

\inst3|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux16~6_combout\ = ( \inst3|Mux16~5_combout\ & ( (!\inst7|rf_sel\(1)) # ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(15)))) # (\inst7|rf_sel\(3) & (\inst3|Mux48~4_combout\))) ) ) # ( !\inst3|Mux16~5_combout\ & ( (\inst7|rf_sel\(1) & 
-- ((!\inst7|rf_sel\(3) & ((\inst9|alu_result\(15)))) # (\inst7|rf_sel\(3) & (\inst3|Mux48~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_rf_sel\(3),
	datab => \inst7|ALT_INV_rf_sel\(1),
	datac => \inst3|ALT_INV_Mux48~4_combout\,
	datad => \inst9|ALT_INV_alu_result\(15),
	datae => \inst3|ALT_INV_Mux16~5_combout\,
	combout => \inst3|Mux16~6_combout\);

\inst3|data_input_z[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux16~6_combout\,
	sclr => \inst3|data_input_z[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|data_input_z\(15));

\inst3|regs~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|regs~0_combout\ = (!\inst7|ld_r~q\ & (\inst3|Mux48~4_combout\)) # (\inst7|ld_r~q\ & ((\inst3|data_input_z\(15))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_ld_r~q\,
	datab => \inst3|ALT_INV_Mux48~4_combout\,
	datac => \inst3|ALT_INV_data_input_z\(15),
	combout => \inst3|regs~0_combout\);

\inst3|regs[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs~0_combout\,
	ena => \inst3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|regs[0][15]~q\);

\inst3|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux48~0_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[3][15]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[2][15]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[1][15]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[0][15]~q\,
	datab => \inst3|ALT_INV_regs[1][15]~q\,
	datac => \inst3|ALT_INV_regs[2][15]~q\,
	datad => \inst3|ALT_INV_regs[3][15]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux48~0_combout\);

\inst3|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux48~1_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[7][15]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[6][15]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[5][15]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[4][15]~q\,
	datab => \inst3|ALT_INV_regs[5][15]~q\,
	datac => \inst3|ALT_INV_regs[6][15]~q\,
	datad => \inst3|ALT_INV_regs[7][15]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux48~1_combout\);

\inst3|Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux48~2_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[11][15]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[10][15]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[9][15]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[8][15]~q\,
	datab => \inst3|ALT_INV_regs[9][15]~q\,
	datac => \inst3|ALT_INV_regs[10][15]~q\,
	datad => \inst3|ALT_INV_regs[11][15]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux48~2_combout\);

\inst3|Mux48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux48~3_combout\ = ( \inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[15][15]~q\ ) ) ) # ( !\inst2|rz\(0) & ( \inst2|rz\(1) & ( \inst3|regs[14][15]~q\ ) ) ) # ( \inst2|rz\(0) & ( !\inst2|rz\(1) & ( \inst3|regs[13][15]~q\ ) ) ) # ( !\inst2|rz\(0) & ( 
-- !\inst2|rz\(1) & ( \inst3|regs[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_regs[12][15]~q\,
	datab => \inst3|ALT_INV_regs[13][15]~q\,
	datac => \inst3|ALT_INV_regs[14][15]~q\,
	datad => \inst3|ALT_INV_regs[15][15]~q\,
	datae => \inst2|ALT_INV_rz\(0),
	dataf => \inst2|ALT_INV_rz\(1),
	combout => \inst3|Mux48~3_combout\);

\inst3|Mux48~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Mux48~4_combout\ = ( \inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux48~3_combout\ ) ) ) # ( !\inst2|rz\(2) & ( \inst2|rz\(3) & ( \inst3|Mux48~2_combout\ ) ) ) # ( \inst2|rz\(2) & ( !\inst2|rz\(3) & ( \inst3|Mux48~1_combout\ ) ) ) # ( !\inst2|rz\(2) 
-- & ( !\inst2|rz\(3) & ( \inst3|Mux48~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux48~0_combout\,
	datab => \inst3|ALT_INV_Mux48~1_combout\,
	datac => \inst3|ALT_INV_Mux48~2_combout\,
	datad => \inst3|ALT_INV_Mux48~3_combout\,
	datae => \inst2|ALT_INV_rz\(2),
	dataf => \inst2|ALT_INV_rz\(3),
	combout => \inst3|Mux48~4_combout\);

\inst6|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Equal0~0_combout\ = ( !\inst3|Mux52~4_combout\ & ( (!\inst3|Mux48~4_combout\ & (!\inst3|Mux49~4_combout\ & (!\inst3|Mux50~4_combout\ & !\inst3|Mux51~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux48~4_combout\,
	datab => \inst3|ALT_INV_Mux49~4_combout\,
	datac => \inst3|ALT_INV_Mux50~4_combout\,
	datad => \inst3|ALT_INV_Mux51~4_combout\,
	datae => \inst3|ALT_INV_Mux52~4_combout\,
	combout => \inst6|Equal0~0_combout\);

\inst6|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Equal0~1_combout\ = ( !\inst3|Mux58~4_combout\ & ( (!\inst3|Mux54~4_combout\ & (!\inst3|Mux55~4_combout\ & (!\inst3|Mux56~4_combout\ & !\inst3|Mux57~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux54~4_combout\,
	datab => \inst3|ALT_INV_Mux55~4_combout\,
	datac => \inst3|ALT_INV_Mux56~4_combout\,
	datad => \inst3|ALT_INV_Mux57~4_combout\,
	datae => \inst3|ALT_INV_Mux58~4_combout\,
	combout => \inst6|Equal0~1_combout\);

\inst6|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Equal0~2_combout\ = (!\inst3|Mux60~4_combout\ & (!\inst3|Mux61~4_combout\ & (!\inst3|Mux62~4_combout\ & !\inst3|Mux63~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux60~4_combout\,
	datab => \inst3|ALT_INV_Mux61~4_combout\,
	datac => \inst3|ALT_INV_Mux62~4_combout\,
	datad => \inst3|ALT_INV_Mux63~4_combout\,
	combout => \inst6|Equal0~2_combout\);

\inst6|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|Equal0~3_combout\ = ( \inst6|Equal0~2_combout\ & ( (!\inst3|Mux53~4_combout\ & (!\inst3|Mux59~4_combout\ & (\inst6|Equal0~0_combout\ & \inst6|Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_Mux53~4_combout\,
	datab => \inst3|ALT_INV_Mux59~4_combout\,
	datac => \inst6|ALT_INV_Equal0~0_combout\,
	datad => \inst6|ALT_INV_Equal0~1_combout\,
	datae => \inst6|ALT_INV_Equal0~2_combout\,
	combout => \inst6|Equal0~3_combout\);

\inst6|presentJmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst6|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|presentJmp~q\);

\inst7|increment[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|increment[2]~1_combout\ = (!\inst7|nextState.decode3~q\ & ((!\inst6|presentJmp~q\) # ((!\inst2|opcode\(2)) # (!\inst7|nextState.fetch~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011110000111000001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_presentJmp~q\,
	datab => \inst2|ALT_INV_opcode\(2),
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_nextState.fetch~q\,
	combout => \inst7|increment[2]~1_combout\);

\inst7|increment[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|increment[2]~2_combout\ = (!\inst7|increment[2]~0_combout\ & (\inst7|increment\(2))) # (\inst7|increment[2]~0_combout\ & (((\inst7|Equal0~0_combout\ & !\inst7|increment[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010000010100110101000001010011010100000101001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_Equal0~0_combout\,
	datac => \inst7|ALT_INV_increment[2]~0_combout\,
	datad => \inst7|ALT_INV_increment[2]~1_combout\,
	combout => \inst7|increment[2]~2_combout\);

\inst7|increment[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|increment[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|increment\(2));

\inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~5_sumout\ = SUM(( \inst|out_count\(14) ) + ( GND ) + ( \inst|Add0~10\ ))
-- \inst|Add0~6\ = CARRY(( \inst|out_count\(14) ) + ( GND ) + ( \inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(14),
	cin => \inst|Add0~10\,
	sumout => \inst|Add0~5_sumout\,
	cout => \inst|Add0~6\);

\inst|out_count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~3_combout\ = ( \inst|Add0~5_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux33~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(14))))) ) ) # ( !\inst|Add0~5_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux33~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(14)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux33~4_combout\,
	datad => \inst2|ALT_INV_operand\(14),
	datae => \inst|ALT_INV_Add0~5_sumout\,
	combout => \inst|out_count~3_combout\);

\inst|out_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~3_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(14));

\inst1|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clkIn~input_o\,
	d => \inst|out_count\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|address_reg_a\(2));

\inst1|altsyncram_component|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 29,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 29,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 29,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 29,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ = ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a253~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a221~portadataout\ ) ) ) # ( \inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a189~portadataout\ ) ) ) # ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a157~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\);

\inst1|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 29,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 29,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1046w\(3),
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst1|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clkIn~input_o\,
	ena0 => \inst1|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout\,
	portaaddr => \inst1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ = ( \inst1|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( \inst1|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a93~portadataout\)) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst1|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( 
-- \inst1|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst1|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst1|altsyncram_component|auto_generated|ram_block1a93~portadataout\)))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst1|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( 
-- !\inst1|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( !\inst1|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( (\inst1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst1|altsyncram_component|auto_generated|ram_block1a93~portadataout\)) # (\inst1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst1|altsyncram_component|auto_generated|ram_block1a125~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datad => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datae => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	dataf => \inst1|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\);

\inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ = (!\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\))) # 
-- (\inst1|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\);

\inst2|opcode[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst1|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\,
	ena => \inst|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(5));

\inst7|Selector18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector18~2_combout\ = (\inst7|nextState.decode3~q\ & ((!\inst7|Mux43~0_combout\) # (!\inst2|opcode\(5) $ (!\inst2|opcode\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000110000011110000011000001111000001100000111100000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(5),
	datab => \inst2|ALT_INV_opcode\(4),
	datac => \inst7|ALT_INV_nextState.decode3~q\,
	datad => \inst7|ALT_INV_Mux43~0_combout\,
	combout => \inst7|Selector18~2_combout\);

\inst7|alu_opsel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector18~2_combout\,
	ena => \inst7|Selector18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|alu_opsel\(4));

\inst9|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Mux28~0_combout\ = ( !\inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~1_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux12~0_combout\ & (\inst3|Mux44~4_combout\ & \inst7|alu_opsel\(4))) # (\inst9|Mux12~0_combout\ & 
-- ((\inst7|alu_opsel\(4)) # (\inst3|Mux44~4_combout\)))))) ) ) # ( \inst7|alu_opsel\(0) & ( (!\inst7|alu_opsel\(5) & (\inst9|Add0~1_sumout\)) # (\inst7|alu_opsel\(5) & (((!\inst9|Mux12~0_combout\ & (\inst3|Mux60~4_combout\ & \inst7|alu_opsel\(4))) # 
-- (\inst9|Mux12~0_combout\ & ((\inst7|alu_opsel\(4)) # (\inst3|Mux60~4_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_Add0~1_sumout\,
	datab => \inst9|ALT_INV_Mux12~0_combout\,
	datac => \inst3|ALT_INV_Mux60~4_combout\,
	datad => \inst7|ALT_INV_alu_opsel\(4),
	datae => \inst7|ALT_INV_alu_opsel\(0),
	dataf => \inst7|ALT_INV_alu_opsel\(5),
	datag => \inst3|ALT_INV_Mux44~4_combout\,
	combout => \inst9|Mux28~0_combout\);

\inst9|result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Mux28~0_combout\,
	sclr => \inst7|alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|result\(3));

\inst9|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Equal0~0_combout\ = ( !\inst9|result\(2) & ( (!\inst9|result\(10) & (!\inst9|result\(9) & (!\inst9|result\(0) & !\inst9|result\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_result\(10),
	datab => \inst9|ALT_INV_result\(9),
	datac => \inst9|ALT_INV_result\(0),
	datad => \inst9|ALT_INV_result\(1),
	datae => \inst9|ALT_INV_result\(2),
	combout => \inst9|Equal0~0_combout\);

\inst9|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Equal0~1_combout\ = ( !\inst9|result\(8) & ( (!\inst9|result\(4) & (!\inst9|result\(5) & (!\inst9|result\(15) & !\inst9|result\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_result\(4),
	datab => \inst9|ALT_INV_result\(5),
	datac => \inst9|ALT_INV_result\(15),
	datad => \inst9|ALT_INV_result\(7),
	datae => \inst9|ALT_INV_result\(8),
	combout => \inst9|Equal0~1_combout\);

\inst9|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Equal0~2_combout\ = (!\inst9|result\(12) & (!\inst9|result\(13) & (!\inst9|result\(14) & !\inst9|result\(6))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_result\(12),
	datab => \inst9|ALT_INV_result\(13),
	datac => \inst9|ALT_INV_result\(14),
	datad => \inst9|ALT_INV_result\(6),
	combout => \inst9|Equal0~2_combout\);

\inst9|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|Equal0~3_combout\ = ( \inst9|Equal0~2_combout\ & ( (!\inst9|result\(3) & (!\inst9|result\(11) & (\inst9|Equal0~0_combout\ & \inst9|Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|ALT_INV_result\(3),
	datab => \inst9|ALT_INV_result\(11),
	datac => \inst9|ALT_INV_Equal0~0_combout\,
	datad => \inst9|ALT_INV_Equal0~1_combout\,
	datae => \inst9|ALT_INV_Equal0~2_combout\,
	combout => \inst9|Equal0~3_combout\);

\inst9|z_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst9|Equal0~3_combout\,
	ena => \inst7|ALT_INV_alu_opsel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|z_flag~q\);

\inst7|dataSel~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|dataSel~2_combout\ = !\inst2|address_method\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_address_method\(1),
	combout => \inst7|dataSel~2_combout\);

\inst7|dataSel~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|dataSel~1_combout\ = (!\inst2|opcode\(0) & (\inst7|nextState.decode3~q\ & (!\inst7|addrSel[1]~0_combout\ & \inst7|dataSel~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ALT_INV_opcode\(0),
	datab => \inst7|ALT_INV_nextState.decode3~q\,
	datac => \inst7|ALT_INV_addrSel[1]~0_combout\,
	datad => \inst7|ALT_INV_dataSel~0_combout\,
	combout => \inst7|dataSel~1_combout\);

\inst7|dataSel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|dataSel~2_combout\,
	ena => \inst7|dataSel~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|dataSel~q\);

\inst7|addrSel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Mux55~0_combout\,
	ena => \inst7|dataSel~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|addrSel\(1));

\inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Add0~1_sumout\ = SUM(( \inst|out_count\(15) ) + ( GND ) + ( \inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|ALT_INV_out_count\(15),
	cin => \inst|Add0~6\,
	sumout => \inst|Add0~1_sumout\);

\inst|out_count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|out_count~0_combout\ = ( \inst|Add0~1_sumout\ & ( (!\inst7|increment\(2)) # ((!\inst7|increment\(0) & (\inst3|Mux32~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(15))))) ) ) # ( !\inst|Add0~1_sumout\ & ( (\inst7|increment\(2) & 
-- ((!\inst7|increment\(0) & (\inst3|Mux32~4_combout\)) # (\inst7|increment\(0) & ((\inst2|operand\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101101011101011111100000100000101011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_increment\(2),
	datab => \inst7|ALT_INV_increment\(0),
	datac => \inst3|ALT_INV_Mux32~4_combout\,
	datad => \inst2|ALT_INV_operand\(15),
	datae => \inst|ALT_INV_Add0~1_sumout\,
	combout => \inst|out_count~0_combout\);

\inst|out_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst|out_count~0_combout\,
	sclr => \inst|out_count[9]~1_combout\,
	ena => \inst|out_count[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|out_count\(15));

\sip[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(15),
	o => \sip[15]~input_o\);

\inst5|sip_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[15]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(15));

\sip[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(14),
	o => \sip[14]~input_o\);

\inst5|sip_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(14));

\sip[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(13),
	o => \sip[13]~input_o\);

\inst5|sip_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(13));

\sip[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(12),
	o => \sip[12]~input_o\);

\inst5|sip_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[12]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(12));

\sip[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(11),
	o => \sip[11]~input_o\);

\inst5|sip_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[11]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(11));

\sip[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(10),
	o => \sip[10]~input_o\);

\inst5|sip_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[10]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(10));

\sip[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(9),
	o => \sip[9]~input_o\);

\inst5|sip_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(9));

\sip[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(8),
	o => \sip[8]~input_o\);

\inst5|sip_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(8));

\sip[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(7),
	o => \sip[7]~input_o\);

\inst5|sip_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[7]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(7));

\sip[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(6),
	o => \sip[6]~input_o\);

\inst5|sip_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[6]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(6));

\sip[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(5),
	o => \sip[5]~input_o\);

\inst5|sip_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[5]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(5));

\sip[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(4),
	o => \sip[4]~input_o\);

\inst5|sip_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[4]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(4));

\sip[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(3),
	o => \sip[3]~input_o\);

\inst5|sip_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[3]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(3));

\sip[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(2),
	o => \sip[2]~input_o\);

\inst5|sip_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(2));

\sip[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(1),
	o => \sip[1]~input_o\);

\inst5|sip_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(1));

\sip[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(0),
	o => \sip[0]~input_o\);

\inst5|sip_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \sip[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sip_r\(0));

\inst7|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst7|Selector15~0_combout\ = ((\inst7|wren~q\ & !\inst7|nextState.fetch~q\)) # (\inst7|nextState.storeData~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011011100110111001101110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_wren~q\,
	datab => \inst7|ALT_INV_nextState.storeData~q\,
	datac => \inst7|ALT_INV_nextState.fetch~q\,
	combout => \inst7|Selector15~0_combout\);

\inst7|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst7|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|wren~q\);

\dpcr_wr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dpcr_wr,
	o => \dpcr_wr~input_o\);

\inst5|dpcr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux32~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(31));

\inst5|dpcr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux33~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(30));

\inst5|dpcr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux34~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(29));

\inst5|dpcr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux35~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(28));

\inst5|dpcr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux36~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(27));

\inst5|dpcr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux37~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(26));

\inst5|dpcr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux38~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(25));

\inst5|dpcr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux39~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(24));

\inst5|dpcr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux40~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(23));

\inst5|dpcr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux41~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(22));

\inst5|dpcr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux42~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(21));

\inst5|dpcr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux43~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(20));

\inst5|dpcr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux44~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(19));

\inst5|dpcr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux45~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(18));

\inst5|dpcr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux46~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(17));

\inst5|dpcr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux47~4_combout\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(16));

\dpcr_lsb_sel~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dpcr_lsb_sel,
	o => \dpcr_lsb_sel~input_o\);

\inst5|dpcr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][15]~q\,
	asdata => \inst2|operand\(15),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(15));

\inst5|dpcr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][14]~q\,
	asdata => \inst2|operand\(14),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(14));

\inst5|dpcr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][13]~q\,
	asdata => \inst2|operand\(13),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(13));

\inst5|dpcr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][12]~q\,
	asdata => \inst2|operand\(12),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(12));

\inst5|dpcr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][11]~q\,
	asdata => \inst2|operand\(11),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(11));

\inst5|dpcr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][10]~q\,
	asdata => \inst2|operand\(10),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(10));

\inst5|dpcr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][9]~q\,
	asdata => \inst2|operand\(9),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(9));

\inst5|dpcr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][8]~q\,
	asdata => \inst2|operand\(8),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(8));

\inst5|dpcr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][7]~q\,
	asdata => \inst2|operand\(7),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(7));

\inst5|dpcr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][6]~q\,
	asdata => \inst2|operand\(6),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(6));

\inst5|dpcr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][5]~q\,
	asdata => \inst2|operand\(5),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(5));

\inst5|dpcr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][4]~q\,
	asdata => \inst2|operand\(4),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(4));

\inst5|dpcr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][3]~q\,
	asdata => \inst2|operand\(3),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(3));

\inst5|dpcr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][2]~q\,
	asdata => \inst2|operand\(2),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(2));

\inst5|dpcr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][1]~q\,
	asdata => \inst2|operand\(1),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(1));

\inst5|dpcr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|regs[7][0]~q\,
	asdata => \inst2|operand\(0),
	sload => \dpcr_lsb_sel~input_o\,
	ena => \dpcr_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|dpcr\(0));

\inst6|dataOut[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux32~4_combout\,
	asdata => \inst2|operand\(15),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(15));

\inst6|addrOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(0),
	asdata => \inst3|Mux63~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(0));

\inst6|addrOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(1),
	asdata => \inst3|Mux62~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(1));

\inst6|addrOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(2),
	asdata => \inst3|Mux61~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(2));

\inst6|addrOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(3),
	asdata => \inst3|Mux60~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(3));

\inst6|addrOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(4),
	asdata => \inst3|Mux59~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(4));

\inst6|addrOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(5),
	asdata => \inst3|Mux58~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(5));

\inst6|addrOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(6),
	asdata => \inst3|Mux57~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(6));

\inst6|addrOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(7),
	asdata => \inst3|Mux56~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(7));

\inst6|addrOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(8),
	asdata => \inst3|Mux55~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(8));

\inst6|addrOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(9),
	asdata => \inst3|Mux54~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(9));

\inst6|addrOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(10),
	asdata => \inst3|Mux53~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(10));

\inst6|addrOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst2|operand\(11),
	asdata => \inst3|Mux52~4_combout\,
	sload => \inst7|ALT_INV_addrSel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|addrOut\(11));

\inst4|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\inst6|dataOut[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux33~4_combout\,
	asdata => \inst2|operand\(14),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(14));

\inst4|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\inst6|dataOut[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux34~4_combout\,
	asdata => \inst2|operand\(13),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(13));

\inst4|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\inst6|dataOut[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux35~4_combout\,
	asdata => \inst2|operand\(12),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(12));

\inst4|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\inst6|dataOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux36~4_combout\,
	asdata => \inst2|operand\(11),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(11));

\inst4|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\inst6|dataOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux37~4_combout\,
	asdata => \inst2|operand\(10),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(10));

\inst4|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\inst6|dataOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux38~4_combout\,
	asdata => \inst2|operand\(9),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(9));

\inst4|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\inst6|dataOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux39~4_combout\,
	asdata => \inst2|operand\(8),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(8));

\inst4|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\inst6|dataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux40~4_combout\,
	asdata => \inst2|operand\(7),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(7));

\inst4|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\inst6|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux41~4_combout\,
	asdata => \inst2|operand\(6),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(6));

\inst4|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\inst6|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux42~4_combout\,
	asdata => \inst2|operand\(5),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(5));

\inst4|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\inst6|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux43~4_combout\,
	asdata => \inst2|operand\(4),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(4));

\inst4|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\inst6|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux44~4_combout\,
	asdata => \inst2|operand\(3),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(3));

\inst4|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\inst6|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux45~4_combout\,
	asdata => \inst2|operand\(2),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(2));

\inst4|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\inst6|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux46~4_combout\,
	asdata => \inst2|operand\(1),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(1));

\inst4|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\inst6|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux47~4_combout\,
	asdata => \inst2|operand\(0),
	sload => \inst7|dataSel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|dataOut\(0));

\inst4|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|wren~q\,
	portare => VCC,
	clk0 => \clkIn~input_o\,
	portadatain => \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\sop_wr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sop_wr,
	o => \sop_wr~input_o\);

\inst5|sop[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux32~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(15));

\inst5|sop[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux33~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(14));

\inst5|sop[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux34~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(13));

\inst5|sop[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux35~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(12));

\inst5|sop[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux36~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(11));

\inst5|sop[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux37~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(10));

\inst5|sop[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux38~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(9));

\inst5|sop[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux39~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(8));

\inst5|sop[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux40~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(7));

\inst5|sop[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux41~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(6));

\inst5|sop[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux42~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(5));

\inst5|sop[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux43~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(4));

\inst5|sop[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux44~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(3));

\inst5|sop[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux45~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(2));

\inst5|sop[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux46~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(1));

\inst5|sop[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux47~4_combout\,
	ena => \sop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|sop\(0));

\svop_wr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_svop_wr,
	o => \svop_wr~input_o\);

\inst5|svop[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux32~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(15));

\inst5|svop[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux33~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(14));

\inst5|svop[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux34~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(13));

\inst5|svop[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux35~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(12));

\inst5|svop[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux36~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(11));

\inst5|svop[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux37~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(10));

\inst5|svop[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux38~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(9));

\inst5|svop[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux39~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(8));

\inst5|svop[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux40~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(7));

\inst5|svop[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux41~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(6));

\inst5|svop[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux42~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(5));

\inst5|svop[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux43~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(4));

\inst5|svop[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux44~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(3));

\inst5|svop[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux45~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(2));

\inst5|svop[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux46~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(1));

\inst5|svop[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst3|Mux47~4_combout\,
	ena => \svop_wr~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|svop\(0));

ww_z_flag <= \z_flag~output_o\;

ww_clk <= \clk~output_o\;

ww_presentJmp <= \presentJmp~output_o\;

ww_dataSel <= \dataSel~output_o\;

ww_addrSel(1) <= \addrSel[1]~output_o\;

ww_addrSel(0) <= \addrSel[0]~output_o\;

ww_out_count(15) <= \out_count[15]~output_o\;

ww_out_count(14) <= \out_count[14]~output_o\;

ww_out_count(13) <= \out_count[13]~output_o\;

ww_out_count(12) <= \out_count[12]~output_o\;

ww_out_count(11) <= \out_count[11]~output_o\;

ww_out_count(10) <= \out_count[10]~output_o\;

ww_out_count(9) <= \out_count[9]~output_o\;

ww_out_count(8) <= \out_count[8]~output_o\;

ww_out_count(7) <= \out_count[7]~output_o\;

ww_out_count(6) <= \out_count[6]~output_o\;

ww_out_count(5) <= \out_count[5]~output_o\;

ww_out_count(4) <= \out_count[4]~output_o\;

ww_out_count(3) <= \out_count[3]~output_o\;

ww_out_count(2) <= \out_count[2]~output_o\;

ww_out_count(1) <= \out_count[1]~output_o\;

ww_out_count(0) <= \out_count[0]~output_o\;

ww_increment(3) <= \increment[3]~output_o\;

ww_increment(2) <= \increment[2]~output_o\;

ww_increment(1) <= \increment[1]~output_o\;

ww_increment(0) <= \increment[0]~output_o\;

ww_rxData(15) <= \rxData[15]~output_o\;

ww_rxData(14) <= \rxData[14]~output_o\;

ww_rxData(13) <= \rxData[13]~output_o\;

ww_rxData(12) <= \rxData[12]~output_o\;

ww_rxData(11) <= \rxData[11]~output_o\;

ww_rxData(10) <= \rxData[10]~output_o\;

ww_rxData(9) <= \rxData[9]~output_o\;

ww_rxData(8) <= \rxData[8]~output_o\;

ww_rxData(7) <= \rxData[7]~output_o\;

ww_rxData(6) <= \rxData[6]~output_o\;

ww_rxData(5) <= \rxData[5]~output_o\;

ww_rxData(4) <= \rxData[4]~output_o\;

ww_rxData(3) <= \rxData[3]~output_o\;

ww_rxData(2) <= \rxData[2]~output_o\;

ww_rxData(1) <= \rxData[1]~output_o\;

ww_rxData(0) <= \rxData[0]~output_o\;

ww_rf_init <= \rf_init~output_o\;

ww_ld_r <= \ld_r~output_o\;

ww_rf_sel(3) <= \rf_sel[3]~output_o\;

ww_rf_sel(2) <= \rf_sel[2]~output_o\;

ww_rf_sel(1) <= \rf_sel[1]~output_o\;

ww_rf_sel(0) <= \rf_sel[0]~output_o\;

ww_sip_r(15) <= \sip_r[15]~output_o\;

ww_sip_r(14) <= \sip_r[14]~output_o\;

ww_sip_r(13) <= \sip_r[13]~output_o\;

ww_sip_r(12) <= \sip_r[12]~output_o\;

ww_sip_r(11) <= \sip_r[11]~output_o\;

ww_sip_r(10) <= \sip_r[10]~output_o\;

ww_sip_r(9) <= \sip_r[9]~output_o\;

ww_sip_r(8) <= \sip_r[8]~output_o\;

ww_sip_r(7) <= \sip_r[7]~output_o\;

ww_sip_r(6) <= \sip_r[6]~output_o\;

ww_sip_r(5) <= \sip_r[5]~output_o\;

ww_sip_r(4) <= \sip_r[4]~output_o\;

ww_sip_r(3) <= \sip_r[3]~output_o\;

ww_sip_r(2) <= \sip_r[2]~output_o\;

ww_sip_r(1) <= \sip_r[1]~output_o\;

ww_sip_r(0) <= \sip_r[0]~output_o\;

ww_rzData(15) <= \rzData[15]~output_o\;

ww_rzData(14) <= \rzData[14]~output_o\;

ww_rzData(13) <= \rzData[13]~output_o\;

ww_rzData(12) <= \rzData[12]~output_o\;

ww_rzData(11) <= \rzData[11]~output_o\;

ww_rzData(10) <= \rzData[10]~output_o\;

ww_rzData(9) <= \rzData[9]~output_o\;

ww_rzData(8) <= \rzData[8]~output_o\;

ww_rzData(7) <= \rzData[7]~output_o\;

ww_rzData(6) <= \rzData[6]~output_o\;

ww_rzData(5) <= \rzData[5]~output_o\;

ww_rzData(4) <= \rzData[4]~output_o\;

ww_rzData(3) <= \rzData[3]~output_o\;

ww_rzData(2) <= \rzData[2]~output_o\;

ww_rzData(1) <= \rzData[1]~output_o\;

ww_rzData(0) <= \rzData[0]~output_o\;

ww_state(3) <= \state[3]~output_o\;

ww_state(2) <= \state[2]~output_o\;

ww_state(1) <= \state[1]~output_o\;

ww_state(0) <= \state[0]~output_o\;

ww_opcode(5) <= \opcode[5]~output_o\;

ww_opcode(4) <= \opcode[4]~output_o\;

ww_opcode(3) <= \opcode[3]~output_o\;

ww_opcode(2) <= \opcode[2]~output_o\;

ww_opcode(1) <= \opcode[1]~output_o\;

ww_opcode(0) <= \opcode[0]~output_o\;

ww_alu_opsel(6) <= \alu_opsel[6]~output_o\;

ww_alu_opsel(5) <= \alu_opsel[5]~output_o\;

ww_alu_opsel(4) <= \alu_opsel[4]~output_o\;

ww_alu_opsel(3) <= \alu_opsel[3]~output_o\;

ww_alu_opsel(2) <= \alu_opsel[2]~output_o\;

ww_alu_opsel(1) <= \alu_opsel[1]~output_o\;

ww_alu_opsel(0) <= \alu_opsel[0]~output_o\;

ww_wren <= \wren~output_o\;

ww_alu_output(15) <= \alu_output[15]~output_o\;

ww_alu_output(14) <= \alu_output[14]~output_o\;

ww_alu_output(13) <= \alu_output[13]~output_o\;

ww_alu_output(12) <= \alu_output[12]~output_o\;

ww_alu_output(11) <= \alu_output[11]~output_o\;

ww_alu_output(10) <= \alu_output[10]~output_o\;

ww_alu_output(9) <= \alu_output[9]~output_o\;

ww_alu_output(8) <= \alu_output[8]~output_o\;

ww_alu_output(7) <= \alu_output[7]~output_o\;

ww_alu_output(6) <= \alu_output[6]~output_o\;

ww_alu_output(5) <= \alu_output[5]~output_o\;

ww_alu_output(4) <= \alu_output[4]~output_o\;

ww_alu_output(3) <= \alu_output[3]~output_o\;

ww_alu_output(2) <= \alu_output[2]~output_o\;

ww_alu_output(1) <= \alu_output[1]~output_o\;

ww_alu_output(0) <= \alu_output[0]~output_o\;

ww_am(1) <= \am[1]~output_o\;

ww_am(0) <= \am[0]~output_o\;

ww_dpcr(31) <= \dpcr[31]~output_o\;

ww_dpcr(30) <= \dpcr[30]~output_o\;

ww_dpcr(29) <= \dpcr[29]~output_o\;

ww_dpcr(28) <= \dpcr[28]~output_o\;

ww_dpcr(27) <= \dpcr[27]~output_o\;

ww_dpcr(26) <= \dpcr[26]~output_o\;

ww_dpcr(25) <= \dpcr[25]~output_o\;

ww_dpcr(24) <= \dpcr[24]~output_o\;

ww_dpcr(23) <= \dpcr[23]~output_o\;

ww_dpcr(22) <= \dpcr[22]~output_o\;

ww_dpcr(21) <= \dpcr[21]~output_o\;

ww_dpcr(20) <= \dpcr[20]~output_o\;

ww_dpcr(19) <= \dpcr[19]~output_o\;

ww_dpcr(18) <= \dpcr[18]~output_o\;

ww_dpcr(17) <= \dpcr[17]~output_o\;

ww_dpcr(16) <= \dpcr[16]~output_o\;

ww_dpcr(15) <= \dpcr[15]~output_o\;

ww_dpcr(14) <= \dpcr[14]~output_o\;

ww_dpcr(13) <= \dpcr[13]~output_o\;

ww_dpcr(12) <= \dpcr[12]~output_o\;

ww_dpcr(11) <= \dpcr[11]~output_o\;

ww_dpcr(10) <= \dpcr[10]~output_o\;

ww_dpcr(9) <= \dpcr[9]~output_o\;

ww_dpcr(8) <= \dpcr[8]~output_o\;

ww_dpcr(7) <= \dpcr[7]~output_o\;

ww_dpcr(6) <= \dpcr[6]~output_o\;

ww_dpcr(5) <= \dpcr[5]~output_o\;

ww_dpcr(4) <= \dpcr[4]~output_o\;

ww_dpcr(3) <= \dpcr[3]~output_o\;

ww_dpcr(2) <= \dpcr[2]~output_o\;

ww_dpcr(1) <= \dpcr[1]~output_o\;

ww_dpcr(0) <= \dpcr[0]~output_o\;

ww_dprr(1) <= \dprr[1]~output_o\;

ww_dprr(0) <= \dprr[0]~output_o\;

ww_instruct(31) <= \instruct[31]~output_o\;

ww_instruct(30) <= \instruct[30]~output_o\;

ww_instruct(29) <= \instruct[29]~output_o\;

ww_instruct(28) <= \instruct[28]~output_o\;

ww_instruct(27) <= \instruct[27]~output_o\;

ww_instruct(26) <= \instruct[26]~output_o\;

ww_instruct(25) <= \instruct[25]~output_o\;

ww_instruct(24) <= \instruct[24]~output_o\;

ww_instruct(23) <= \instruct[23]~output_o\;

ww_instruct(22) <= \instruct[22]~output_o\;

ww_instruct(21) <= \instruct[21]~output_o\;

ww_instruct(20) <= \instruct[20]~output_o\;

ww_instruct(19) <= \instruct[19]~output_o\;

ww_instruct(18) <= \instruct[18]~output_o\;

ww_instruct(17) <= \instruct[17]~output_o\;

ww_instruct(16) <= \instruct[16]~output_o\;

ww_instruct(15) <= \instruct[15]~output_o\;

ww_instruct(14) <= \instruct[14]~output_o\;

ww_instruct(13) <= \instruct[13]~output_o\;

ww_instruct(12) <= \instruct[12]~output_o\;

ww_instruct(11) <= \instruct[11]~output_o\;

ww_instruct(10) <= \instruct[10]~output_o\;

ww_instruct(9) <= \instruct[9]~output_o\;

ww_instruct(8) <= \instruct[8]~output_o\;

ww_instruct(7) <= \instruct[7]~output_o\;

ww_instruct(6) <= \instruct[6]~output_o\;

ww_instruct(5) <= \instruct[5]~output_o\;

ww_instruct(4) <= \instruct[4]~output_o\;

ww_instruct(3) <= \instruct[3]~output_o\;

ww_instruct(2) <= \instruct[2]~output_o\;

ww_instruct(1) <= \instruct[1]~output_o\;

ww_instruct(0) <= \instruct[0]~output_o\;

ww_memData(15) <= \memData[15]~output_o\;

ww_memData(14) <= \memData[14]~output_o\;

ww_memData(13) <= \memData[13]~output_o\;

ww_memData(12) <= \memData[12]~output_o\;

ww_memData(11) <= \memData[11]~output_o\;

ww_memData(10) <= \memData[10]~output_o\;

ww_memData(9) <= \memData[9]~output_o\;

ww_memData(8) <= \memData[8]~output_o\;

ww_memData(7) <= \memData[7]~output_o\;

ww_memData(6) <= \memData[6]~output_o\;

ww_memData(5) <= \memData[5]~output_o\;

ww_memData(4) <= \memData[4]~output_o\;

ww_memData(3) <= \memData[3]~output_o\;

ww_memData(2) <= \memData[2]~output_o\;

ww_memData(1) <= \memData[1]~output_o\;

ww_memData(0) <= \memData[0]~output_o\;

ww_operand_out(15) <= \operand_out[15]~output_o\;

ww_operand_out(14) <= \operand_out[14]~output_o\;

ww_operand_out(13) <= \operand_out[13]~output_o\;

ww_operand_out(12) <= \operand_out[12]~output_o\;

ww_operand_out(11) <= \operand_out[11]~output_o\;

ww_operand_out(10) <= \operand_out[10]~output_o\;

ww_operand_out(9) <= \operand_out[9]~output_o\;

ww_operand_out(8) <= \operand_out[8]~output_o\;

ww_operand_out(7) <= \operand_out[7]~output_o\;

ww_operand_out(6) <= \operand_out[6]~output_o\;

ww_operand_out(5) <= \operand_out[5]~output_o\;

ww_operand_out(4) <= \operand_out[4]~output_o\;

ww_operand_out(3) <= \operand_out[3]~output_o\;

ww_operand_out(2) <= \operand_out[2]~output_o\;

ww_operand_out(1) <= \operand_out[1]~output_o\;

ww_operand_out(0) <= \operand_out[0]~output_o\;

ww_sop(15) <= \sop[15]~output_o\;

ww_sop(14) <= \sop[14]~output_o\;

ww_sop(13) <= \sop[13]~output_o\;

ww_sop(12) <= \sop[12]~output_o\;

ww_sop(11) <= \sop[11]~output_o\;

ww_sop(10) <= \sop[10]~output_o\;

ww_sop(9) <= \sop[9]~output_o\;

ww_sop(8) <= \sop[8]~output_o\;

ww_sop(7) <= \sop[7]~output_o\;

ww_sop(6) <= \sop[6]~output_o\;

ww_sop(5) <= \sop[5]~output_o\;

ww_sop(4) <= \sop[4]~output_o\;

ww_sop(3) <= \sop[3]~output_o\;

ww_sop(2) <= \sop[2]~output_o\;

ww_sop(1) <= \sop[1]~output_o\;

ww_sop(0) <= \sop[0]~output_o\;

ww_storedData(15) <= \storedData[15]~output_o\;

ww_storedData(14) <= \storedData[14]~output_o\;

ww_storedData(13) <= \storedData[13]~output_o\;

ww_storedData(12) <= \storedData[12]~output_o\;

ww_storedData(11) <= \storedData[11]~output_o\;

ww_storedData(10) <= \storedData[10]~output_o\;

ww_storedData(9) <= \storedData[9]~output_o\;

ww_storedData(8) <= \storedData[8]~output_o\;

ww_storedData(7) <= \storedData[7]~output_o\;

ww_storedData(6) <= \storedData[6]~output_o\;

ww_storedData(5) <= \storedData[5]~output_o\;

ww_storedData(4) <= \storedData[4]~output_o\;

ww_storedData(3) <= \storedData[3]~output_o\;

ww_storedData(2) <= \storedData[2]~output_o\;

ww_storedData(1) <= \storedData[1]~output_o\;

ww_storedData(0) <= \storedData[0]~output_o\;

ww_svop(15) <= \svop[15]~output_o\;

ww_svop(14) <= \svop[14]~output_o\;

ww_svop(13) <= \svop[13]~output_o\;

ww_svop(12) <= \svop[12]~output_o\;

ww_svop(11) <= \svop[11]~output_o\;

ww_svop(10) <= \svop[10]~output_o\;

ww_svop(9) <= \svop[9]~output_o\;

ww_svop(8) <= \svop[8]~output_o\;

ww_svop(7) <= \svop[7]~output_o\;

ww_svop(6) <= \svop[6]~output_o\;

ww_svop(5) <= \svop[5]~output_o\;

ww_svop(4) <= \svop[4]~output_o\;

ww_svop(3) <= \svop[3]~output_o\;

ww_svop(2) <= \svop[2]~output_o\;

ww_svop(1) <= \svop[1]~output_o\;

ww_svop(0) <= \svop[0]~output_o\;
END structure;


