#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  5 20:52:44 2020
# Process ID: 22053
# Current directory: /home/y/fpga/d5/d5.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/y/fpga/d5/d5.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/y/fpga/d5/d5.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.820 ; gain = 88.043 ; free physical = 4863 ; free virtual = 10180
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_test_output_0_4/design_1_test_output_0_4.dcp' for cell 'design_1_i/test_output_0'
INFO: [Project 1-454] Reading design checkpoint '/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2885.523 ; gain = 363.703 ; free physical = 3559 ; free virtual = 8891
Finished Parsing XDC File [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[0]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[1]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[2]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[3]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[4]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[5]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[6]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[7]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[8]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[9]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[10]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[11]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[12]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/test_output_0/inst/vcnt_reg__0[13]'. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc:3]
Finished Parsing XDC File [/home/y/fpga/d5/d5.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.410 ; gain = 0.000 ; free physical = 3559 ; free virtual = 8887
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 2991.410 ; gain = 1503.590 ; free physical = 3559 ; free virtual = 8887
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.148 ; gain = 1.738 ; free physical = 3551 ; free virtual = 8879

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ce778ff6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2993.148 ; gain = 0.000 ; free physical = 3550 ; free virtual = 8878

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3235.969 ; gain = 0.000 ; free physical = 3296 ; free virtual = 8040
Phase 1 Generate And Synthesize Debug Cores | Checksum: b76f641b

Time (s): cpu = 00:06:59 ; elapsed = 00:05:51 . Memory (MB): peak = 3235.969 ; gain = 191.836 ; free physical = 3296 ; free virtual = 8040

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 141 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: bbe13ea2

Time (s): cpu = 00:07:00 ; elapsed = 00:05:52 . Memory (MB): peak = 3235.969 ; gain = 191.836 ; free physical = 3307 ; free virtual = 8053
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 289 cells
INFO: [Opt 31-1021] In phase Retarget, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 10b4efb0a

Time (s): cpu = 00:07:00 ; elapsed = 00:05:52 . Memory (MB): peak = 3235.969 ; gain = 191.836 ; free physical = 3307 ; free virtual = 8051
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 11166186c

Time (s): cpu = 00:07:01 ; elapsed = 00:05:53 . Memory (MB): peak = 3235.969 ; gain = 191.836 ; free physical = 3310 ; free virtual = 8051
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 134 cells
INFO: [Opt 31-1021] In phase Sweep, 1345 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 11166186c

Time (s): cpu = 00:07:01 ; elapsed = 00:05:53 . Memory (MB): peak = 3235.969 ; gain = 191.836 ; free physical = 3334 ; free virtual = 8051
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 11166186c

Time (s): cpu = 00:07:01 ; elapsed = 00:05:53 . Memory (MB): peak = 3235.969 ; gain = 191.836 ; free physical = 3334 ; free virtual = 8051
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 11166186c

Time (s): cpu = 00:07:01 ; elapsed = 00:05:53 . Memory (MB): peak = 3235.969 ; gain = 191.836 ; free physical = 3334 ; free virtual = 8051
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |             289  |                                             85  |
|  Constant propagation         |               0  |              34  |                                             81  |
|  Sweep                        |               0  |             134  |                                           1345  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3235.969 ; gain = 0.000 ; free physical = 3334 ; free virtual = 8051
Ending Logic Optimization Task | Checksum: ab0d609e

Time (s): cpu = 00:07:03 ; elapsed = 00:05:54 . Memory (MB): peak = 3235.969 ; gain = 191.836 ; free physical = 3296 ; free virtual = 8043

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.291 | TNS=-5.124 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: ce0e53f9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4460.953 ; gain = 0.000 ; free physical = 2808 ; free virtual = 7560
Ending Power Optimization Task | Checksum: ce0e53f9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4460.953 ; gain = 1224.984 ; free physical = 2832 ; free virtual = 7585

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 130ed33c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4460.953 ; gain = 0.000 ; free physical = 2827 ; free virtual = 7580
Ending Final Cleanup Task | Checksum: 130ed33c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4460.953 ; gain = 0.000 ; free physical = 2830 ; free virtual = 7580

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4460.953 ; gain = 0.000 ; free physical = 2830 ; free virtual = 7580
Ending Netlist Obfuscation Task | Checksum: 130ed33c2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4460.953 ; gain = 0.000 ; free physical = 2830 ; free virtual = 7580
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:36 ; elapsed = 00:06:23 . Memory (MB): peak = 4460.953 ; gain = 1469.543 ; free physical = 2830 ; free virtual = 7580
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4460.953 ; gain = 0.000 ; free physical = 2830 ; free virtual = 7580
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/d5/d5.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/y/fpga/d5/d5.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2799 ; free virtual = 7563
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 887db0bd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2799 ; free virtual = 7563
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2799 ; free virtual = 7563

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e932a640

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2741 ; free virtual = 7537

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ad7251d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2729 ; free virtual = 7518

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ad7251d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2729 ; free virtual = 7519
Phase 1 Placer Initialization | Checksum: 1ad7251d5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2730 ; free virtual = 7519

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11bf4f07c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2732 ; free virtual = 7489

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2680 ; free virtual = 7469

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1527ea27d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2684 ; free virtual = 7472
Phase 2.2 Global Placement Core | Checksum: 1a40a7e2c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:25 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2599 ; free virtual = 7454
Phase 2 Global Placement | Checksum: 1a40a7e2c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:25 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2604 ; free virtual = 7459

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1190a785f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:26 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2642 ; free virtual = 7460

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19703520c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:27 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2642 ; free virtual = 7459

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207f02f86

Time (s): cpu = 00:01:22 ; elapsed = 00:00:28 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2642 ; free virtual = 7459

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 20f690a4e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:28 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2642 ; free virtual = 7459

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17cd80d60

Time (s): cpu = 00:01:26 ; elapsed = 00:00:29 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2637 ; free virtual = 7459

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 213ac44b5

Time (s): cpu = 00:01:27 ; elapsed = 00:00:30 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2608 ; free virtual = 7446

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1fe612e34

Time (s): cpu = 00:01:27 ; elapsed = 00:00:30 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2606 ; free virtual = 7446

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 17155e09c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2568 ; free virtual = 7439

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 248ce8448

Time (s): cpu = 00:01:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2344 ; free virtual = 7374

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1e86a2d6f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:35 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2427 ; free virtual = 7385

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1c9c701cd

Time (s): cpu = 00:01:39 ; elapsed = 00:00:35 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2404 ; free virtual = 7387

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 1f647f772

Time (s): cpu = 00:01:52 ; elapsed = 00:00:39 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2332 ; free virtual = 7307
Phase 3 Detail Placement | Checksum: 1f647f772

Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2329 ; free virtual = 7304

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17bc632fc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17bc632fc

Time (s): cpu = 00:02:03 ; elapsed = 00:00:43 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2305 ; free virtual = 7291
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.401. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a581076f

Time (s): cpu = 00:02:05 ; elapsed = 00:00:45 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2215 ; free virtual = 7245
Phase 4.1 Post Commit Optimization | Checksum: 1a581076f

Time (s): cpu = 00:02:05 ; elapsed = 00:00:45 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2215 ; free virtual = 7245

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a581076f

Time (s): cpu = 00:02:06 ; elapsed = 00:00:45 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2242 ; free virtual = 7247
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2232 ; free virtual = 7248

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 29f16c793

Time (s): cpu = 00:02:08 ; elapsed = 00:00:47 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2255 ; free virtual = 7254

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2255 ; free virtual = 7254
Phase 4.4 Final Placement Cleanup | Checksum: 2cbe092b0

Time (s): cpu = 00:02:08 ; elapsed = 00:00:47 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2253 ; free virtual = 7254
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2cbe092b0

Time (s): cpu = 00:02:08 ; elapsed = 00:00:48 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2253 ; free virtual = 7254
Ending Placer Task | Checksum: 28ec34a8a

Time (s): cpu = 00:02:08 ; elapsed = 00:00:48 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2253 ; free virtual = 7254
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:00:50 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2281 ; free virtual = 7282
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2281 ; free virtual = 7282
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2258 ; free virtual = 7274
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/d5/d5.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2267 ; free virtual = 7274
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2280 ; free virtual = 7291
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dea18484 ConstDB: 0 ShapeSum: b68c05e2 RouteDB: f995c024

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1be08a277

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1947 ; free virtual = 7106
Post Restoration Checksum: NetGraph: 8181efd3 NumContArr: 22ae6df7 Constraints: a1339c36 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14563fa00

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1915 ; free virtual = 7074

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14563fa00

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1873 ; free virtual = 7032

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14563fa00

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1873 ; free virtual = 7032

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1aedaafe2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1809 ; free virtual = 6968

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2a0f3dd8f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 2011 ; free virtual = 7021
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.392 | TNS=-13.463| WHS=-0.055 | THS=-2.610 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 30d00e24f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1929 ; free virtual = 7014
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.392 | TNS=-13.324| WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2a4557dcf

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1898 ; free virtual = 7014
Phase 2 Router Initialization | Checksum: 2c99b6fd6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1932 ; free virtual = 7013

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000476785 %
  Global Horizontal Routing Utilization  = 0.000656685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11658
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10193
  Number of Partially Routed Nets     = 1465
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f0dc520b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1908 ; free virtual = 7011

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2605
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.357 | TNS=-13.312| WHS=-0.016 | THS=-0.027 |

Phase 4.1 Global Iteration 0 | Checksum: 1d3e07ef8

Time (s): cpu = 00:01:19 ; elapsed = 00:00:38 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1865 ; free virtual = 6984

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.357 | TNS=-13.312| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19057eea8

Time (s): cpu = 00:01:20 ; elapsed = 00:00:40 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1870 ; free virtual = 6982

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.357 | TNS=-13.312| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 19f5c9541

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1870 ; free virtual = 6982
Phase 4 Rip-up And Reroute | Checksum: 19f5c9541

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1870 ; free virtual = 6982

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 25f4ae507

Time (s): cpu = 00:01:24 ; elapsed = 00:00:41 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1961 ; free virtual = 6986
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.357 | TNS=-13.312| WHS=0.012  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2503f80c0

Time (s): cpu = 00:01:25 ; elapsed = 00:00:42 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1957 ; free virtual = 6983

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2503f80c0

Time (s): cpu = 00:01:25 ; elapsed = 00:00:42 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1957 ; free virtual = 6983
Phase 5 Delay and Skew Optimization | Checksum: 2503f80c0

Time (s): cpu = 00:01:25 ; elapsed = 00:00:42 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1957 ; free virtual = 6983

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25fc06f30

Time (s): cpu = 00:01:28 ; elapsed = 00:00:42 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1957 ; free virtual = 6983
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.357 | TNS=-13.312| WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a4f1223f

Time (s): cpu = 00:01:28 ; elapsed = 00:00:43 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1957 ; free virtual = 6983
Phase 6 Post Hold Fix | Checksum: 2a4f1223f

Time (s): cpu = 00:01:28 ; elapsed = 00:00:43 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1957 ; free virtual = 6983

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.44259 %
  Global Horizontal Routing Utilization  = 1.85087 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.2113%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 33.6493%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 56.7308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.1923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 21382cfc3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:43 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1956 ; free virtual = 6982

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21382cfc3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:43 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1956 ; free virtual = 6981

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21382cfc3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:44 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1920 ; free virtual = 6981

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.357 | TNS=-13.312| WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21382cfc3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:44 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1922 ; free virtual = 6982
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.355 | TNS=-13.306 | WHS=0.012 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 21382cfc3

Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1962 ; free virtual = 6976
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.355 | TNS=-13.306 | WHS=0.012 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -3.334. Path group: clk_pl_0. Processed net: u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -3.322. Path group: clk_pl_0. Processed net: u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[0].
INFO: [Physopt 32-952] Improved path group WNS = -3.300. Path group: clk_pl_0. Processed net: u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[0].
INFO: [Physopt 32-952] Improved path group WNS = -3.276. Path group: clk_pl_0. Processed net: u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: design_1_i/test_output_0/inst/test_vsync_out.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-3.276 | TNS=-12.867 | WHS=0.012 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 2bd270d44

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1884 ; free virtual = 6970
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1884 ; free virtual = 6970
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-3.276 | TNS=-12.867 | WHS=0.012 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1f61a5693

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1884 ; free virtual = 6970
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1936 ; free virtual = 7022
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1936 ; free virtual = 7022
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1936 ; free virtual = 7022
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4492.969 ; gain = 0.000 ; free physical = 1981 ; free virtual = 7012
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/d5/d5.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/y/fpga/d5/d5.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/y/fpga/d5/d5.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4541.996 ; gain = 0.000 ; free physical = 1993 ; free virtual = 6983
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 23 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/trig_in_reg, u_ila_1/inst/trig_in_reg... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/y/fpga/d5/d5.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May  5 21:02:51 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 20 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4541.996 ; gain = 0.000 ; free physical = 1953 ; free virtual = 6960
INFO: [Common 17-206] Exiting Vivado at Tue May  5 21:02:51 2020...
