$comment
	File created using the following command:
		vcd file hw7latch.msim.vcd -direction
$end
$date
	Sun Jun 13 10:21:15 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module hw7latch_vlg_vec_tst $end
$var reg 1 ! R $end
$var reg 1 " S $end
$var wire 1 # CLK $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 + ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 , ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 - CLK~output_o $end
$var wire 1 . R~input_o $end
$var wire 1 / S~input_o $end
$var wire 1 0 inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
1%
x&
1'
1(
1)
0*
z+
z,
x-
0.
0/
x0
$end
#25000
1!
1.
10
0-
0#
#50000
1"
0!
0.
1/
00
1-
1#
#75000
1!
1.
#100000
0"
0!
0.
0/
#125000
1!
1.
10
0-
0#
#150000
1"
0!
0.
1/
00
1-
1#
#175000
1!
1.
#200000
0"
0!
0.
0/
#225000
1!
1.
10
0-
0#
#250000
1"
0!
0.
1/
00
1-
1#
#275000
1!
1.
#300000
0"
0!
0.
0/
#325000
1!
1.
10
0-
0#
#350000
1"
0!
0.
1/
00
1-
1#
#375000
1!
1.
#400000
0"
0!
0.
0/
#425000
1!
1.
10
0-
0#
#450000
1"
0!
0.
1/
00
1-
1#
#475000
1!
1.
#500000
0"
0!
0.
0/
#525000
1!
1.
10
0-
0#
#550000
1"
0!
0.
1/
00
1-
1#
#575000
1!
1.
#600000
0"
0!
0.
0/
#625000
1!
1.
10
0-
0#
#650000
1"
0!
0.
1/
00
1-
1#
#675000
1!
1.
#700000
0"
0!
0.
0/
#725000
1!
1.
10
0-
0#
#750000
1"
0!
0.
1/
00
1-
1#
#775000
1!
1.
#800000
0"
0!
0.
0/
#825000
1!
1.
10
0-
0#
#850000
1"
0!
0.
1/
00
1-
1#
#875000
1!
1.
#900000
0"
0!
0.
0/
#925000
1!
1.
10
0-
0#
#950000
1"
0!
0.
1/
00
1-
1#
#975000
1!
1.
#1000000
0"
0!
0.
0/
#1025000
1!
1.
10
0-
0#
#1050000
1"
0!
0.
1/
00
1-
1#
#1075000
1!
1.
#1100000
0"
0!
0.
0/
#1125000
1!
1.
10
0-
0#
#1150000
1"
0!
0.
1/
00
1-
1#
#1175000
1!
1.
#1200000
