{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 400.0000"
  ],
  "cts__clock__skew__hold": 16.3372,
  "cts__clock__skew__hold__post_repair": 16.3171,
  "cts__clock__skew__hold__pre_repair": 16.3171,
  "cts__clock__skew__setup": 13.2632,
  "cts__clock__skew__setup__post_repair": 13.0639,
  "cts__clock__skew__setup__pre_repair": 13.0639,
  "cts__cpu__total": 217.91,
  "cts__design__core__area": 4206.04,
  "cts__design__core__area__post_repair": 4206.04,
  "cts__design__core__area__pre_repair": 4206.04,
  "cts__design__die__area": 4761.41,
  "cts__design__die__area__post_repair": 4761.41,
  "cts__design__die__area__pre_repair": 4761.41,
  "cts__design__instance__area": 1952.26,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 1824.45,
  "cts__design__instance__area__pre_repair": 1824.45,
  "cts__design__instance__area__stdcell": 1952.26,
  "cts__design__instance__area__stdcell__post_repair": 1824.45,
  "cts__design__instance__area__stdcell__pre_repair": 1824.45,
  "cts__design__instance__count": 17180,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15848,
  "cts__design__instance__count__pre_repair": 15848,
  "cts__design__instance__count__setup_buffer": 1135,
  "cts__design__instance__count__stdcell": 17180,
  "cts__design__instance__count__stdcell__post_repair": 15848,
  "cts__design__instance__count__stdcell__pre_repair": 15848,
  "cts__design__instance__displacement__max": 2.421,
  "cts__design__instance__displacement__mean": 0.06,
  "cts__design__instance__displacement__total": 1046.94,
  "cts__design__instance__utilization": 0.464157,
  "cts__design__instance__utilization__post_repair": 0.43377,
  "cts__design__instance__utilization__pre_repair": 0.43377,
  "cts__design__instance__utilization__stdcell": 0.464157,
  "cts__design__instance__utilization__stdcell__post_repair": 0.43377,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.43377,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__mem__peak": 627988.0,
  "cts__power__internal__total": 0.0341673,
  "cts__power__internal__total__post_repair": 0.0365605,
  "cts__power__internal__total__pre_repair": 0.0365605,
  "cts__power__leakage__total": 1.35221e-06,
  "cts__power__leakage__total__post_repair": 1.21796e-06,
  "cts__power__leakage__total__pre_repair": 1.21796e-06,
  "cts__power__switching__total": 0.0452542,
  "cts__power__switching__total__post_repair": 0.0506978,
  "cts__power__switching__total__pre_repair": 0.0506978,
  "cts__power__total": 0.0794228,
  "cts__power__total__post_repair": 0.0872594,
  "cts__power__total__pre_repair": 0.0872594,
  "cts__route__wirelength__estimated": 62165.9,
  "cts__runtime__total": "2:43.44",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 1,
  "cts__timing__drv__max_cap__pre_repair": 1,
  "cts__timing__drv__max_cap_limit": 0.0519643,
  "cts__timing__drv__max_cap_limit__post_repair": -0.0665788,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.0665788,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.146143,
  "cts__timing__drv__max_slew_limit__post_repair": 0.00363095,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.00363095,
  "cts__timing__drv__setup_violation_count": 138,
  "cts__timing__drv__setup_violation_count__post_repair": 160,
  "cts__timing__drv__setup_violation_count__pre_repair": 160,
  "cts__timing__setup__tns": -2311.39,
  "cts__timing__setup__tns__post_repair": -31100.4,
  "cts__timing__setup__tns__pre_repair": -31100.4,
  "cts__timing__setup__ws": -64.559,
  "cts__timing__setup__ws__post_repair": -293.821,
  "cts__timing__setup__ws__pre_repair": -293.821,
  "design__io__hpwl": 8823525,
  "detailedplace__cpu__total": 16.93,
  "detailedplace__design__core__area": 4206.04,
  "detailedplace__design__die__area": 4761.41,
  "detailedplace__design__instance__area": 1807.51,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 1807.51,
  "detailedplace__design__instance__count": 15809,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15809,
  "detailedplace__design__instance__displacement__max": 3.186,
  "detailedplace__design__instance__displacement__mean": 0.299,
  "detailedplace__design__instance__displacement__total": 4736.31,
  "detailedplace__design__instance__utilization": 0.429742,
  "detailedplace__design__instance__utilization__stdcell": 0.429742,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 262048.0,
  "detailedplace__power__internal__total": 0.0353424,
  "detailedplace__power__leakage__total": 1.20028e-06,
  "detailedplace__power__switching__total": 0.0498618,
  "detailedplace__power__total": 0.0852054,
  "detailedplace__route__wirelength__estimated": 55492.6,
  "detailedplace__runtime__total": "0:17.09",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 1,
  "detailedplace__timing__drv__max_cap_limit": -0.0665788,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.00363095,
  "detailedplace__timing__drv__setup_violation_count": 163,
  "detailedplace__timing__setup__tns": -33523.3,
  "detailedplace__timing__setup__ws": -294.466,
  "detailedroute__cpu__total": 2965.06,
  "detailedroute__mem__peak": 5141500.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 8431,
  "detailedroute__route__drc_errors__iter:2": 97,
  "detailedroute__route__drc_errors__iter:3": 43,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 17007,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 158547,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 158547,
  "detailedroute__route__wirelength": 74995,
  "detailedroute__route__wirelength__iter:1": 75627,
  "detailedroute__route__wirelength__iter:2": 75058,
  "detailedroute__route__wirelength__iter:3": 74997,
  "detailedroute__route__wirelength__iter:4": 74995,
  "detailedroute__runtime__total": "2:52.65",
  "fillcell__cpu__total": 2.37,
  "fillcell__mem__peak": 214972.0,
  "fillcell__runtime__total": "0:02.49",
  "finish__clock__skew__hold": 22.0321,
  "finish__clock__skew__setup": 20.2374,
  "finish__cpu__total": 28.65,
  "finish__design__core__area": 4206.04,
  "finish__design__die__area": 4761.41,
  "finish__design__instance__area": 1965.66,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 1965.66,
  "finish__design__instance__count": 17191,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 17191,
  "finish__design__instance__utilization": 0.467343,
  "finish__design__instance__utilization__stdcell": 0.467343,
  "finish__design__io": 388,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.499789,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.499869,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.57628,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.571448,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.19372,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.571448,
  "finish__mem__peak": 873168.0,
  "finish__power__internal__total": 0.0387285,
  "finish__power__leakage__total": 1.33838e-06,
  "finish__power__switching__total": 0.0556908,
  "finish__power__total": 0.0944206,
  "finish__runtime__total": "0:28.97",
  "finish__timing__drv__hold_violation_count": 11,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.00696817,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 83,
  "finish__timing__drv__max_slew_limit": -0.180901,
  "finish__timing__drv__setup_violation_count": 161,
  "finish__timing__setup__tns": -10338.7,
  "finish__timing__setup__ws": -140.59,
  "finish__timing__wns_percent_delay": -22.897115,
  "finish_merge__cpu__total": 4.71,
  "finish_merge__mem__peak": 387120.0,
  "finish_merge__runtime__total": "0:05.15",
  "floorplan__cpu__total": 6.29,
  "floorplan__design__core__area": 4206.04,
  "floorplan__design__die__area": 4761.41,
  "floorplan__design__instance__area": 1603.2,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 1603.2,
  "floorplan__design__instance__count": 14612,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14612,
  "floorplan__design__instance__utilization": 0.381167,
  "floorplan__design__instance__utilization__stdcell": 0.381167,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 219580.0,
  "floorplan__power__internal__total": 0.035042,
  "floorplan__power__leakage__total": 1.01446e-06,
  "floorplan__power__switching__total": 0.0379054,
  "floorplan__power__total": 0.0729484,
  "floorplan__runtime__total": "0:06.55",
  "floorplan__timing__setup__tns": -243355,
  "floorplan__timing__setup__ws": -1824.97,
  "floorplan_io__cpu__total": 2.06,
  "floorplan_io__mem__peak": 185508.0,
  "floorplan_io__runtime__total": "0:02.16",
  "floorplan_macro__cpu__total": 2.08,
  "floorplan_macro__mem__peak": 185784.0,
  "floorplan_macro__runtime__total": "0:02.18",
  "floorplan_pdn__cpu__total": 2.38,
  "floorplan_pdn__mem__peak": 188328.0,
  "floorplan_pdn__runtime__total": "0:02.48",
  "floorplan_tap__cpu__total": 2.12,
  "floorplan_tap__mem__peak": 176244.0,
  "floorplan_tap__runtime__total": "0:02.22",
  "floorplan_tdms__cpu__total": 2.08,
  "floorplan_tdms__mem__peak": 184716.0,
  "floorplan_tdms__runtime__total": "0:02.17",
  "globalplace__cpu__total": 66.74,
  "globalplace__design__core__area": 4206.04,
  "globalplace__design__die__area": 4761.41,
  "globalplace__design__instance__area": 1624.26,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 1624.26,
  "globalplace__design__instance__count": 15334,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15334,
  "globalplace__design__instance__utilization": 0.386172,
  "globalplace__design__instance__utilization__stdcell": 0.386172,
  "globalplace__design__io": 388,
  "globalplace__mem__peak": 367040.0,
  "globalplace__power__internal__total": 0.038503,
  "globalplace__power__leakage__total": 1.01446e-06,
  "globalplace__power__switching__total": 0.0458146,
  "globalplace__power__total": 0.0843186,
  "globalplace__runtime__total": "0:58.41",
  "globalplace__timing__setup__tns": -407417,
  "globalplace__timing__setup__ws": -2538.65,
  "globalplace_io__cpu__total": 2.1,
  "globalplace_io__mem__peak": 187856.0,
  "globalplace_io__runtime__total": "0:02.20",
  "globalplace_skip_io__cpu__total": 6.09,
  "globalplace_skip_io__mem__peak": 205500.0,
  "globalplace_skip_io__runtime__total": "0:06.21",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 17.2945,
  "globalroute__clock__skew__setup": 15.9491,
  "globalroute__cpu__total": 43.88,
  "globalroute__design__core__area": 4206.04,
  "globalroute__design__die__area": 4761.41,
  "globalroute__design__instance__area": 1965.66,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 1965.66,
  "globalroute__design__instance__count": 17191,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 7,
  "globalroute__design__instance__count__stdcell": 17191,
  "globalroute__design__instance__displacement__max": 0.918,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 6.642,
  "globalroute__design__instance__utilization": 0.467343,
  "globalroute__design__instance__utilization__stdcell": 0.467343,
  "globalroute__design__io": 388,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 504632.0,
  "globalroute__power__internal__total": 0.0381811,
  "globalroute__power__leakage__total": 1.3389e-06,
  "globalroute__power__switching__total": 0.0558905,
  "globalroute__power__total": 0.094073,
  "globalroute__route__wirelength__estimated": 62437.4,
  "globalroute__runtime__total": "0:44.69",
  "globalroute__timing__clock__slack": -66.409,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0246609,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.14496,
  "globalroute__timing__drv__setup_violation_count": 160,
  "globalroute__timing__setup__tns": -6237.2,
  "globalroute__timing__setup__ws": -66.4092,
  "placeopt__cpu__total": 16.24,
  "placeopt__design__core__area": 4206.04,
  "placeopt__design__core__area__pre_opt": 4206.04,
  "placeopt__design__die__area": 4761.41,
  "placeopt__design__die__area__pre_opt": 4761.41,
  "placeopt__design__instance__area": 1807.51,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 1624.26,
  "placeopt__design__instance__area__stdcell": 1807.51,
  "placeopt__design__instance__area__stdcell__pre_opt": 1624.26,
  "placeopt__design__instance__count": 15809,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15334,
  "placeopt__design__instance__count__stdcell": 15809,
  "placeopt__design__instance__count__stdcell__pre_opt": 15334,
  "placeopt__design__instance__utilization": 0.429742,
  "placeopt__design__instance__utilization__pre_opt": 0.386172,
  "placeopt__design__instance__utilization__stdcell": 0.429742,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.386172,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 243308.0,
  "placeopt__power__internal__total": 0.0340864,
  "placeopt__power__internal__total__pre_opt": 0.038503,
  "placeopt__power__leakage__total": 1.22383e-06,
  "placeopt__power__leakage__total__pre_opt": 1.01446e-06,
  "placeopt__power__switching__total": 0.0474881,
  "placeopt__power__switching__total__pre_opt": 0.0458146,
  "placeopt__power__total": 0.0815757,
  "placeopt__power__total__pre_opt": 0.0843186,
  "placeopt__runtime__total": "0:16.39",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 1,
  "placeopt__timing__drv__max_cap_limit": -0.0663433,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.00593848,
  "placeopt__timing__drv__setup_violation_count": 164,
  "placeopt__timing__setup__tns": -33326.3,
  "placeopt__timing__setup__tns__pre_opt": -407417,
  "placeopt__timing__setup__ws": -289.644,
  "placeopt__timing__setup__ws__pre_opt": -2538.65,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2024-02-28 07:39",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12339-g1159c9f55",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5b6a02484c53809b80a86aad414bf0f254d93896",
  "run__flow__scripts_commit": "5b6a02484c53809b80a86aad414bf0f254d93896",
  "run__flow__uuid": "b32326ee-5ec5-4bb6-9042-2460dfd2933a",
  "run__flow__variant": "base",
  "synth__cpu__total": 41.84,
  "synth__design__instance__area__stdcell": 1690.1865,
  "synth__design__instance__count__stdcell": 15752.0,
  "synth__mem__peak": 329124.0,
  "synth__runtime__total": "0:42.39",
  "total_time": "0:09:37.840000"
}