{
    "CompileStatus": "Successful",
    "MlibObjs": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90729
    },
    "PrevCompiledModules": {
        "AO22XLTS": {
            "h1mxv_d": {
                "mod": "AO22XLTS",
                "bytes": 10871,
                "checksum": 4294967295,
                "out": "h1mxv_d.o",
                "mode": 4,
                "archive": "archive.4/_prev_archive_1.a"
            }
        },
        "AOI22XLTS": {
            "YuZJM_d": {
                "mod": "AOI22XLTS",
                "bytes": 11123,
                "mode": 4,
                "out": "YuZJM_d.o",
                "checksum": 4294967295,
                "archive": "archive.4/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7117,
                "checksum": 4294967295,
                "out": "objs/amcQw_d.o",
                "mode": 4
            }
        },
        "Testbench_Barrel_Shifter": {
            "VHunS_d": {
                "mod": "Testbench_Barrel_Shifter",
                "bytes": 22188,
                "checksum": 4294967295,
                "out": "VHunS_d.o",
                "mode": 4,
                "archive": "archive.4/_12007_archive_1.a"
            }
        }
    },
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "Testbench_Barrel_Shifter": [
            "Testbench_Barrel_Shifter",
            "VHunS",
            "module"
        ],
        "AO22XLTS": [
            "AO22XLTS",
            "h1mxv",
            "module"
        ],
        "AOI22XLTS": [
            "AOI22XLTS",
            "YuZJM",
            "module"
        ]
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "Testbench_Barrel_Shifter",
        "AOI22XLTS",
        "AO22XLTS"
    ],
    "stat": {
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0
        },
        "ru_self_cgstart": {
            "ru_utime_sec": 0.13497899999999999,
            "ru_nivcsw": 107,
            "ru_stime_sec": 0.076988000000000001,
            "ru_maxrss_kb": 51264,
            "ru_nvcsw": 55,
            "ru_minflt": 12408,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0
        },
        "nMops": 460,
        "nQuads": 231,
        "totalObjSize": 119935,
        "mop/quad": 1.9913419913419914,
        "ru_self_end": {
            "ru_utime_sec": 0.148977,
            "ru_nivcsw": 111,
            "ru_stime_sec": 0.084986999999999993,
            "ru_maxrss_kb": 58916,
            "ru_nvcsw": 55,
            "ru_minflt": 14642,
            "ru_majflt": 0
        },
        "Frontend(%)": 90.603918725709335,
        "mopSpeed": 32861.837405343598,
        "quadSpeed": 16502.357479639937,
        "outputSizePerQuad": 519.0,
        "CodeGen(%)": 9.396081274290669
    },
    "CurCompileUdps": {},
    "PEModules": [],
    "Misc": {
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/BARREL_SHIFTER",
        "csrc": "csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/BARREL_SHIFTER/simv.daidir",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/BARREL_SHIFTER/csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.4",
        "default_output_dir": "csrc"
    },
    "CompileProcesses": [
        "cgproc.12007.json"
    ]
}