
**** 05/28/05 11:19:45 ********* PSpice 9.1 (Nov 1999) ******** ID# 251265024 

 * H:\Lab-4\lab-4-1\lab-4-1.sch


 ****     CIRCUIT DESCRIPTION


******************************************************************************




* Schematics Version 9.1 - Web Update 1
* Sat May 28 10:53:03 2005



** Analysis setup **
.tran 1ms 8ms
.OP 
.STMLIB "H:\Lab-4\lab-4-1\lab-4-1.stl"


* From [PSPICE NETLIST] section of pspice91.ini:
.lib "nom.lib"

.INC "lab-4-1.net"

**** INCLUDING lab-4-1.net ****
* Schematics Netlist *



X_U3A         A A $N_0001 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4A         B B $N_0002 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7A         $N_0001 $N_0002 $N_0003 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U6A         $N_0004 $N_0004 AltB $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U8A         $N_0005 $N_0005 AgtB $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_DSTM1         STIM(1,0) $G_DPWR $G_DGND A IO_STM STIMULUS=A
U_DSTM2         STIM(1,0) $G_DPWR $G_DGND B IO_STM STIMULUS=B
X_U9A         $N_0006 $N_0003 AeqB $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2A         A B $N_0006 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1A         $N_0001 B $N_0004 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U5A         A $N_0002 $N_0005 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0

**** RESUMING lab-4-1.cir ****
.INC "lab-4-1.als"



**** INCLUDING lab-4-1.als ****
* Schematics Aliases *

.ALIASES
X_U3A           U3A(A=A B=A Y=$N_0001 PWR=$G_DPWR GND=$G_DGND )
X_U4A           U4A(A=B B=B Y=$N_0002 PWR=$G_DPWR GND=$G_DGND )
X_U7A           U7A(A=$N_0001 B=$N_0002 Y=$N_0003 PWR=$G_DPWR GND=$G_DGND )
X_U6A           U6A(A=$N_0004 B=$N_0004 Y=AltB PWR=$G_DPWR GND=$G_DGND )
X_U8A           U8A(A=$N_0005 B=$N_0005 Y=AgtB PWR=$G_DPWR GND=$G_DGND )
U_DSTM1          DSTM1(PWR=$G_DPWR GND=$G_DGND OUT0=A )
U_DSTM2          DSTM2(PWR=$G_DPWR GND=$G_DGND OUT0=B )
X_U9A           U9A(A=$N_0006 B=$N_0003 Y=AeqB PWR=$G_DPWR GND=$G_DGND )
X_U2A           U2A(A=A B=B Y=$N_0006 PWR=$G_DPWR GND=$G_DGND )
X_U1A           U1A(A=$N_0001 B=B Y=$N_0004 PWR=$G_DPWR GND=$G_DGND )
X_U5A           U5A(A=A B=$N_0002 Y=$N_0005 PWR=$G_DPWR GND=$G_DGND )
_    _(A=A)
_    _(B=B)
_    _(AltB=AltB)
_    _(AgtB=AgtB)
_    _(AeqB=AeqB)
_    _($G_DGND=$G_DGND)
_    _($G_DPWR=$G_DPWR)
.ENDALIASES


**** RESUMING lab-4-1.cir ****
.probe


.END

* H:\Lab-4\lab-4-1\lab-4-1.stl written on Sat May 28 10:46:46 2005
* by Stimulus Editor -- Serial Number: 251265024 -- Version 9.1
;!Stimulus Get
;! A Digital B Digital
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 8ms
;!AutoUniverse
;!XminRes 1ns
;!YminRes 1n
;!Ok
.STIMULUS A STIM (1, 1)
+   +0s 0
+   4ms 1
.STIMULUS B STIM (1, 1)
+   +0s 0
+   2ms 1
+   4ms 0
+   6ms 1
.STIMULUS A STIM (1, 1)
+   +0s 0
+   4ms 1

**** 05/28/05 11:19:45 ********* PSpice 9.1 (Nov 1999) ******** ID# 251265024 

 * H:\Lab-4\lab-4-1\lab-4-1.sch


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_00            
      TPLHMN    4.400000E-09 
      TPLHTY   11.000000E-09 
      TPLHMX   22.000000E-09 
      TPHLMN    2.800000E-09 
      TPHLTY    7.000000E-09 
      TPHLMX   15.000000E-09 


**** 05/28/05 11:19:45 ********* PSpice 9.1 (Nov 1999) ******** ID# 251265024 

 * H:\Lab-4\lab-4-1\lab-4-1.sch


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.511000E-09 
      TSWHL2                    1.487000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.517000E-09 
      TSWLH2                    3.564000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 


WARNING -- No analog devices -- Small-Signal analysis ignored

          JOB CONCLUDED

          TOTAL JOB TIME             .04
