{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 10:34:59 2022 " "Info: Processing started: Tue Sep 13 10:34:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off s -c s " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off s -c s" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Diviseur de frequence/frq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Diviseur de frequence/frq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frq-arch_frq " "Info: Found design unit 1: frq-arch_frq" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frq " "Info: Found entity 1: frq" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../compteur/comp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../compteur/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-arch_comp " "Info: Found design unit 1: comp-arch_comp" {  } { { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Info: Found entity 1: comp" {  } { { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../seg/seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../seg/seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-arch_seg " "Info: Found design unit 1: seg-arch_seg" {  } { { "../seg/seg.vhd" "" { Text "C:/M2 SME/seg/seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "../seg/seg.vhd" "" { Text "C:/M2 SME/seg/seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s " "Info: Found entity 1: s" {  } { { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "s " "Info: Elaborating entity \"s\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst\"" {  } { { "s.bdf" "inst" { Schematic "C:/M2 SME/S/s.bdf" { { 256 696 840 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp comp:inst1 " "Info: Elaborating entity \"comp\" for hierarchy \"comp:inst1\"" {  } { { "s.bdf" "inst1" { Schematic "C:/M2 SME/S/s.bdf" { { 256 464 600 384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p comp.vhd(40) " "Warning (10492): VHDL Process Statement warning at comp.vhd(40): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frq frq:inst2 " "Info: Elaborating entity \"frq\" for hierarchy \"frq:inst2\"" {  } { { "s.bdf" "inst2" { Schematic "C:/M2 SME/S/s.bdf" { { 256 112 208 352 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp frq.vhd(30) " "Warning (10492): VHDL Process Statement warning at frq.vhd(30): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Info: Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Info: Implemented 75 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 10:35:00 2022 " "Info: Processing ended: Tue Sep 13 10:35:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
