Fitter report for vga_gen
Fri Jan 24 08:37:15 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Jan 24 08:37:15 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; vga_gen                                         ;
; Top-level Entity Name              ; vga_gen                                         ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 532 / 33,216 ( 2 % )                            ;
;     Total combinational functions  ; 465 / 33,216 ( 1 % )                            ;
;     Dedicated logic registers      ; 244 / 33,216 ( < 1 % )                          ;
; Total registers                    ; 244                                             ;
; Total pins                         ; 37 / 475 ( 8 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 307,200 / 483,840 ( 63 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 838 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 838 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 639     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 196     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/output_files/vga_gen.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 532 / 33,216 ( 2 % )       ;
;     -- Combinational with no register       ; 288                        ;
;     -- Register only                        ; 67                         ;
;     -- Combinational with a register        ; 177                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 262                        ;
;     -- 3 input functions                    ; 67                         ;
;     -- <=2 input functions                  ; 136                        ;
;     -- Register only                        ; 67                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 403                        ;
;     -- arithmetic mode                      ; 62                         ;
;                                             ;                            ;
; Total registers*                            ; 244 / 34,593 ( < 1 % )     ;
;     -- Dedicated logic registers            ; 244 / 33,216 ( < 1 % )     ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 46 / 2,076 ( 2 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 37 / 475 ( 8 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )             ;
;                                             ;                            ;
; Global signals                              ; 8                          ;
; M4Ks                                        ; 76 / 105 ( 72 % )          ;
; Total block memory bits                     ; 307,200 / 483,840 ( 63 % ) ;
; Total block memory implementation bits      ; 350,208 / 483,840 ( 72 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 8 / 16 ( 50 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%               ;
; Peak interconnect usage (total/H/V)         ; 11% / 9% / 14%             ;
; Maximum fan-out                             ; 199                        ;
; Highest non-global fan-out                  ; 111                        ;
; Total fan-out                               ; 4753                       ;
; Average fan-out                             ; 5.33                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 401 / 33216 ( 1 % )   ; 131 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 237                   ; 51                    ; 0                              ;
;     -- Register only                        ; 48                    ; 19                    ; 0                              ;
;     -- Combinational with a register        ; 116                   ; 61                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 213                   ; 49                    ; 0                              ;
;     -- 3 input functions                    ; 42                    ; 25                    ; 0                              ;
;     -- <=2 input functions                  ; 98                    ; 38                    ; 0                              ;
;     -- Register only                        ; 48                    ; 19                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 299                   ; 104                   ; 0                              ;
;     -- arithmetic mode                      ; 54                    ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 164                   ; 80                    ; 0                              ;
;     -- Dedicated logic registers            ; 164 / 33216 ( < 1 % ) ; 80 / 33216 ( < 1 % )  ; 0 / 33216 ( 0 % )              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 34 / 2076 ( 2 % )     ; 15 / 2076 ( < 1 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 37                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 307200                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 350208                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M4K                                         ; 76 / 105 ( 72 % )     ; 0 / 105 ( 0 % )       ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 4 / 20 ( 20 % )       ; 4 / 20 ( 20 % )       ; 0 / 20 ( 0 % )                 ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 191                   ; 119                   ; 0                              ;
;     -- Registered Input Connections         ; 67                    ; 91                    ; 0                              ;
;     -- Output Connections                   ; 242                   ; 68                    ; 0                              ;
;     -- Registered Output Connections        ; 5                     ; 46                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 4246                  ; 695                   ; 0                              ;
;     -- Registered Connections               ; 2725                  ; 423                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 246                   ; 187                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 187                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 20                    ; 16                    ; 0                              ;
;     -- Output Ports                         ; 42                    ; 34                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 23                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 19                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk     ; N2    ; 2        ; 0            ; 18           ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; n_reset ; D25   ; 5        ; 65           ; 31           ; 1           ; 111                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                             ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; vga_b[0]  ; J13   ; 3        ; 24           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_b[1]  ; J14   ; 3        ; 24           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_b[2]  ; F12   ; 3        ; 27           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_b[3]  ; G12   ; 3        ; 27           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_b[4]  ; J10   ; 3        ; 27           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_b[5]  ; J11   ; 3        ; 27           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_b[6]  ; C11   ; 3        ; 29           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_b[7]  ; B11   ; 3        ; 29           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_b[8]  ; C12   ; 3        ; 29           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_b[9]  ; B12   ; 3        ; 29           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_blank ; D6    ; 3        ; 11           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_clk   ; B8    ; 3        ; 16           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[0]  ; B9    ; 3        ; 20           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[1]  ; A9    ; 3        ; 20           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[2]  ; C10   ; 3        ; 20           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[3]  ; D10   ; 3        ; 20           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[4]  ; B10   ; 3        ; 22           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[5]  ; A10   ; 3        ; 22           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[6]  ; G11   ; 3        ; 22           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[7]  ; D11   ; 3        ; 22           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[8]  ; E12   ; 3        ; 24           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_g[9]  ; D12   ; 3        ; 24           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_hsync ; A7    ; 3        ; 11           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[0]  ; C8    ; 3        ; 14           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[1]  ; F10   ; 3        ; 14           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[2]  ; G10   ; 3        ; 14           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[3]  ; D9    ; 3        ; 16           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[4]  ; C9    ; 3        ; 16           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[5]  ; A8    ; 3        ; 16           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[6]  ; H11   ; 3        ; 18           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[7]  ; H12   ; 3        ; 18           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[8]  ; F11   ; 3        ; 18           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_r[9]  ; E10   ; 3        ; 18           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_sync  ; B7    ; 3        ; 11           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; vga_vsync ; D8    ; 3        ; 14           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 0 / 64 ( 0 % )   ; 3.3V          ; --           ;
; 2        ; 3 / 59 ( 5 % )   ; 3.3V          ; --           ;
; 3        ; 35 / 56 ( 63 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 58 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 1 / 65 ( 2 % )   ; 3.3V          ; --           ;
; 6        ; 1 / 59 ( 2 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 58 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 56 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; vga_hsync                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 457        ; 3        ; vga_r[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 451        ; 3        ; vga_g[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 447        ; 3        ; vga_g[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 179        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 194        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 197        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 143        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC8      ; 148        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC13     ; 185        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 199        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 207        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 241        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD12     ; 181        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 201        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 240        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 239        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 182        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 183        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 200        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; vga_sync                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 458        ; 3        ; vga_clk                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 452        ; 3        ; vga_g[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 448        ; 3        ; vga_g[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 435        ; 3        ; vga_b[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 433        ; 3        ; vga_b[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 420        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 411        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; vga_r[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 459        ; 3        ; vga_r[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 450        ; 3        ; vga_g[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 436        ; 3        ; vga_b[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 434        ; 3        ; vga_b[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 431        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 418        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; vga_blank                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ; 469        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; vga_vsync                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 460        ; 3        ; vga_r[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 449        ; 3        ; vga_g[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 445        ; 3        ; vga_g[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 443        ; 3        ; vga_g[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 432        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 426        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 417        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 403        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; n_reset                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D26      ; 359        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; vga_r[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; vga_g[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; vga_r[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 454        ; 3        ; vga_r[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 440        ; 3        ; vga_b[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 423        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 409        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; vga_r[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 446        ; 3        ; vga_g[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 439        ; 3        ; vga_b[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 422        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 410        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 37         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; vga_r[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ; 455        ; 3        ; vga_r[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 25         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; vga_b[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J11      ; 437        ; 3        ; vga_b[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; vga_b[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J14      ; 441        ; 3        ; vga_b[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 339        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 44         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 59         ; 2        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L9       ; 49         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M7       ; 60         ; 2        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M8       ; 57         ; 2        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P2       ; 67         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P3       ; 69         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 70         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 72         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 73         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 80         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 83         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 111        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T10      ; 75         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 95         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 175        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V23      ; 275        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 195        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                        ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_gen                                                               ; 532 (1)     ; 244 (0)                   ; 0 (0)         ; 307200      ; 76   ; 0            ; 0       ; 0         ; 37   ; 0            ; 288 (1)      ; 67 (0)            ; 177 (0)          ; |vga_gen                                                                                                                                                                                                   ; work         ;
;    |D_async:dhs1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |vga_gen|D_async:dhs1                                                                                                                                                                                      ; work         ;
;    |D_async:dhs2|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |vga_gen|D_async:dhs2                                                                                                                                                                                      ; work         ;
;    |D_async:dhs3|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |vga_gen|D_async:dhs3                                                                                                                                                                                      ; work         ;
;    |D_async:dvs1|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |vga_gen|D_async:dvs1                                                                                                                                                                                      ; work         ;
;    |D_async:dvs2|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |vga_gen|D_async:dvs2                                                                                                                                                                                      ; work         ;
;    |D_async:dvs3|                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |vga_gen|D_async:dvs3                                                                                                                                                                                      ; work         ;
;    |T_async:T_async1|                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |vga_gen|T_async:T_async1                                                                                                                                                                                  ; work         ;
;    |color_coding:color_coding1|                                        ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 10 (10)          ; |vga_gen|color_coding:color_coding1                                                                                                                                                                        ; work         ;
;    |picture_generator:picture_generator1|                              ; 321 (58)    ; 82 (21)                   ; 0 (0)         ; 307200      ; 76   ; 0            ; 0       ; 0         ; 0    ; 0            ; 221 (19)     ; 19 (0)            ; 81 (39)          ; |vga_gen|picture_generator:picture_generator1                                                                                                                                                              ; work         ;
;       |D_async:dx1|                                                    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |vga_gen|picture_generator:picture_generator1|D_async:dx1                                                                                                                                                  ; work         ;
;       |D_async:dx2|                                                    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |vga_gen|picture_generator:picture_generator1|D_async:dx2                                                                                                                                                  ; work         ;
;       |rom:port_map_rom|                                               ; 255 (0)     ; 53 (0)                    ; 0 (0)         ; 307200      ; 76   ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (0)      ; 11 (0)            ; 42 (0)           ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 255 (0)     ; 53 (0)                    ; 0 (0)         ; 307200      ; 76   ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (0)      ; 11 (0)            ; 42 (0)           ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_naa1:auto_generated|                           ; 255 (0)     ; 53 (0)                    ; 0 (0)         ; 307200      ; 76   ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (0)      ; 11 (0)            ; 42 (0)           ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated                                                                              ; work         ;
;                |altsyncram_lk92:altsyncram1|                           ; 191 (15)    ; 15 (15)                   ; 0 (0)         ; 307200      ; 76   ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (0)      ; 7 (7)             ; 8 (0)            ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1                                                  ; work         ;
;                   |decode_tpa:decode5|                                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5                               ; work         ;
;                   |decode_tpa:decode_a|                                ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a                              ; work         ;
;                   |decode_tpa:decode_b|                                ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b                              ; work         ;
;                   |mux_9kb:mux6|                                       ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 4 (4)            ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6                                     ; work         ;
;                   |mux_9kb:mux7|                                       ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 4 (4)            ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7                                     ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 64 (41)     ; 38 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (12)      ; 4 (4)             ; 34 (25)          ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |vga_gen|picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |signal_generator:signal_generator1|                                ; 57 (57)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 2 (2)             ; 40 (40)          ; |vga_gen|signal_generator:signal_generator1                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                  ; 131 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (1)       ; 19 (0)            ; 61 (0)           ; |vga_gen|sld_hub:auto_hub                                                                                                                                                                                  ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 130 (90)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (38)      ; 19 (19)           ; 61 (36)          ; |vga_gen|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                     ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |vga_gen|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                             ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |vga_gen|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                           ; work         ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                ;
+-----------+----------+---------------+---------------+-----------------------+-----+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------+----------+---------------+---------------+-----------------------+-----+
; vga_clk   ; Output   ; --            ; --            ; --                    ; --  ;
; vga_vsync ; Output   ; --            ; --            ; --                    ; --  ;
; vga_hsync ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_r[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_g[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_b[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_sync  ; Output   ; --            ; --            ; --                    ; --  ;
; vga_blank ; Output   ; --            ; --            ; --                    ; --  ;
; clk       ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; n_reset   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+-----------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                    ;
+---------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------+-------------------+---------+
; clk                                                                 ;                   ;         ;
; n_reset                                                             ;                   ;         ;
;      - D_async:dvs3|output_Q[0]                                     ; 1                 ; 6       ;
;      - D_async:dhs3|output_Q[0]                                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLANK                      ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[0]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[1]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[2]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[3]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[4]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[5]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[6]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[7]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[8]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_BLUE[9]                    ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[0]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[1]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[2]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[3]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[4]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[5]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[6]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[7]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[8]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_GREEN[9]                   ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[0]                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[1]                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[2]                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[3]                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[4]                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[5]                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[6]                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[7]                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[8]                     ; 1                 ; 6       ;
;      - color_coding:color_coding1|output_RED[9]                     ; 1                 ; 6       ;
;      - T_async:T_async1|signal_Q_non                                ; 1                 ; 6       ;
;      - T_async:T_async1|output_Q                                    ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[15]       ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[16]       ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[12]       ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[13]       ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[14]       ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[0]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[1]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[2]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[3]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[4]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[5]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[6]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[7]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[8]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[9]        ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[10]       ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|signal_adress[11]       ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|output_COLOR[3]         ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|output_COLOR[2]         ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|output_COLOR[0]         ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|output_COLOR[1]         ; 1                 ; 6       ;
;      - D_async:dvs2|output_Q[0]                                     ; 1                 ; 6       ;
;      - D_async:dhs2|output_Q[0]                                     ; 1                 ; 6       ;
;      - T_async:T_async1|signal_Q                                    ; 1                 ; 6       ;
;      - D_async:dvs1|output_Q[0]                                     ; 1                 ; 6       ;
;      - D_async:dhs1|output_Q[0]                                     ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|D_async:dx2|output_Q[7] ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[9]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[8]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[4]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[3]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[2]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[1]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[7]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[6]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[5]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[9]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[4]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[2]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[1]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[0]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[5]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[6]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[3]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[8]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_Y[7]               ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|D_async:dx2|output_Q[6] ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|D_async:dx2|output_Q[4] ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|D_async:dx2|output_Q[5] ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_VERTICAL_SYNC      ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_HORIZONTAL_SYNC    ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|D_async:dx1|output_Q[7] ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[9]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[8]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[4]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[3]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[2]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[1]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[7]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[6]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[5]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[9]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[4]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[2]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[1]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[0]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[5]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[6]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[3]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[8]              ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_y[7]              ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|D_async:dx1|output_Q[6] ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|D_async:dx1|output_Q[4] ; 1                 ; 6       ;
;      - picture_generator:picture_generator1|D_async:dx1|output_Q[5] ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|output_X[0]               ; 1                 ; 6       ;
;      - signal_generator:signal_generator1|pomocna_x[0]              ; 1                 ; 6       ;
+---------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; T_async:T_async1|output_Q                                                                                                                                                                                            ; LCFF_X30_Y35_N25   ; 194     ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                         ; JTAG_X1_Y19_N0     ; 199     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                         ; JTAG_X1_Y19_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                  ; PIN_N2             ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; n_reset                                                                                                                                                                                                              ; PIN_D25            ; 111     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|output_COLOR[2]~4                                                                                                                                                               ; LCCOMB_X25_Y26_N4  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|process_1~9                                                                                                                                                                     ; LCCOMB_X29_Y26_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1096w[3]                                  ; LCCOMB_X27_Y23_N0  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1113w[3]                                  ; LCCOMB_X27_Y22_N4  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1123w[3]                                  ; LCCOMB_X27_Y23_N6  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1133w[3]                                  ; LCCOMB_X27_Y22_N22 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1143w[3]                                  ; LCCOMB_X27_Y22_N26 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1153w[3]                                  ; LCCOMB_X27_Y23_N16 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1163w[3]                                  ; LCCOMB_X27_Y22_N24 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1173w[3]                                  ; LCCOMB_X27_Y23_N10 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1194w[3]                                  ; LCCOMB_X27_Y23_N22 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1205w[3]                                  ; LCCOMB_X27_Y22_N10 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1215w[3]                                  ; LCCOMB_X27_Y23_N28 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1225w[3]                                  ; LCCOMB_X27_Y22_N8  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1235w[3]                                  ; LCCOMB_X27_Y22_N28 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1245w[3]                                  ; LCCOMB_X27_Y23_N18 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1255w[3]                                  ; LCCOMB_X27_Y22_N0  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1265w[3]                                  ; LCCOMB_X27_Y23_N24 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1285w[3]                                  ; LCCOMB_X27_Y23_N20 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1296w[3]                                  ; LCCOMB_X27_Y22_N30 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1306w[3]                                  ; LCCOMB_X27_Y23_N14 ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1096w[3]                                 ; LCCOMB_X28_Y22_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1113w[3]~0                               ; LCCOMB_X25_Y22_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1123w[3]~1                               ; LCCOMB_X28_Y22_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1133w[3]~0                               ; LCCOMB_X28_Y25_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1143w[3]~1                               ; LCCOMB_X25_Y22_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1153w[3]~4                               ; LCCOMB_X25_Y22_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1163w[3]~0                               ; LCCOMB_X25_Y22_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1173w[3]~4                               ; LCCOMB_X25_Y22_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1194w[3]                                 ; LCCOMB_X25_Y22_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1205w[3]                                 ; LCCOMB_X25_Y22_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1215w[3]                                 ; LCCOMB_X25_Y22_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1225w[3]                                 ; LCCOMB_X25_Y22_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1235w[3]                                 ; LCCOMB_X28_Y25_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1245w[3]                                 ; LCCOMB_X28_Y25_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1255w[3]                                 ; LCCOMB_X28_Y25_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1265w[3]                                 ; LCCOMB_X28_Y25_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1285w[3]~1                               ; LCCOMB_X28_Y22_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1296w[3]~0                               ; LCCOMB_X25_Y22_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1306w[3]~0                               ; LCCOMB_X25_Y22_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1096w[3]                                 ; LCCOMB_X29_Y23_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1113w[3]~4                               ; LCCOMB_X29_Y23_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1123w[3]~4                               ; LCCOMB_X29_Y23_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1133w[3]~4                               ; LCCOMB_X29_Y23_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1143w[3]~1                               ; LCCOMB_X29_Y23_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1153w[3]~4                               ; LCCOMB_X29_Y23_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1163w[3]~4                               ; LCCOMB_X27_Y23_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1173w[3]~4                               ; LCCOMB_X29_Y23_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1194w[3]                                 ; LCCOMB_X28_Y23_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1205w[3]                                 ; LCCOMB_X27_Y22_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1215w[3]                                 ; LCCOMB_X28_Y23_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1225w[3]                                 ; LCCOMB_X27_Y23_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1235w[3]                                 ; LCCOMB_X27_Y22_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1245w[3]                                 ; LCCOMB_X28_Y23_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1255w[3]                                 ; LCCOMB_X27_Y22_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1265w[3]                                 ; LCCOMB_X28_Y23_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1285w[3]~4                               ; LCCOMB_X27_Y23_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1296w[3]~4                               ; LCCOMB_X27_Y23_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1306w[3]~4                               ; LCCOMB_X27_Y23_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X29_Y22_N10 ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X30_Y20_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; LCCOMB_X28_Y20_N30 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; LCCOMB_X30_Y20_N12 ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]~19                                               ; LCCOMB_X30_Y20_N0  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~4                                                 ; LCCOMB_X28_Y20_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3       ; LCCOMB_X31_Y20_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ; LCCOMB_X31_Y20_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 ; LCCOMB_X32_Y20_N16 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|signal_adress[14]~44                                                                                                                                                            ; LCCOMB_X28_Y26_N14 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; picture_generator:picture_generator1|signal_adress[4]~43                                                                                                                                                             ; LCCOMB_X28_Y26_N4  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; signal_generator:signal_generator1|Equal0~2                                                                                                                                                                          ; LCCOMB_X30_Y26_N30 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                ; LCFF_X29_Y21_N13   ; 16      ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                     ; LCCOMB_X23_Y21_N26 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                       ; LCCOMB_X23_Y21_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                     ; LCCOMB_X28_Y21_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                        ; LCCOMB_X29_Y21_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                       ; LCCOMB_X29_Y21_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                          ; LCFF_X29_Y22_N13   ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                          ; LCFF_X29_Y22_N13   ; 17      ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                        ; LCCOMB_X29_Y20_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                          ; LCFF_X29_Y22_N27   ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                          ; LCCOMB_X29_Y20_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                   ; LCCOMB_X22_Y21_N4  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                                                                   ; LCCOMB_X23_Y21_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                                                  ; LCCOMB_X23_Y21_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                             ; LCCOMB_X24_Y21_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                             ; LCCOMB_X24_Y21_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                     ; LCFF_X30_Y21_N9    ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                    ; LCFF_X30_Y21_N19   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; LCFF_X30_Y21_N5    ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; LCFF_X29_Y21_N11   ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                              ; LCCOMB_X30_Y21_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                    ; LCFF_X31_Y21_N9    ; 19      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                       ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; T_async:T_async1|output_Q                                                                                                                                  ; LCFF_X30_Y35_N25   ; 194     ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                               ; JTAG_X1_Y19_N0     ; 199     ; Global Clock         ; GCLK1            ; --                        ;
; clk                                                                                                                                                        ; PIN_N2             ; 3       ; Global Clock         ; GCLK2            ; --                        ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 ; LCCOMB_X29_Y22_N10 ; 4       ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                      ; LCFF_X29_Y21_N13   ; 16      ; Global Clock         ; GCLK13           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                ; LCFF_X29_Y22_N13   ; 17      ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                ; LCFF_X29_Y22_N27   ; 2       ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                           ; LCFF_X30_Y21_N9    ; 12      ; Global Clock         ; GCLK11           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                 ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; n_reset                                                                                                                                                                                                              ; 111     ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 79      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 79      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 79      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; 78      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; 78      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; 78      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; 78      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; 78      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; 78      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 78      ;
; picture_generator:picture_generator1|signal_adress[11]                                                                                                                                                               ; 78      ;
; picture_generator:picture_generator1|signal_adress[10]                                                                                                                                                               ; 78      ;
; picture_generator:picture_generator1|signal_adress[9]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|signal_adress[8]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|signal_adress[7]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|signal_adress[6]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|signal_adress[5]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|signal_adress[4]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|signal_adress[3]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|signal_adress[2]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|signal_adress[1]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|signal_adress[0]                                                                                                                                                                ; 78      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 78      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 78      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[0]                                                ; 35      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_b[0]                                                    ; 35      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                  ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; 31      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[1]                                                ; 31      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_b[1]                                                    ; 31      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                         ; 23      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[16]                                                  ; 22      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                                  ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; 21      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                  ; 21      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                  ; 21      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 20      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 20      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 20      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                    ; 19      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1276w[2]~0                                ; 19      ;
; picture_generator:picture_generator1|signal_adress[13]                                                                                                                                                               ; 19      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; 18      ;
; picture_generator:picture_generator1|signal_adress[14]~44                                                                                                                                                            ; 17      ;
; picture_generator:picture_generator1|signal_adress[4]~43                                                                                                                                                             ; 17      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]~19                                               ; 17      ;
; picture_generator:picture_generator1|signal_adress[12]                                                                                                                                                               ; 17      ;
; signal_generator:signal_generator1|Equal0~2                                                                                                                                                                          ; 13      ;
; picture_generator:picture_generator1|signal_adress[14]                                                                                                                                                               ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                            ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                    ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                         ; 12      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1143w[3]~0                               ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; 11      ;
; picture_generator:picture_generator1|signal_adress[16]                                                                                                                                                               ; 11      ;
; picture_generator:picture_generator1|signal_adress[15]                                                                                                                                                               ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                      ; 10      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[2]                                                ; 10      ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_b[2]                                                    ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                      ; 9       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[3]                                                ; 9       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_b[3]                                                    ; 9       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 9       ;
; picture_generator:picture_generator1|output_COLOR[3]                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                      ; 8       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1306w[3]~0                                ; 8       ;
; color_coding:color_coding1|Mux8~0                                                                                                                                                                                    ; 8       ;
; color_coding:color_coding1|Mux5~0                                                                                                                                                                                    ; 8       ;
; color_coding:color_coding1|Mux2~0                                                                                                                                                                                    ; 8       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                       ; 7       ;
; signal_generator:signal_generator1|output_X[9]                                                                                                                                                                       ; 7       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 7       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 7       ;
; picture_generator:picture_generator1|output_COLOR[1]                                                                                                                                                                 ; 7       ;
; picture_generator:picture_generator1|output_COLOR[0]                                                                                                                                                                 ; 7       ;
; picture_generator:picture_generator1|output_COLOR[2]                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                      ; 6       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1153w[3]~0                                ; 6       ;
; signal_generator:signal_generator1|output_Y[8]                                                                                                                                                                       ; 6       ;
; signal_generator:signal_generator1|output_X[5]                                                                                                                                                                       ; 6       ;
; signal_generator:signal_generator1|output_X[6]                                                                                                                                                                       ; 6       ;
; signal_generator:signal_generator1|output_X[7]                                                                                                                                                                       ; 6       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 6       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                            ; 5       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 ; 5       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1306w[3]~0                               ; 5       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1276w[2]~1                                ; 5       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1185w[2]~0                               ; 5       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ; 5       ;
; picture_generator:picture_generator1|process_1~9                                                                                                                                                                     ; 5       ;
; signal_generator:signal_generator1|output_Y[7]                                                                                                                                                                       ; 5       ;
; signal_generator:signal_generator1|output_Y[3]                                                                                                                                                                       ; 5       ;
; signal_generator:signal_generator1|output_X[4]                                                                                                                                                                       ; 5       ;
; signal_generator:signal_generator1|output_X[8]                                                                                                                                                                       ; 5       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1306w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1285w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1296w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1296w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1245w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1245w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1265w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1265w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1194w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1205w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1205w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1205w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1215w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1225w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1225w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1235w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1235w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1255w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1255w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1133w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1133w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1096w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1123w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1113w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1113w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1173w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1173w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1143w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1163w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1163w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1153w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1153w[3]~4                               ; 4       ;
; signal_generator:signal_generator1|Equal1~2                                                                                                                                                                          ; 4       ;
; signal_generator:signal_generator1|pomocna_y[3]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_y[1]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_y[2]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_y[4]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_y[9]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_x[5]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_x[6]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_x[7]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_x[3]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_x[4]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_x[8]                                                                                                                                                                      ; 4       ;
; signal_generator:signal_generator1|pomocna_x[9]                                                                                                                                                                      ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1306w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1285w[3]~1                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1285w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1296w[3]~0                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1245w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1265w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1194w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1194w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1215w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1215w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1225w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1235w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1255w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1265w[3]~5                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1133w[3]~0                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1096w[3]                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1096w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1123w[3]~1                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1123w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1113w[3]~0                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1205w[3]~4                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1173w[3]                                  ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1143w[3]~1                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1143w[3]~1                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1163w[3]~0                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1143w[3]~0                               ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1153w[3]                                  ; 4       ;
; picture_generator:picture_generator1|output_COLOR[2]~4                                                                                                                                                               ; 4       ;
; signal_generator:signal_generator1|output_Y[6]                                                                                                                                                                       ; 4       ;
; signal_generator:signal_generator1|output_Y[5]                                                                                                                                                                       ; 4       ;
; signal_generator:signal_generator1|output_Y[1]                                                                                                                                                                       ; 4       ;
; signal_generator:signal_generator1|output_X[1]                                                                                                                                                                       ; 4       ;
; signal_generator:signal_generator1|output_X[2]                                                                                                                                                                       ; 4       ;
; signal_generator:signal_generator1|output_X[3]                                                                                                                                                                       ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|out_address_reg_a[4]                                                ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~14                                                   ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~12                                                   ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~4                                                 ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_b[4]                                                    ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~13                                                   ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~11                                                   ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3       ; 4       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                     ; 3       ;
; signal_generator:signal_generator1|pomocna_x[0]                                                                                                                                                                      ; 3       ;
; signal_generator:signal_generator1|pomocna_y[7]                                                                                                                                                                      ; 3       ;
; signal_generator:signal_generator1|pomocna_y[8]                                                                                                                                                                      ; 3       ;
; signal_generator:signal_generator1|pomocna_y[6]                                                                                                                                                                      ; 3       ;
; signal_generator:signal_generator1|pomocna_y[5]                                                                                                                                                                      ; 3       ;
; signal_generator:signal_generator1|pomocna_y[0]                                                                                                                                                                      ; 3       ;
; signal_generator:signal_generator1|pomocna_x[1]                                                                                                                                                                      ; 3       ;
; signal_generator:signal_generator1|pomocna_x[2]                                                                                                                                                                      ; 3       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1185w[2]                                 ; 3       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1235w[3]~4                               ; 3       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_b|w_anode1255w[3]~4                               ; 3       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1245w[3]~4                               ; 3       ;
; picture_generator:picture_generator1|process_1~16                                                                                                                                                                    ; 3       ;
; signal_generator:signal_generator1|output_Y[0]                                                                                                                                                                       ; 3       ;
; signal_generator:signal_generator1|output_Y[2]                                                                                                                                                                       ; 3       ;
; signal_generator:signal_generator1|output_Y[4]                                                                                                                                                                       ; 3       ;
; signal_generator:signal_generator1|output_Y[9]                                                                                                                                                                       ; 3       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 3       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                     ; 2       ;
; signal_generator:signal_generator1|Equal1~0                                                                                                                                                                          ; 2       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1285w[3]~0                               ; 2       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode5|w_anode1133w[3]~2                                ; 2       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1123w[3]~0                               ; 2       ;
; picture_generator:picture_generator1|process_1~12                                                                                                                                                                    ; 2       ;
; picture_generator:picture_generator1|Equal2~0                                                                                                                                                                        ; 2       ;
; picture_generator:picture_generator1|LessThan6~0                                                                                                                                                                     ; 2       ;
; picture_generator:picture_generator1|process_1~2                                                                                                                                                                     ; 2       ;
; picture_generator:picture_generator1|LessThan5~0                                                                                                                                                                     ; 2       ;
; T_async:T_async1|signal_Q_non                                                                                                                                                                                        ; 2       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                 ; 2       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; color_coding:color_coding1|output_BLANK~feeder                                                                                                                                                                       ; 1       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                   ; 1       ;
; altera_reserved_tdi                                                                                                                                                                                                  ; 1       ;
; altera_reserved_tck                                                                                                                                                                                                  ; 1       ;
; altera_reserved_tms                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~6                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                     ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                                                             ; 1       ;
; T_async:T_async1|signal_Q~0                                                                                                                                                                                          ; 1       ;
; T_async:T_async1|signal_Q_non~0                                                                                                                                                                                      ; 1       ;
; T_async:T_async1|output_Q~0                                                                                                                                                                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9          ; 1       ;
; signal_generator:signal_generator1|pomocna_y~3                                                                                                                                                                       ; 1       ;
; signal_generator:signal_generator1|pomocna_y~2                                                                                                                                                                       ; 1       ;
; signal_generator:signal_generator1|pomocna_y~1                                                                                                                                                                       ; 1       ;
; signal_generator:signal_generator1|pomocna_y~0                                                                                                                                                                       ; 1       ;
; signal_generator:signal_generator1|Equal1~1                                                                                                                                                                          ; 1       ;
; signal_generator:signal_generator1|pomocna_x~2                                                                                                                                                                       ; 1       ;
; signal_generator:signal_generator1|pomocna_x~1                                                                                                                                                                       ; 1       ;
; signal_generator:signal_generator1|pomocna_x~0                                                                                                                                                                       ; 1       ;
; signal_generator:signal_generator1|Equal0~1                                                                                                                                                                          ; 1       ;
; signal_generator:signal_generator1|Equal0~0                                                                                                                                                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~54                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~53                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~52                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~51                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~50                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~49                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~48                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~47                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~46                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~45                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~44                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~43                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~42                                                   ; 1       ;
; signal_generator:signal_generator1|process_1~1                                                                                                                                                                       ; 1       ;
; signal_generator:signal_generator1|process_1~0                                                                                                                                                                       ; 1       ;
; signal_generator:signal_generator1|Equal2~1                                                                                                                                                                          ; 1       ;
; signal_generator:signal_generator1|Equal2~0                                                                                                                                                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~41                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~40                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~39                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~38                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~37                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~36                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~35                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~34                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~33                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~32                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~31                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~30                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~29                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~28                                                   ; 1       ;
; picture_generator:picture_generator1|process_1~21                                                                                                                                                                    ; 1       ;
; picture_generator:picture_generator1|process_1~20                                                                                                                                                                    ; 1       ;
; picture_generator:picture_generator1|process_1~19                                                                                                                                                                    ; 1       ;
; picture_generator:picture_generator1|process_1~18                                                                                                                                                                    ; 1       ;
; picture_generator:picture_generator1|process_1~17                                                                                                                                                                    ; 1       ;
; signal_generator:signal_generator1|output_X[0]                                                                                                                                                                       ; 1       ;
; picture_generator:picture_generator1|Equal4~3                                                                                                                                                                        ; 1       ;
; picture_generator:picture_generator1|Equal4~2                                                                                                                                                                        ; 1       ;
; picture_generator:picture_generator1|Equal4~1                                                                                                                                                                        ; 1       ;
; picture_generator:picture_generator1|Equal4~0                                                                                                                                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; picture_generator:picture_generator1|D_async:dx1|output_Q[5]                                                                                                                                                         ; 1       ;
; picture_generator:picture_generator1|D_async:dx1|output_Q[4]                                                                                                                                                         ; 1       ;
; picture_generator:picture_generator1|D_async:dx1|output_Q[6]                                                                                                                                                         ; 1       ;
; picture_generator:picture_generator1|D_async:dx1|output_Q[7]                                                                                                                                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[4]                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[3]                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[2]                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[1]                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|address_reg_a[0]                                                    ; 1       ;
; signal_generator:signal_generator1|output_HORIZONTAL_SYNC                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|output_VERTICAL_SYNC                                                                                                                                                              ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1                                      ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0                                      ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~27                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~26                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~25                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~24                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~23                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~22                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~21                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~20                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~19                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~18                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~17                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~16                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~15                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|decode_tpa:decode_a|w_anode1265w[3]~4                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9  ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                   ; 1       ;
; picture_generator:picture_generator1|D_async:dx2|output_Q[5]                                                                                                                                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~54                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~53                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~52                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~51                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~50                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~49                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~48                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~47                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~46                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~45                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~44                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~43                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~42                                                   ; 1       ;
; picture_generator:picture_generator1|D_async:dx2|output_Q[4]                                                                                                                                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~41                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~40                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~39                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~38                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~37                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~36                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~35                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~34                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~33                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~32                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~31                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~30                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~29                                                   ; 1       ;
; picture_generator:picture_generator1|D_async:dx2|output_Q[6]                                                                                                                                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~28                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~27                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~26                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~25                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~24                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~23                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~22                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~21                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~20                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~19                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~18                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~17                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~16                                                   ; 1       ;
; picture_generator:picture_generator1|Equal2~1                                                                                                                                                                        ; 1       ;
; picture_generator:picture_generator1|process_1~15                                                                                                                                                                    ; 1       ;
; picture_generator:picture_generator1|LessThan6~2                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|process_1~14                                                                                                                                                                    ; 1       ;
; picture_generator:picture_generator1|process_1~13                                                                                                                                                                    ; 1       ;
; picture_generator:picture_generator1|LessThan6~1                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|LessThan7~1                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|LessThan7~0                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|process_1~11                                                                                                                                                                    ; 1       ;
; picture_generator:picture_generator1|process_1~10                                                                                                                                                                    ; 1       ;
; picture_generator:picture_generator1|process_1~8                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|process_1~7                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|process_1~6                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|process_1~5                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|process_1~4                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|process_1~3                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|process_1~1                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|process_1~0                                                                                                                                                                     ; 1       ;
; picture_generator:picture_generator1|D_async:dx2|output_Q[7]                                                                                                                                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~15                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~13                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~11                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~10                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~9                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~8                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~7                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~6                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~5                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~4                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~3                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~2                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~1                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux6|_~0                                                    ; 1       ;
; D_async:dhs1|output_Q[0]                                                                                                                                                                                             ; 1       ;
; D_async:dvs1|output_Q[0]                                                                                                                                                                                             ; 1       ;
; T_async:T_async1|signal_Q                                                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~14                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~12                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~10                                                   ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~9                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~8                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~7                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~6                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~5                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~4                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~3                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~2                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~1                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|mux_9kb:mux7|_~0                                                    ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                       ; 1       ;
; color_coding:color_coding1|Mux6~0                                                                                                                                                                                    ; 1       ;
; color_coding:color_coding1|Mux7~0                                                                                                                                                                                    ; 1       ;
; color_coding:color_coding1|Mux3~0                                                                                                                                                                                    ; 1       ;
; color_coding:color_coding1|Mux4~0                                                                                                                                                                                    ; 1       ;
; color_coding:color_coding1|Mux0~0                                                                                                                                                                                    ; 1       ;
; color_coding:color_coding1|Mux1~0                                                                                                                                                                                    ; 1       ;
; D_async:dhs2|output_Q[0]                                                                                                                                                                                             ; 1       ;
; D_async:dvs2|output_Q[0]                                                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; 1       ;
; color_coding:color_coding1|output_BLANK                                                                                                                                                                              ; 1       ;
; color_coding:color_coding1|output_BLUE[9]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_BLUE[8]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_BLUE[7]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_BLUE[6]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_BLUE[5]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_BLUE[4]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_BLUE[3]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_BLUE[2]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_BLUE[1]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_BLUE[0]                                                                                                                                                                            ; 1       ;
; color_coding:color_coding1|output_GREEN[9]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_GREEN[8]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_GREEN[7]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_GREEN[6]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_GREEN[5]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_GREEN[4]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_GREEN[3]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_GREEN[2]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_GREEN[1]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_GREEN[0]                                                                                                                                                                           ; 1       ;
; color_coding:color_coding1|output_RED[9]                                                                                                                                                                             ; 1       ;
; color_coding:color_coding1|output_RED[8]                                                                                                                                                                             ; 1       ;
; color_coding:color_coding1|output_RED[7]                                                                                                                                                                             ; 1       ;
; color_coding:color_coding1|output_RED[6]                                                                                                                                                                             ; 1       ;
; color_coding:color_coding1|output_RED[5]                                                                                                                                                                             ; 1       ;
; color_coding:color_coding1|output_RED[4]                                                                                                                                                                             ; 1       ;
; color_coding:color_coding1|output_RED[3]                                                                                                                                                                             ; 1       ;
; color_coding:color_coding1|output_RED[2]                                                                                                                                                                             ; 1       ;
; color_coding:color_coding1|output_RED[1]                                                                                                                                                                             ; 1       ;
; color_coding:color_coding1|output_RED[0]                                                                                                                                                                             ; 1       ;
; D_async:dhs3|output_Q[0]                                                                                                                                                                                             ; 1       ;
; D_async:dvs3|output_Q[0]                                                                                                                                                                                             ; 1       ;
; T_async:T_async1|output_Q                                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~18                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add1~17                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add1~16                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add1~15                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add1~14                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add1~13                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add1~12                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add1~11                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add1~10                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add1~9                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~8                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~7                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~6                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~5                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~4                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~3                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~2                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~1                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add1~0                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~18                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add0~17                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add0~16                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add0~15                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add0~14                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add0~13                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add0~12                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add0~11                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add0~10                                                                                                                                                                           ; 1       ;
; signal_generator:signal_generator1|Add0~9                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~8                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~7                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~6                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~5                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~4                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~3                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~2                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~1                                                                                                                                                                            ; 1       ;
; signal_generator:signal_generator1|Add0~0                                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~3                                                 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~2                                                 ; 1       ;
; picture_generator:picture_generator1|signal_adress[16]~51                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[15]~50                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[15]~49                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[14]~48                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[14]~47                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[13]~46                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[13]~45                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[12]~42                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[12]~41                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[11]~40                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[11]~39                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[10]~38                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[10]~37                                                                                                                                                            ; 1       ;
; picture_generator:picture_generator1|signal_adress[9]~36                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[9]~35                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[8]~34                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[8]~33                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[7]~32                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[7]~31                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[6]~30                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[6]~29                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[5]~28                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[5]~27                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[4]~26                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[4]~25                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[3]~24                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[3]~23                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[2]~22                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[2]~21                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[1]~20                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[1]~19                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[0]~18                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|signal_adress[0]~17                                                                                                                                                             ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[16]~50                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]~49                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]~48                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]~47                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]~46                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]~45                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]~44                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]~43                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]~42                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~41                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~40                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~39                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~38                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~37                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~36                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~35                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~34                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~33                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~32                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~31                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~30                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~29                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~28                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~27                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~26                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8  ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7  ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~25                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~24                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~23                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~22                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~21                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~20                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~18                                                ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~17                                                ; 1       ;
; picture_generator:picture_generator1|output_COLOR[1]~3                                                                                                                                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a73~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a73                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a65                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a69~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a69                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a53~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a53                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a61~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a61                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a33~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a33                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a37~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a37                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a41~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a41                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a45~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a45                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a49~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a49                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a57~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a57                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a13~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a13                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a1~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a1                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a5~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a5                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a9~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a9                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a29                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a17~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a17                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a25~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a25                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a21~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a21                                                       ; 1       ;
; picture_generator:picture_generator1|output_COLOR[0]~2                                                                                                                                                               ; 1       ;
; picture_generator:picture_generator1|output_COLOR[2]~1                                                                                                                                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a74~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a74                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a66~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a66                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a70~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a70                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a54~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a54                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a62~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a62                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a34~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a34                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a38~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a38                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a42~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a42                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a46~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a46                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a50~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a50                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a58~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a58                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a14~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a14                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a2~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a2                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a10                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a6~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a6                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a30                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a18~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a18                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a26~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a26                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a22~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a22                                                       ; 1       ;
; picture_generator:picture_generator1|output_COLOR[3]~0                                                                                                                                                               ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a75~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a75                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a67~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a67                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a71~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a71                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a51~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a51                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a59~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a59                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a55~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a55                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a63~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a63                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a35~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a35                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a39~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a39                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a43~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a43                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a47~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a47                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a15~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a15                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a3~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a3                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a11                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a7~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a7                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a31~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a31                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a19~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a19                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a27~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a27                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a23~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a23                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~0                                                 ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a72~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a72                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a64~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a64                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a68~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a68                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a52~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a52                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a60~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a60                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a32~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a32                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a36~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a36                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a40~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a40                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a44~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a44                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a48~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a48                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a56~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a56                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a12                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a0                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a8~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a8                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a4~PORTBDATAOUT0                                          ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a4                                                        ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a28                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a16~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a16                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a24~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a24                                                       ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a20~PORTBDATAOUT0                                         ; 1       ;
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ram_block3a20                                                       ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                        ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                    ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|altsyncram_lk92:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 76800        ; 4            ; 76800        ; 4            ; yes                    ; yes                     ; yes                    ; no                      ; 307200 ; 76800                       ; 4                           ; 76800                       ; 4                           ; 307200              ; 76   ; ./Pictures/cirkus1.mif ; M4K_X13_Y5, M4K_X13_Y29, M4K_X13_Y22, M4K_X52_Y21, M4K_X26_Y21, M4K_X52_Y14, M4K_X13_Y18, M4K_X26_Y25, M4K_X13_Y25, M4K_X52_Y13, M4K_X26_Y32, M4K_X13_Y14, M4K_X13_Y21, M4K_X26_Y13, M4K_X13_Y9, M4K_X52_Y25, M4K_X26_Y5, M4K_X52_Y27, M4K_X52_Y29, M4K_X13_Y6, M4K_X13_Y30, M4K_X26_Y16, M4K_X52_Y18, M4K_X26_Y22, M4K_X26_Y15, M4K_X13_Y23, M4K_X26_Y31, M4K_X13_Y31, M4K_X13_Y7, M4K_X13_Y17, M4K_X26_Y10, M4K_X13_Y13, M4K_X26_Y20, M4K_X13_Y27, M4K_X52_Y12, M4K_X26_Y7, M4K_X52_Y23, M4K_X26_Y23, M4K_X13_Y12, M4K_X26_Y29, M4K_X13_Y16, M4K_X52_Y22, M4K_X26_Y19, M4K_X52_Y15, M4K_X13_Y19, M4K_X26_Y30, M4K_X13_Y26, M4K_X52_Y11, M4K_X26_Y33, M4K_X13_Y11, M4K_X13_Y15, M4K_X26_Y11, M4K_X13_Y10, M4K_X52_Y19, M4K_X26_Y9, M4K_X52_Y26, M4K_X52_Y28, M4K_X26_Y6, M4K_X13_Y24, M4K_X26_Y17, M4K_X52_Y20, M4K_X26_Y14, M4K_X52_Y17, M4K_X26_Y18, M4K_X26_Y28, M4K_X26_Y24, M4K_X52_Y16, M4K_X13_Y28, M4K_X13_Y8, M4K_X13_Y20, M4K_X26_Y12, M4K_X26_Y8, M4K_X52_Y24, M4K_X26_Y4, M4K_X26_Y26, M4K_X26_Y27 ; Don't care           ; Don't care      ; Don't care      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 2,701 / 94,460 ( 3 % ) ;
; C16 interconnects           ; 90 / 3,315 ( 3 % )     ;
; C4 interconnects            ; 1,486 / 60,840 ( 2 % ) ;
; Direct links                ; 121 / 94,460 ( < 1 % ) ;
; Global clocks               ; 8 / 16 ( 50 % )        ;
; Local interconnects         ; 314 / 33,216 ( < 1 % ) ;
; R24 interconnects           ; 133 / 3,091 ( 4 % )    ;
; R4 interconnects            ; 1,556 / 81,294 ( 2 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.57) ; Number of LABs  (Total = 46) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 3                            ;
; 8                                           ; 3                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 3                            ;
; 12                                          ; 2                            ;
; 13                                          ; 5                            ;
; 14                                          ; 1                            ;
; 15                                          ; 2                            ;
; 16                                          ; 18                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.65) ; Number of LABs  (Total = 46) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 20                           ;
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 10                           ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 3                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.52) ; Number of LABs  (Total = 46) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 2                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 2                            ;
; 14                                           ; 3                            ;
; 15                                           ; 1                            ;
; 16                                           ; 5                            ;
; 17                                           ; 3                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 4                            ;
; 26                                           ; 3                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.30) ; Number of LABs  (Total = 46) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 2                            ;
; 1                                               ; 4                            ;
; 2                                               ; 5                            ;
; 3                                               ; 4                            ;
; 4                                               ; 6                            ;
; 5                                               ; 4                            ;
; 6                                               ; 3                            ;
; 7                                               ; 4                            ;
; 8                                               ; 2                            ;
; 9                                               ; 1                            ;
; 10                                              ; 0                            ;
; 11                                              ; 2                            ;
; 12                                              ; 2                            ;
; 13                                              ; 2                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
; 16                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.93) ; Number of LABs  (Total = 46) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 3                            ;
; 3                                            ; 1                            ;
; 4                                            ; 3                            ;
; 5                                            ; 7                            ;
; 6                                            ; 2                            ;
; 7                                            ; 2                            ;
; 8                                            ; 3                            ;
; 9                                            ; 3                            ;
; 10                                           ; 0                            ;
; 11                                           ; 3                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 3                            ;
; 17                                           ; 2                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 4                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 3                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "vga_gen"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000          clk
    Info (332111):   40.000      clk_pll
Info (176353): Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node T_async:T_async1|output_Q 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_clk
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
        Info (176357): Destination node picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1
        Info (176357): Destination node picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176353): Automatically promoted node picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1
        Info (176357): Destination node picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2
        Info (176357): Destination node picture_generator:picture_generator1|rom:port_map_rom|altsyncram:altsyncram_component|altsyncram_naa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.67 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 35 output pins without output pin load capacitance assignment
    Info (306007): Pin "vga_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_vsync" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_hsync" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_r[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_g[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_b[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_sync" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "vga_blank" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (144001): Generated suppressed messages file C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/output_files/vga_gen.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Fri Jan 24 08:37:16 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/output_files/vga_gen.fit.smsg.


