############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "fc_layer/FOR_INPUT"
set_directive_unroll -factor 4 "fc_layer/FOR_OUTPUT"
