#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue May 30 15:41:17 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 15:41:21 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     207.771 MHz       1000.000          4.813        995.187
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     985.222 MHz       1000.000          1.015        998.985
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.187       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.985       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.344       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.209       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.238       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.129       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.212       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.318       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.255       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.654       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.660       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.418
  Launch Clock Delay      :  3.992
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.854       3.992         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.261       4.253 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        1.138       5.391         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.383       5.774 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.842       6.616         s0/_N460         
 CLMS_126_237/Y0                   td                    0.164       6.780 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.424       7.204         s0/N34           
                                                         0.334       7.538 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.538         s0/_N100         
 CLMA_130_233/COUT                 td                    0.097       7.635 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.635         s0/_N102         
                                                         0.060       7.695 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.695         s0/_N104         
 CLMA_130_237/COUT                 td                    0.097       7.792 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.792         s0/_N106         
                                                         0.060       7.852 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.852         s0/_N108         
 CLMA_130_241/COUT                 td                    0.097       7.949 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.949         s0/_N110         
                                                         0.060       8.009 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.009         s0/_N112         
 CLMA_130_245/COUT                 td                    0.097       8.106 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.106         s0/_N114         
                                                         0.060       8.166 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.166         s0/_N116         
 CLMA_130_249/COUT                 td                    0.097       8.263 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.263         s0/_N118         
                                                         0.059       8.322 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.322         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.322         Logic Levels: 7  
                                                                                   Logic: 1.926ns(44.480%), Route: 2.404ns(55.520%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.592    1003.418         ntclkbufg_0      
 CLMA_130_253/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.312    1003.730                          
 clock uncertainty                                      -0.050    1003.680                          

 Setup time                                             -0.171    1003.509                          

 Data required time                                               1003.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.509                          
 Data arrival time                                                  -8.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.187                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.418
  Launch Clock Delay      :  3.992
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.854       3.992         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.261       4.253 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        1.138       5.391         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.383       5.774 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.842       6.616         s0/_N460         
 CLMS_126_237/Y0                   td                    0.164       6.780 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.424       7.204         s0/N34           
                                                         0.334       7.538 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.538         s0/_N100         
 CLMA_130_233/COUT                 td                    0.097       7.635 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.635         s0/_N102         
                                                         0.060       7.695 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.695         s0/_N104         
 CLMA_130_237/COUT                 td                    0.097       7.792 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.792         s0/_N106         
                                                         0.060       7.852 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.852         s0/_N108         
 CLMA_130_241/COUT                 td                    0.097       7.949 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.949         s0/_N110         
                                                         0.060       8.009 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.009         s0/_N112         
 CLMA_130_245/COUT                 td                    0.097       8.106 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.106         s0/_N114         
                                                         0.060       8.166 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.166         s0/_N116         
 CLMA_130_249/COUT                 td                    0.095       8.261 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.261         s0/_N118         
 CLMA_130_253/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.261         Logic Levels: 7  
                                                                                   Logic: 1.865ns(43.687%), Route: 2.404ns(56.313%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.592    1003.418         ntclkbufg_0      
 CLMA_130_253/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.312    1003.730                          
 clock uncertainty                                      -0.050    1003.680                          

 Setup time                                             -0.171    1003.509                          

 Data required time                                               1003.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.509                          
 Data arrival time                                                  -8.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.248                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.423
  Launch Clock Delay      :  3.992
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.854       3.992         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.261       4.253 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        1.138       5.391         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.383       5.774 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.842       6.616         s0/_N460         
 CLMS_126_237/Y0                   td                    0.164       6.780 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.424       7.204         s0/N34           
                                                         0.334       7.538 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.538         s0/_N100         
 CLMA_130_233/COUT                 td                    0.097       7.635 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.635         s0/_N102         
                                                         0.060       7.695 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.695         s0/_N104         
 CLMA_130_237/COUT                 td                    0.097       7.792 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.792         s0/_N106         
                                                         0.060       7.852 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.852         s0/_N108         
 CLMA_130_241/COUT                 td                    0.097       7.949 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.949         s0/_N110         
                                                         0.060       8.009 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.009         s0/_N112         
 CLMA_130_245/COUT                 td                    0.097       8.106 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.106         s0/_N114         
                                                         0.059       8.165 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.165         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.165         Logic Levels: 6  
                                                                                   Logic: 1.769ns(42.392%), Route: 2.404ns(57.608%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.597    1003.423         ntclkbufg_0      
 CLMA_130_249/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.312    1003.735                          
 clock uncertainty                                      -0.050    1003.685                          

 Setup time                                             -0.171    1003.514                          

 Data required time                                               1003.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.514                          
 Data arrival time                                                  -8.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.349                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[6]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.974
  Launch Clock Delay      :  3.384
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.558       3.384         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s1/red_score[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_217/Q2                   tco                   0.224       3.608 r       s1/red_score[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.141       3.749         nt_score[6]      
 CLMA_146_216/M0                                                           r       s2/dis_num[6]/opit_0_inv/D

 Data arrival time                                                   3.749         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.836       3.974         ntclkbufg_0      
 CLMA_146_216/CLK                                                          r       s2/dis_num[6]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.417                          
 clock uncertainty                                       0.000       3.417                          

 Hold time                                              -0.012       3.405                          

 Data required time                                                  3.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.405                          
 Data arrival time                                                  -3.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.979
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.568       3.394         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_225/Q0                   tco                   0.223       3.617 f       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.245       3.862         nt_score[7]      
 CLMA_146_220/CD                                                           f       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.862         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.422                          
 clock uncertainty                                       0.000       3.422                          

 Hold time                                               0.033       3.455                          

 Data required time                                                  3.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.455                          
 Data arrival time                                                  -3.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/opit_0/CLK
Endpoint    : s1/t4/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.941
  Launch Clock Delay      :  3.356
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.530       3.356         ntclkbufg_0      
 CLMS_142_197/CLK                                                          r       s1/key_2/opit_0/CLK

 CLMS_142_197/Q2                   tco                   0.223       3.579 f       s1/key_2/opit_0/Q
                                   net (fanout=1)        0.235       3.814         s1/key_2         
 CLMA_142_192/M0                                                           f       s1/t4/opit_0_inv/D

 Data arrival time                                                   3.814         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.803       3.941         ntclkbufg_0      
 CLMA_142_192/CLK                                                          r       s1/t4/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.384                          
 clock uncertainty                                       0.000       3.384                          

 Hold time                                              -0.016       3.368                          

 Data required time                                                  3.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.368                          
 Data arrival time                                                  -3.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.683       0.683         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_142_221/Q0                   tco                   0.261       0.944 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=10)       0.372       1.316         s2/dis_sel [6]   
 CLMA_146_221/M2                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.316         Logic Levels: 0  
                                                                                   Logic: 0.261ns(41.232%), Route: 0.372ns(58.768%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.418                          
 clock uncertainty                                      -0.050    1000.368                          

 Setup time                                             -0.067    1000.301                          

 Data required time                                               1000.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.301                          
 Data arrival time                                                  -1.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.985                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.683       0.683         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMS_142_221/Q1                   tco                   0.261       0.944 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.340       1.284         s2/dis_lin [0]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.284         Logic Levels: 0  
                                                                                   Logic: 0.261ns(43.428%), Route: 0.340ns(56.572%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.418                          
 clock uncertainty                                      -0.050    1000.368                          

 Setup time                                             -0.067    1000.301                          

 Data required time                                               1000.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.301                          
 Data arrival time                                                  -1.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.017                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.557
  Clock Pessimism Removal :  0.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.557       0.557         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.261       0.818 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=9)        0.511       1.329         s2/dis_sel [0]   
 CLMA_146_221/M1                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.329         Logic Levels: 0  
                                                                                   Logic: 0.261ns(33.808%), Route: 0.511ns(66.192%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.139    1000.557                          
 clock uncertainty                                      -0.050    1000.507                          

 Setup time                                             -0.067    1000.440                          

 Data required time                                               1000.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.440                          
 Data arrival time                                                  -1.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.111                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.683
  Launch Clock Delay      :  0.418
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418       0.418         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_221/Q2                   tco                   0.223       0.641 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.235       0.876         s2/dis_sel [7]   
 CLMS_142_221/M0                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.876         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.683       0.683         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.683                          
 clock uncertainty                                       0.000       0.683                          

 Hold time                                              -0.016       0.667                          

 Data required time                                                  0.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.667                          
 Data arrival time                                                  -0.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.683
  Launch Clock Delay      :  0.513
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.513       0.513         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_142_221/Q0                   tco                   0.224       0.737 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=10)       0.143       0.880         s2/dis_sel [6]   
 CLMS_142_221/M2                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.880         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.035%), Route: 0.143ns(38.965%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.683       0.683         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.170       0.513                          
 clock uncertainty                                       0.000       0.513                          

 Hold time                                              -0.012       0.501                          

 Data required time                                                  0.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.501                          
 Data arrival time                                                  -0.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.557
  Launch Clock Delay      :  0.513
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.513       0.513         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMS_142_221/Q1                   tco                   0.223       0.736 f       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.236       0.972         s2/dis_lin [0]   
 CLMA_146_221/M3                                                           f       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.972         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.557       0.557         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.557                          
 clock uncertainty                                       0.000       0.557                          

 Hold time                                              -0.016       0.541                          

 Data required time                                                  0.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.541                          
 Data arrival time                                                  -0.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.261       4.240 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.901       5.141         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.216       5.357 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.787       6.144         s2/dis_tmp [2]   
 CLMA_146_237/Y3                   td                    0.179       6.323 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.265       7.588         _N244            
 IOL_151_326/DO                    td                    0.122       7.710 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.710         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.498 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.572         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.572         Logic Levels: 4  
                                                                                   Logic: 3.566ns(54.088%), Route: 3.027ns(45.912%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.261       4.240 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.901       5.141         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.216       5.357 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.774       6.131         s2/dis_tmp [2]   
 CLMA_146_237/Y1                   td                    0.230       6.361 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        1.045       7.406         _N248            
 IOL_151_325/DO                    td                    0.122       7.528 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.528         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.316 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.385         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.385         Logic Levels: 4  
                                                                                   Logic: 3.617ns(56.463%), Route: 2.789ns(43.537%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.261       4.240 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.901       5.141         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.216       5.357 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.927       6.284         s2/dis_tmp [2]   
 CLMA_146_237/Y0                   td                    0.174       6.458 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.919       7.377         _N247            
 IOL_151_297/DO                    td                    0.122       7.499 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.499         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.788      10.287 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073      10.360         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                  10.360         Logic Levels: 4  
                                                                                   Logic: 3.561ns(55.806%), Route: 2.820ns(44.194%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.065       0.065         key_column[2]    
 IOBS_152_197/DIN                  td                    0.935       1.000 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.000         key_column_ibuf[2]/ntD
 IOL_151_197/RX_DATA_DD            td                    0.094       1.094 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.272       1.366         nt_key_column[2] 
 CLMS_142_197/M2                                                           r       s1/key_3/opit_0/D

 Data arrival time                                                   1.366         Logic Levels: 2  
                                                                                   Logic: 1.029ns(75.329%), Route: 0.337ns(24.671%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K14                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.038       0.038         key_column[0]    
 IOBD_152_202/DIN                  td                    0.935       0.973 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.973         key_column_ibuf[0]/ntD
 IOL_151_202/RX_DATA_DD            td                    0.094       1.067 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.384       1.451         nt_key_column[0] 
 CLMA_142_204/M2                                                           r       s1/key_yellow/opit_0/D

 Data arrival time                                                   1.451         Logic Levels: 2  
                                                                                   Logic: 1.029ns(70.917%), Route: 0.422ns(29.083%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.065       0.065         key_column[2]    
 IOBS_152_197/DIN                  td                    0.935       1.000 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.000         key_column_ibuf[2]/ntD
 IOL_151_197/RX_DATA_DD            td                    0.094       1.094 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.401       1.495         nt_key_column[2] 
 CLMA_142_204/M0                                                           r       s1/key_red/opit_0/D

 Data arrival time                                                   1.495         Logic Levels: 2  
                                                                                   Logic: 1.029ns(68.829%), Route: 0.466ns(31.171%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  3.238
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.209       3.447 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.926       4.373         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.308       4.681 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.642       5.323         s0/_N460         
 CLMS_126_237/Y0                   td                    0.131       5.454 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.363       5.817         s0/N34           
                                                         0.267       6.084 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.084         s0/_N100         
 CLMA_130_233/COUT                 td                    0.083       6.167 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.167         s0/_N102         
                                                         0.055       6.222 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.222         s0/_N104         
 CLMA_130_237/COUT                 td                    0.083       6.305 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.305         s0/_N106         
                                                         0.055       6.360 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.360         s0/_N108         
 CLMA_130_241/COUT                 td                    0.083       6.443 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.443         s0/_N110         
                                                         0.055       6.498 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.498         s0/_N112         
 CLMA_130_245/COUT                 td                    0.083       6.581 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.581         s0/_N114         
                                                         0.055       6.636 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.636         s0/_N116         
 CLMA_130_249/COUT                 td                    0.083       6.719 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.719         s0/_N118         
                                                         0.055       6.774 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.774         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.774         Logic Levels: 7  
                                                                                   Logic: 1.605ns(45.390%), Route: 1.931ns(54.610%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.332    1002.845         ntclkbufg_0      
 CLMA_130_253/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.218    1003.063                          
 clock uncertainty                                      -0.050    1003.013                          

 Setup time                                             -0.110    1002.903                          

 Data required time                                               1002.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.903                          
 Data arrival time                                                  -6.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.129                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  3.238
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.209       3.447 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.926       4.373         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.308       4.681 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.642       5.323         s0/_N460         
 CLMS_126_237/Y0                   td                    0.131       5.454 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.363       5.817         s0/N34           
                                                         0.267       6.084 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.084         s0/_N100         
 CLMA_130_233/COUT                 td                    0.083       6.167 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.167         s0/_N102         
                                                         0.055       6.222 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.222         s0/_N104         
 CLMA_130_237/COUT                 td                    0.083       6.305 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.305         s0/_N106         
                                                         0.055       6.360 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.360         s0/_N108         
 CLMA_130_241/COUT                 td                    0.083       6.443 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.443         s0/_N110         
                                                         0.055       6.498 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.498         s0/_N112         
 CLMA_130_245/COUT                 td                    0.083       6.581 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.581         s0/_N114         
                                                         0.055       6.636 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.636         s0/_N116         
 CLMA_130_249/COUT                 td                    0.082       6.718 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.718         s0/_N118         
 CLMA_130_253/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.718         Logic Levels: 7  
                                                                                   Logic: 1.549ns(44.511%), Route: 1.931ns(55.489%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.332    1002.845         ntclkbufg_0      
 CLMA_130_253/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.218    1003.063                          
 clock uncertainty                                      -0.050    1003.013                          

 Setup time                                             -0.110    1002.903                          

 Data required time                                               1002.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.903                          
 Data arrival time                                                  -6.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.185                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.850
  Launch Clock Delay      :  3.238
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_130_241/CLK                                                          r       s0/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_241/Q0                   tco                   0.209       3.447 r       s0/cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.926       4.373         s0/cnt [8]       
 CLMA_118_201/Y0                   td                    0.308       4.681 r       s0/N34_15/gateop_perm/Z
                                   net (fanout=2)        0.642       5.323         s0/_N460         
 CLMS_126_237/Y0                   td                    0.131       5.454 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.363       5.817         s0/N34           
                                                         0.267       6.084 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.084         s0/_N100         
 CLMA_130_233/COUT                 td                    0.083       6.167 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.167         s0/_N102         
                                                         0.055       6.222 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.222         s0/_N104         
 CLMA_130_237/COUT                 td                    0.083       6.305 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.305         s0/_N106         
                                                         0.055       6.360 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.360         s0/_N108         
 CLMA_130_241/COUT                 td                    0.083       6.443 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.443         s0/_N110         
                                                         0.055       6.498 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.498         s0/_N112         
 CLMA_130_245/COUT                 td                    0.083       6.581 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.581         s0/_N114         
                                                         0.055       6.636 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.636         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.636         Logic Levels: 6  
                                                                                   Logic: 1.467ns(43.172%), Route: 1.931ns(56.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.337    1002.850         ntclkbufg_0      
 CLMA_130_249/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.218    1003.068                          
 clock uncertainty                                      -0.050    1003.018                          

 Setup time                                             -0.110    1002.908                          

 Data required time                                               1002.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.908                          
 Data arrival time                                                  -6.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.272                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[6]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.224
  Launch Clock Delay      :  2.810
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.297       2.810         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s1/red_score[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_217/Q2                   tco                   0.198       3.008 r       s1/red_score[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.143       3.151         nt_score[6]      
 CLMA_146_216/M0                                                           r       s2/dis_num[6]/opit_0_inv/D

 Data arrival time                                                   3.151         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.493       3.224         ntclkbufg_0      
 CLMA_146_216/CLK                                                          r       s2/dis_num[6]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.836                          
 clock uncertainty                                       0.000       2.836                          

 Hold time                                              -0.003       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                  -3.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.229
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.306       2.819         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_225/Q0                   tco                   0.197       3.016 f       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.235       3.251         nt_score[7]      
 CLMA_146_220/CD                                                           f       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.251         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.498       3.229         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.841                          
 clock uncertainty                                       0.000       2.841                          

 Hold time                                               0.027       2.868                          

 Data required time                                                  2.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.868                          
 Data arrival time                                                  -3.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[7]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.234
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.306       2.819         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_225/Q1                   tco                   0.197       3.016 f       s1/red_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       3.155         nt_score[5]      
 CLMA_146_225/A4                                                           f       s1/red_score[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.155         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.503       3.234         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.820                          
 clock uncertainty                                       0.000       2.820                          

 Hold time                                              -0.055       2.765                          

 Data required time                                                  2.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.765                          
 Data arrival time                                                  -3.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.359
  Launch Clock Delay      :  0.546
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_142_221/Q0                   tco                   0.206       0.752 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=10)       0.310       1.062         s2/dis_sel [6]   
 CLMA_146_221/M2                                                           f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.062         Logic Levels: 0  
                                                                                   Logic: 0.206ns(39.922%), Route: 0.310ns(60.078%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.359    1000.359         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.359                          
 clock uncertainty                                      -0.050    1000.309                          

 Setup time                                             -0.035    1000.274                          

 Data required time                                               1000.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.274                          
 Data arrival time                                                  -1.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.212                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.359
  Launch Clock Delay      :  0.546
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMS_142_221/Q1                   tco                   0.209       0.755 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.289       1.044         s2/dis_lin [0]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.044         Logic Levels: 0  
                                                                                   Logic: 0.209ns(41.968%), Route: 0.289ns(58.032%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.359    1000.359         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.359                          
 clock uncertainty                                      -0.050    1000.309                          

 Setup time                                             -0.027    1000.282                          

 Data required time                                               1000.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.282                          
 Data arrival time                                                  -1.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.238                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.359
  Launch Clock Delay      :  0.454
  Clock Pessimism Removal :  0.094

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.454       0.454         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.206       0.660 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=9)        0.428       1.088         s2/dis_sel [0]   
 CLMA_146_221/M1                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.088         Logic Levels: 0  
                                                                                   Logic: 0.206ns(32.492%), Route: 0.428ns(67.508%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_224/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.359    1000.359         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.094    1000.453                          
 clock uncertainty                                      -0.050    1000.403                          

 Setup time                                             -0.035    1000.368                          

 Data required time                                               1000.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.368                          
 Data arrival time                                                  -1.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.280                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.546
  Launch Clock Delay      :  0.359
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.359       0.359         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_221/Q2                   tco                   0.198       0.557 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.241       0.798         s2/dis_sel [7]   
 CLMS_142_221/M0                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.798         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.103%), Route: 0.241ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.546                          
 clock uncertainty                                       0.000       0.546                          

 Hold time                                              -0.003       0.543                          

 Data required time                                                  0.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.543                          
 Data arrival time                                                  -0.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.546
  Launch Clock Delay      :  0.434
  Clock Pessimism Removal :  -0.111

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.434       0.434         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_142_221/Q0                   tco                   0.198       0.632 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=10)       0.146       0.778         s2/dis_sel [6]   
 CLMS_142_221/M2                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.778         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.558%), Route: 0.146ns(42.442%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.546       0.546         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.111       0.435                          
 clock uncertainty                                       0.000       0.435                          

 Hold time                                              -0.003       0.432                          

 Data required time                                                  0.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.432                          
 Data arrival time                                                  -0.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.454
  Launch Clock Delay      :  0.434
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.434       0.434         nt_clk_out       
 CLMS_142_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMS_142_221/Q1                   tco                   0.198       0.632 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.238       0.870         s2/dis_lin [0]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.870         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_224/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.454       0.454         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.454                          
 clock uncertainty                                       0.000       0.454                          

 Hold time                                              -0.003       0.451                          

 Data required time                                                  0.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.451                          
 Data arrival time                                                  -0.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.498       3.229         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.209       3.438 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.710       4.148         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.187       4.335 f       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.603       4.938         s2/dis_tmp [2]   
 CLMA_146_237/Y3                   td                    0.143       5.081 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.164       6.245         _N244            
 IOL_151_326/DO                    td                    0.081       6.326 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.326         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.375 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.449         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.449         Logic Levels: 4  
                                                                                   Logic: 2.669ns(51.130%), Route: 2.551ns(48.870%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.498       3.229         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.209       3.438 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.710       4.148         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.173       4.321 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.618       4.939         s2/dis_tmp [2]   
 CLMA_146_237/Y1                   td                    0.185       5.124 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.962       6.086         _N248            
 IOL_151_325/DO                    td                    0.081       6.167 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.167         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.216 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.285         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.285         Logic Levels: 4  
                                                                                   Logic: 2.697ns(53.343%), Route: 2.359ns(46.657%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.498       3.229         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.209       3.438 r       s2/dis_num[2]/opit_0_inv/Q
                                   net (fanout=1)        0.710       4.148         s2/dis_num [2]   
 CLMA_146_201/Y6AB                 td                    0.173       4.321 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.731       5.052         s2/dis_tmp [2]   
 CLMA_146_237/Y0                   td                    0.139       5.191 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.846       6.037         _N247            
 IOL_151_297/DO                    td                    0.081       6.118 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.118         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.049       8.167 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073       8.240         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   8.240         Logic Levels: 4  
                                                                                   Logic: 2.651ns(52.904%), Route: 2.360ns(47.096%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.065       0.065         key_column[2]    
 IOBS_152_197/DIN                  td                    0.781       0.846 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.846         key_column_ibuf[2]/ntD
 IOL_151_197/RX_DATA_DD            td                    0.071       0.917 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.247       1.164         nt_key_column[2] 
 CLMS_142_197/M2                                                           r       s1/key_3/opit_0/D

 Data arrival time                                                   1.164         Logic Levels: 2  
                                                                                   Logic: 0.852ns(73.196%), Route: 0.312ns(26.804%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K14                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.038       0.038         key_column[0]    
 IOBD_152_202/DIN                  td                    0.781       0.819 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.819         key_column_ibuf[0]/ntD
 IOL_151_202/RX_DATA_DD            td                    0.071       0.890 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.335       1.225         nt_key_column[0] 
 CLMA_142_204/M2                                                           r       s1/key_yellow/opit_0/D

 Data arrival time                                                   1.225         Logic Levels: 2  
                                                                                   Logic: 0.852ns(69.551%), Route: 0.373ns(30.449%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.065       0.065         key_column[2]    
 IOBS_152_197/DIN                  td                    0.781       0.846 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.846         key_column_ibuf[2]/ntD
 IOL_151_197/RX_DATA_DD            td                    0.071       0.917 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.349       1.266         nt_key_column[2] 
 CLMA_142_204/M0                                                           r       s1/key_red/opit_0/D

 Data arrival time                                                   1.266         Logic Levels: 2  
                                                                                   Logic: 0.852ns(67.299%), Route: 0.414ns(32.701%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.734 sec
Current time: Tue May 30 15:41:21 2023
Action report_timing: Peak memory pool usage is 279,486,464 bytes
Report timing is finished successfully.
