{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 4319, "design__instance__area": 13299, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0005938783288002014, "power__switching__total": 0.0003784624859690666, "power__leakage__total": 1.620764500387395e-08, "power__total": 0.000972356996499002, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.26850991634580296, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2686977105757295, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3293661547835237, "timing__setup__ws__corner:nom_tt_025C_1v80": 13.987568832441696, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2741340843030114, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.27430988812393287, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8798315658397244, "timing__setup__ws__corner:nom_ss_100C_1v60": 11.298932775882935, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2646508642697913, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2648430161252127, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11420065216722756, "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.810855183725817, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 16, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2631762382512033, "clock__skew__worst_setup": 0.26336650272742945, "timing__hold__ws": 0.11159046225136138, "timing__setup__ws": 11.282379794206834, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 188.13 198.85", "design__core__bbox": "5.52 10.88 182.16 187.68", "design__io": 109, "design__die__area": 37409.7, "design__core__area": 31230, "design__instance__count__stdcell": 4319, "design__instance__area__stdcell": 13299, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.425841, "design__instance__utilization__stdcell": 0.425841, "design__instance__count__stdcell__type:physical__class:welltap": 435, "design__instance__count__stdcell__type:physical__class:antennacell": 0, "design__instance__count__stdcell__type:physical__class:spacer": 2360, "design__instance__count__stdcell__type:physical__class:misc": 0, "design__instance__count__stdcell__type:logical__class:sequential": 142, "design__instance__count__stdcell__type:logical__class:buffer": 451, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 931, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 2795, "design__instance__count__stdcell__type:logical": 1524, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 6272278, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 34954.1, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 66, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1577, "route__net__special": 2, "route__drc_errors__iter:1": 609, "route__wirelength__iter:1": 39739, "route__drc_errors__iter:2": 294, "route__wirelength__iter:2": 39308, "route__drc_errors__iter:3": 259, "route__wirelength__iter:3": 39185, "route__drc_errors__iter:4": 26, "route__wirelength__iter:4": 39211, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 39209, "route__drc_errors": 0, "route__wirelength": 39209, "route__vias": 10881, "route__vias__singlecut": 10881, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 333.26, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.26665934104486866, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.266845525451364, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3257736395076871, "timing__setup__ws__corner:min_tt_025C_1v80": 13.997335242620931, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2714182011522117, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.27159328332814675, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8706557943262939, "timing__setup__ws__corner:min_ss_100C_1v60": 11.317655577499732, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2631762382512033, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26336650272742945, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11159046225136138, "timing__setup__ws__corner:min_ff_n40C_1v95": 14.814658363826535, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2710025336400362, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.27110239820392557, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3340144366744867, "timing__setup__ws__corner:max_tt_025C_1v80": 13.978171904495504, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 6, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2774184571696484, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2775092734156312, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8906073908214973, "timing__setup__ws__corner:max_ss_100C_1v60": 11.282379794206834, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2667485752229966, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2668515206558665, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11629675329700165, "timing__setup__ws__corner:max_ff_n40C_1v95": 14.807239409276956, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 16, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79971, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79995, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000285681, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00021874, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.06381e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00021874, "design_powergrid__voltage__worst": 0.00021874, "design_powergrid__voltage__worst__net:VPWR": 1.79971, "design_powergrid__drop__worst": 0.000285681, "design_powergrid__drop__worst__net:VPWR": 0.000285681, "design_powergrid__voltage__worst__net:VGND": 0.00021874, "design_powergrid__drop__worst__net:VGND": 0.00021874, "ir__voltage__worst": 1.8, "ir__drop__avg": 5.2e-05, "ir__drop__worst": 0.000286, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}