Input values: 

allow_unknown                                               true
bus.bandwidth                                               1
bus.latency                                                 25
bus.next                                                    main
bus.protocol                                                MOESI
cpu0.bpred_latency                                          0
cpu0.btb.entries                                            64kB
cpu0.btb.sets                                               4
cpu0.commit_width                                           4
cpu0.dcache_ports                                           2
cpu0.fetch_width                                            4
cpu0.max_ftq_size                                           1
cpu0.max_window_size                                        128
cpu0.pipe_stages                                            5
cpu0.ras.size                                               64
cpu0.twolev.hlength                                         14
cpu0.twolev.l1_size                                         1
cpu0.twolev.l2_size                                         16kB
cpu0.twolev.use_xor                                         1
cpu0.type                                                   timer1
cpu1.bpred_latency                                          0
cpu1.btb.entries                                            64kB
cpu1.btb.sets                                               4
cpu1.commit_width                                           4
cpu1.dcache_ports                                           2
cpu1.fetch_width                                            4
cpu1.max_ftq_size                                           1
cpu1.max_window_size                                        128
cpu1.pipe_stages                                            5
cpu1.ras.size                                               64
cpu1.twolev.hlength                                         14
cpu1.twolev.l1_size                                         1
cpu1.twolev.l2_size                                         16kB
cpu1.twolev.use_xor                                         1
cpu1.type                                                   timer1
cpu2.bpred_latency                                          0
cpu2.btb.entries                                            64kB
cpu2.btb.sets                                               4
cpu2.commit_width                                           4
cpu2.dcache_ports                                           2
cpu2.fetch_width                                            4
cpu2.max_ftq_size                                           1
cpu2.max_window_size                                        128
cpu2.pipe_stages                                            5
cpu2.ras.size                                               64
cpu2.twolev.hlength                                         14
cpu2.twolev.l1_size                                         1
cpu2.twolev.l2_size                                         16kB
cpu2.twolev.use_xor                                         1
cpu2.type                                                   timer1
cpu3.bpred_latency                                          0
cpu3.btb.entries                                            64kB
cpu3.btb.sets                                               4
cpu3.commit_width                                           4
cpu3.dcache_ports                                           2
cpu3.fetch_width                                            4
cpu3.max_ftq_size                                           1
cpu3.max_window_size                                        128
cpu3.pipe_stages                                            5
cpu3.ras.size                                               64
cpu3.twolev.hlength                                         14
cpu3.twolev.l1_size                                         1
cpu3.twolev.l2_size                                         16kB
cpu3.twolev.use_xor                                         1
cpu3.type                                                   timer1
dcache.latency                                              0
dcache.line_size                                            16
dcache.next                                                 l2cache
dcache.num_sets                                             2
dcache.size                                                 16kB
dcache.timing                                               basic
dcache.type                                                 cache
dcache.write_allocate                                       false
dcache.write_policy                                         WT
debug_messages                                              0
disk0.avg_seek_lat                                          2
disk0.blocks_per_track                                      994
disk0.blocksize                                             512
disk0.controller_overhead                                   0
disk0.cylinders                                             72170
disk0.dma_thruput                                           425M
disk0.functional_disk_parameters                            0
disk0.heads                                                 4
disk0.pio_thruput                                           16.6M
disk0.rpm                                                   15000
disk0.tracks                                                288680
disk0.type                                                  simple_disk
disk1.avg_seek_lat                                          2
disk1.blocks_per_track                                      994
disk1.blocksize                                             512
disk1.controller_overhead                                   0
disk1.cylinders                                             72170
disk1.dma_thruput                                           425M
disk1.functional_disk_parameters                            0
disk1.heads                                                 4
disk1.pio_thruput                                           16.6M
disk1.rpm                                                   15000
disk1.tracks                                                288680
disk1.type                                                  simple_disk
disk2.avg_seek_lat                                          2
disk2.blocks_per_track                                      994
disk2.blocksize                                             512
disk2.controller_overhead                                   0
disk2.cylinders                                             72170
disk2.dma_thruput                                           425M
disk2.functional_disk_parameters                            0
disk2.heads                                                 4
disk2.pio_thruput                                           16.6M
disk2.rpm                                                   15000
disk2.tracks                                                288680
disk2.type                                                  simple_disk
disk3.avg_seek_lat                                          2
disk3.blocks_per_track                                      994
disk3.blocksize                                             512
disk3.controller_overhead                                   0
disk3.cylinders                                             72170
disk3.dma_thruput                                           425M
disk3.functional_disk_parameters                            0
disk3.heads                                                 4
disk3.pio_thruput                                           16.6M
disk3.rpm                                                   15000
disk3.tracks                                                288680
disk3.type                                                  simple_disk
dtlb.entries                                                40
dtlb.latency                                                0
dtlb.next                                                   l2tlb
dtlb.num_sets                                               40
dtlb.page_size                                              4kB
dtlb.timing                                                 basic
dtlb.type                                                   tlb
dtlb.write_allocate                                         false
dtlb.write_policy                                           WT
exit_trigger                                                
fastforward                                                 100M
heartbeat.logfile                                           ../data/abaeterno.out
heartbeat.type                                              file_last
icache.latency                                              0
icache.line_size                                            16
icache.next                                                 l2cache
icache.num_sets                                             2
icache.size                                                 16kB
icache.timing                                               basic
icache.type                                                 cache
icache.write_allocate                                       false
icache.write_policy                                         WT
init_wait                                                   1M
itlb.entries                                                40
itlb.latency                                                0
itlb.next                                                   l2tlb
itlb.num_sets                                               40
itlb.page_size                                              4kB
itlb.timing                                                 basic
itlb.type                                                   tlb
itlb.write_allocate                                         false
itlb.write_policy                                           WT
l2cache.latency                                             20
l2cache.line_size                                           16
l2cache.next                                                bus
l2cache.num_sets                                            4
l2cache.size                                                512kB
l2cache.timing                                              basic
l2cache.type                                                cache
l2cache.write_allocate                                      true
l2cache.write_policy                                        WB
l2tlb.entries                                               512
l2tlb.latency                                               80
l2tlb.next                                                  tlb_bus
l2tlb.num_sets                                              4
l2tlb.page_size                                             4kB
l2tlb.timing                                                basic
l2tlb.type                                                  tlb
l2tlb.write_allocate                                        true
l2tlb.write_policy                                          WB
log_options                                                 false
log_sim_time                                                false
main.latency                                                150
main.timing                                                 basic
main.type                                                   memory
max_nanos                                                   0
max_samples                                                 1
mp_sync_quantum                                             10000
nic0.min_delay                                              0
nic0.setup                                                  0.0
nic0.thruput                                                1000M
nic0.type                                                   simple_nic
print_unknown                                               false
sampler.functional                                          97M
sampler.simulation                                          100k
sampler.type                                                smarts
sampler.warming                                             2M
slirp                                                       false
time_feedback                                               true
tlb_bus.bandwidth                                           1
tlb_bus.latency                                             25
tlb_bus.next                                                main
tlb_bus.protocol                                            MOESI

Output values: 

cpu0.cycles                                                 99999
cpu0.haltcount                                              0
cpu0.hb_ATC_flush                                           0
cpu0.hb_CR3_different                                       0
cpu0.hb_CR3_equal                                           0
cpu0.hb_ev_Exception                                        3
cpu0.hb_ev_HW_interrupt                                     0
cpu0.hb_ev_SW_interrupt                                     0
cpu0.idlecount                                              0
cpu0.instcount                                              99999
cpu0.invalid_translation_bytes                              0
cpu0.iocount                                                0
cpu0.metadata_bytes                                         18446744073689449632
cpu0.other_exceptions                                       6545
cpu0.plain_invalidations                                    0
cpu0.range_invalidations                                    0
cpu0.read_mmios                                             0
cpu0.read_pios                                              0
cpu0.segv_exceptions                                        0
cpu0.timer.bpred_used                                       53068
cpu0.timer.btb.lookup                                       43523
cpu0.timer.btb.miss                                         20012
cpu0.timer.btb.pseudohit                                    23504
cpu0.timer.btb.update                                       10386
cpu0.timer.call_count                                       2596
cpu0.timer.call_miss                                        422
cpu0.timer.commit_insn                                      98447
cpu0.timer.cond_count                                       9574
cpu0.timer.cond_miss                                        2082
cpu0.timer.cycles                                           1217738
cpu0.timer.dcache.data_invalidation                         0
cpu0.timer.dcache.inclusion_invalidation                    1
cpu0.timer.dcache.l2cache.bus.bw                            133135
cpu0.timer.dcache.l2cache.bus.main.access                   10459
cpu0.timer.dcache.l2cache.bus.main.read                     10457
cpu0.timer.dcache.l2cache.bus.main.write                    2
cpu0.timer.dcache.l2cache.bus.read                          8390
cpu0.timer.dcache.l2cache.bus.readx                         2107
cpu0.timer.dcache.l2cache.bus.snoop_read                    555
cpu0.timer.dcache.l2cache.bus.snoop_readx                   0
cpu0.timer.dcache.l2cache.bus.update                        10499
cpu0.timer.dcache.l2cache.bus.wait_time_read                425025
cpu0.timer.dcache.l2cache.bus.wait_time_write               75
cpu0.timer.dcache.l2cache.bus.write                         2
cpu0.timer.dcache.l2cache.data_invalidation                 0
cpu0.timer.dcache.l2cache.inclusion_invalidation            0
cpu0.timer.dcache.l2cache.lookup_EXCLUSIVE                  6771
cpu0.timer.dcache.l2cache.lookup_INVALID                    0
cpu0.timer.dcache.l2cache.lookup_MODIFIED                   800
cpu0.timer.dcache.l2cache.lookup_NOT_FOUND                  3869
cpu0.timer.dcache.l2cache.lookup_OWNER                      0
cpu0.timer.dcache.l2cache.lookup_SHARED                     2224
cpu0.timer.dcache.l2cache.read                              13664
cpu0.timer.dcache.l2cache.read_half_miss                    172
cpu0.timer.dcache.l2cache.read_miss                         3869
cpu0.timer.dcache.l2cache.snoop                             4930
cpu0.timer.dcache.l2cache.update_EXCLUSIVE                  220
cpu0.timer.dcache.l2cache.update_INVALID                    0
cpu0.timer.dcache.l2cache.update_MODIFIED                   14370
cpu0.timer.dcache.l2cache.update_NOT_FOUND                  5567
cpu0.timer.dcache.l2cache.update_OWNER                      0
cpu0.timer.dcache.l2cache.update_SHARED                     0
cpu0.timer.dcache.l2cache.write                             16288
cpu0.timer.dcache.l2cache.write_half_miss                   1528
cpu0.timer.dcache.l2cache.write_miss                        1698
cpu0.timer.dcache.l2cache.writeback                         2
cpu0.timer.dcache.lookup_EXCLUSIVE                          6557
cpu0.timer.dcache.lookup_INVALID                            0
cpu0.timer.dcache.lookup_MODIFIED                           16075
cpu0.timer.dcache.lookup_NOT_FOUND                          2011
cpu0.timer.dcache.lookup_OWNER                              0
cpu0.timer.dcache.lookup_SHARED                             769
cpu0.timer.dcache.read                                      25412
cpu0.timer.dcache.read_half_miss                            372
cpu0.timer.dcache.read_miss                                 2011
cpu0.timer.dcache.snoop                                     0
cpu0.timer.dcache.update_EXCLUSIVE                          218
cpu0.timer.dcache.update_INVALID                            0
cpu0.timer.dcache.update_MODIFIED                           11614
cpu0.timer.dcache.update_NOT_FOUND                          6467
cpu0.timer.dcache.update_OWNER                              0
cpu0.timer.dcache.update_SHARED                             0
cpu0.timer.dcache.write                                     16288
cpu0.timer.dcache.write_half_miss                           273
cpu0.timer.dcache.write_miss                                4456
cpu0.timer.dcache.writeback                                 0
cpu0.timer.dtlb.data_invalidation                           0
cpu0.timer.dtlb.inclusion_invalidation                      1
cpu0.timer.dtlb.l2tlb.data_invalidation                     0
cpu0.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu0.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      652
cpu0.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu0.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu0.timer.dtlb.l2tlb.lookup_NOT_FOUND                      278
cpu0.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu0.timer.dtlb.l2tlb.lookup_SHARED                         289
cpu0.timer.dtlb.l2tlb.read                                  1219
cpu0.timer.dtlb.l2tlb.read_half_miss                        0
cpu0.timer.dtlb.l2tlb.read_miss                             278
cpu0.timer.dtlb.l2tlb.snoop                                 287
cpu0.timer.dtlb.l2tlb.tlb_bus.bw                            666
cpu0.timer.dtlb.l2tlb.tlb_bus.main.access                   10459
cpu0.timer.dtlb.l2tlb.tlb_bus.main.read                     10457
cpu0.timer.dtlb.l2tlb.tlb_bus.main.write                    2
cpu0.timer.dtlb.l2tlb.tlb_bus.read                          565
cpu0.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu0.timer.dtlb.l2tlb.tlb_bus.snoop_read                    50
cpu0.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu0.timer.dtlb.l2tlb.tlb_bus.update                        565
cpu0.timer.dtlb.l2tlb.tlb_bus.wait_time_read                16675
cpu0.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu0.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu0.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu0.timer.dtlb.l2tlb.update_INVALID                        0
cpu0.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu0.timer.dtlb.l2tlb.update_NOT_FOUND                      278
cpu0.timer.dtlb.l2tlb.update_OWNER                          0
cpu0.timer.dtlb.l2tlb.update_SHARED                         0
cpu0.timer.dtlb.l2tlb.write                                 0
cpu0.timer.dtlb.l2tlb.write_half_miss                       0
cpu0.timer.dtlb.l2tlb.write_miss                            0
cpu0.timer.dtlb.l2tlb.writeback                             0
cpu0.timer.dtlb.lookup_EXCLUSIVE                            39944
cpu0.timer.dtlb.lookup_INVALID                              0
cpu0.timer.dtlb.lookup_MODIFIED                             0
cpu0.timer.dtlb.lookup_NOT_FOUND                            637
cpu0.timer.dtlb.lookup_OWNER                                0
cpu0.timer.dtlb.lookup_SHARED                               1119
cpu0.timer.dtlb.read                                        41700
cpu0.timer.dtlb.read_half_miss                              1846
cpu0.timer.dtlb.read_miss                                   637
cpu0.timer.dtlb.snoop                                       0
cpu0.timer.dtlb.update_EXCLUSIVE                            0
cpu0.timer.dtlb.update_INVALID                              0
cpu0.timer.dtlb.update_MODIFIED                             0
cpu0.timer.dtlb.update_NOT_FOUND                            637
cpu0.timer.dtlb.update_OWNER                                0
cpu0.timer.dtlb.update_SHARED                               0
cpu0.timer.dtlb.write                                       0
cpu0.timer.dtlb.write_half_miss                             0
cpu0.timer.dtlb.write_miss                                  0
cpu0.timer.dtlb.writeback                                   0
cpu0.timer.fetch_insn                                       184540
cpu0.timer.ftq_full                                         1110387
cpu0.timer.icache.data_invalidation                         0
cpu0.timer.icache.inclusion_invalidation                    0
cpu0.timer.icache.l2cache.bus.bw                            133135
cpu0.timer.icache.l2cache.bus.main.access                   10459
cpu0.timer.icache.l2cache.bus.main.read                     10457
cpu0.timer.icache.l2cache.bus.main.write                    2
cpu0.timer.icache.l2cache.bus.read                          8390
cpu0.timer.icache.l2cache.bus.readx                         2107
cpu0.timer.icache.l2cache.bus.snoop_read                    555
cpu0.timer.icache.l2cache.bus.snoop_readx                   0
cpu0.timer.icache.l2cache.bus.update                        10499
cpu0.timer.icache.l2cache.bus.wait_time_read                425025
cpu0.timer.icache.l2cache.bus.wait_time_write               75
cpu0.timer.icache.l2cache.bus.write                         2
cpu0.timer.icache.l2cache.data_invalidation                 0
cpu0.timer.icache.l2cache.inclusion_invalidation            0
cpu0.timer.icache.l2cache.lookup_EXCLUSIVE                  6771
cpu0.timer.icache.l2cache.lookup_INVALID                    0
cpu0.timer.icache.l2cache.lookup_MODIFIED                   800
cpu0.timer.icache.l2cache.lookup_NOT_FOUND                  3869
cpu0.timer.icache.l2cache.lookup_OWNER                      0
cpu0.timer.icache.l2cache.lookup_SHARED                     2224
cpu0.timer.icache.l2cache.read                              13664
cpu0.timer.icache.l2cache.read_half_miss                    172
cpu0.timer.icache.l2cache.read_miss                         3869
cpu0.timer.icache.l2cache.snoop                             4930
cpu0.timer.icache.l2cache.update_EXCLUSIVE                  220
cpu0.timer.icache.l2cache.update_INVALID                    0
cpu0.timer.icache.l2cache.update_MODIFIED                   14370
cpu0.timer.icache.l2cache.update_NOT_FOUND                  5567
cpu0.timer.icache.l2cache.update_OWNER                      0
cpu0.timer.icache.l2cache.update_SHARED                     0
cpu0.timer.icache.l2cache.write                             16288
cpu0.timer.icache.l2cache.write_half_miss                   1528
cpu0.timer.icache.l2cache.write_miss                        1698
cpu0.timer.icache.l2cache.writeback                         2
cpu0.timer.icache.lookup_EXCLUSIVE                          271447
cpu0.timer.icache.lookup_INVALID                            0
cpu0.timer.icache.lookup_MODIFIED                           0
cpu0.timer.icache.lookup_NOT_FOUND                          11653
cpu0.timer.icache.lookup_OWNER                              0
cpu0.timer.icache.lookup_SHARED                             18327
cpu0.timer.icache.read                                      301427
cpu0.timer.icache.read_half_miss                            0
cpu0.timer.icache.read_miss                                 11653
cpu0.timer.icache.snoop                                     0
cpu0.timer.icache.update_EXCLUSIVE                          0
cpu0.timer.icache.update_INVALID                            0
cpu0.timer.icache.update_MODIFIED                           0
cpu0.timer.icache.update_NOT_FOUND                          11653
cpu0.timer.icache.update_OWNER                              0
cpu0.timer.icache.update_SHARED                             0
cpu0.timer.icache.write                                     0
cpu0.timer.icache.write_half_miss                           0
cpu0.timer.icache.write_miss                                0
cpu0.timer.icache.writeback                                 0
cpu0.timer.instructions                                     98447
cpu0.timer.itlb.data_invalidation                           0
cpu0.timer.itlb.inclusion_invalidation                      3
cpu0.timer.itlb.l2tlb.data_invalidation                     0
cpu0.timer.itlb.l2tlb.inclusion_invalidation                0
cpu0.timer.itlb.l2tlb.lookup_EXCLUSIVE                      652
cpu0.timer.itlb.l2tlb.lookup_INVALID                        0
cpu0.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu0.timer.itlb.l2tlb.lookup_NOT_FOUND                      278
cpu0.timer.itlb.l2tlb.lookup_OWNER                          0
cpu0.timer.itlb.l2tlb.lookup_SHARED                         289
cpu0.timer.itlb.l2tlb.read                                  1219
cpu0.timer.itlb.l2tlb.read_half_miss                        0
cpu0.timer.itlb.l2tlb.read_miss                             278
cpu0.timer.itlb.l2tlb.snoop                                 287
cpu0.timer.itlb.l2tlb.tlb_bus.bw                            666
cpu0.timer.itlb.l2tlb.tlb_bus.main.access                   10459
cpu0.timer.itlb.l2tlb.tlb_bus.main.read                     10457
cpu0.timer.itlb.l2tlb.tlb_bus.main.write                    2
cpu0.timer.itlb.l2tlb.tlb_bus.read                          565
cpu0.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu0.timer.itlb.l2tlb.tlb_bus.snoop_read                    50
cpu0.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu0.timer.itlb.l2tlb.tlb_bus.update                        565
cpu0.timer.itlb.l2tlb.tlb_bus.wait_time_read                16675
cpu0.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu0.timer.itlb.l2tlb.tlb_bus.write                         0
cpu0.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu0.timer.itlb.l2tlb.update_INVALID                        0
cpu0.timer.itlb.l2tlb.update_MODIFIED                       0
cpu0.timer.itlb.l2tlb.update_NOT_FOUND                      278
cpu0.timer.itlb.l2tlb.update_OWNER                          0
cpu0.timer.itlb.l2tlb.update_SHARED                         0
cpu0.timer.itlb.l2tlb.write                                 0
cpu0.timer.itlb.l2tlb.write_half_miss                       0
cpu0.timer.itlb.l2tlb.write_miss                            0
cpu0.timer.itlb.l2tlb.writeback                             0
cpu0.timer.itlb.lookup_EXCLUSIVE                            230755
cpu0.timer.itlb.lookup_INVALID                              0
cpu0.timer.itlb.lookup_MODIFIED                             0
cpu0.timer.itlb.lookup_NOT_FOUND                            582
cpu0.timer.itlb.lookup_OWNER                                0
cpu0.timer.itlb.lookup_SHARED                               70090
cpu0.timer.itlb.read                                        301427
cpu0.timer.itlb.read_half_miss                              0
cpu0.timer.itlb.read_miss                                   582
cpu0.timer.itlb.snoop                                       0
cpu0.timer.itlb.update_EXCLUSIVE                            0
cpu0.timer.itlb.update_INVALID                              0
cpu0.timer.itlb.update_MODIFIED                             0
cpu0.timer.itlb.update_NOT_FOUND                            582
cpu0.timer.itlb.update_OWNER                                0
cpu0.timer.itlb.update_SHARED                               0
cpu0.timer.itlb.write                                       0
cpu0.timer.itlb.write_half_miss                             0
cpu0.timer.itlb.write_miss                                  0
cpu0.timer.itlb.writeback                                   0
cpu0.timer.non_branches                                     81911
cpu0.timer.non_branches_miss                                2486
cpu0.timer.prefetch_count                                   0
cpu0.timer.ret_count                                        2608
cpu0.timer.ret_miss                                         83
cpu0.timer.twolev.lookup                                    43523
cpu0.timer.twolev.misses                                    2343
cpu0.timer.twolev.reset                                     5464
cpu0.timer.twolev.update                                    9574
cpu0.timer.uncond_count                                     1758
cpu0.timer.uncond_miss                                      391
cpu0.timer.window_full                                      215921
cpu0.trace_cache_size                                       0
cpu0.valid_translation_bytes                                18446744073680594956
cpu0.write_mmios                                            0
cpu0.write_pios                                             0
cpu1.cycles                                                 99999
cpu1.haltcount                                              99999
cpu1.hb_ATC_flush                                           0
cpu1.hb_CR3_different                                       0
cpu1.hb_CR3_equal                                           0
cpu1.hb_ev_Exception                                        0
cpu1.hb_ev_HW_interrupt                                     0
cpu1.hb_ev_SW_interrupt                                     0
cpu1.idlecount                                              99999
cpu1.instcount                                              0
cpu1.invalid_translation_bytes                              0
cpu1.iocount                                                0
cpu1.metadata_bytes                                         0
cpu1.other_exceptions                                       6545
cpu1.plain_invalidations                                    0
cpu1.range_invalidations                                    0
cpu1.read_mmios                                             0
cpu1.read_pios                                              0
cpu1.segv_exceptions                                        0
cpu1.timer.bpred_used                                       0
cpu1.timer.btb.lookup                                       0
cpu1.timer.btb.miss                                         0
cpu1.timer.btb.pseudohit                                    0
cpu1.timer.btb.update                                       0
cpu1.timer.call_count                                       0
cpu1.timer.call_miss                                        0
cpu1.timer.commit_insn                                      0
cpu1.timer.cond_count                                       0
cpu1.timer.cond_miss                                        0
cpu1.timer.cycles                                           1217738
cpu1.timer.dcache.data_invalidation                         0
cpu1.timer.dcache.inclusion_invalidation                    0
cpu1.timer.dcache.l2cache.bus.bw                            133135
cpu1.timer.dcache.l2cache.bus.main.access                   10459
cpu1.timer.dcache.l2cache.bus.main.read                     10457
cpu1.timer.dcache.l2cache.bus.main.write                    2
cpu1.timer.dcache.l2cache.bus.read                          8390
cpu1.timer.dcache.l2cache.bus.readx                         2107
cpu1.timer.dcache.l2cache.bus.snoop_read                    555
cpu1.timer.dcache.l2cache.bus.snoop_readx                   0
cpu1.timer.dcache.l2cache.bus.update                        10499
cpu1.timer.dcache.l2cache.bus.wait_time_read                425025
cpu1.timer.dcache.l2cache.bus.wait_time_write               75
cpu1.timer.dcache.l2cache.bus.write                         2
cpu1.timer.dcache.l2cache.data_invalidation                 0
cpu1.timer.dcache.l2cache.inclusion_invalidation            0
cpu1.timer.dcache.l2cache.lookup_EXCLUSIVE                  0
cpu1.timer.dcache.l2cache.lookup_INVALID                    0
cpu1.timer.dcache.l2cache.lookup_MODIFIED                   0
cpu1.timer.dcache.l2cache.lookup_NOT_FOUND                  0
cpu1.timer.dcache.l2cache.lookup_OWNER                      0
cpu1.timer.dcache.l2cache.lookup_SHARED                     0
cpu1.timer.dcache.l2cache.read                              0
cpu1.timer.dcache.l2cache.read_half_miss                    0
cpu1.timer.dcache.l2cache.read_miss                         0
cpu1.timer.dcache.l2cache.snoop                             10499
cpu1.timer.dcache.l2cache.update_EXCLUSIVE                  0
cpu1.timer.dcache.l2cache.update_INVALID                    0
cpu1.timer.dcache.l2cache.update_MODIFIED                   0
cpu1.timer.dcache.l2cache.update_NOT_FOUND                  0
cpu1.timer.dcache.l2cache.update_OWNER                      0
cpu1.timer.dcache.l2cache.update_SHARED                     0
cpu1.timer.dcache.l2cache.write                             0
cpu1.timer.dcache.l2cache.write_half_miss                   0
cpu1.timer.dcache.l2cache.write_miss                        0
cpu1.timer.dcache.l2cache.writeback                         0
cpu1.timer.dcache.lookup_EXCLUSIVE                          0
cpu1.timer.dcache.lookup_INVALID                            0
cpu1.timer.dcache.lookup_MODIFIED                           0
cpu1.timer.dcache.lookup_NOT_FOUND                          0
cpu1.timer.dcache.lookup_OWNER                              0
cpu1.timer.dcache.lookup_SHARED                             0
cpu1.timer.dcache.read                                      0
cpu1.timer.dcache.read_half_miss                            0
cpu1.timer.dcache.read_miss                                 0
cpu1.timer.dcache.snoop                                     0
cpu1.timer.dcache.update_EXCLUSIVE                          0
cpu1.timer.dcache.update_INVALID                            0
cpu1.timer.dcache.update_MODIFIED                           0
cpu1.timer.dcache.update_NOT_FOUND                          0
cpu1.timer.dcache.update_OWNER                              0
cpu1.timer.dcache.update_SHARED                             0
cpu1.timer.dcache.write                                     0
cpu1.timer.dcache.write_half_miss                           0
cpu1.timer.dcache.write_miss                                0
cpu1.timer.dcache.writeback                                 0
cpu1.timer.dtlb.data_invalidation                           0
cpu1.timer.dtlb.inclusion_invalidation                      0
cpu1.timer.dtlb.l2tlb.data_invalidation                     0
cpu1.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu1.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      0
cpu1.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu1.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu1.timer.dtlb.l2tlb.lookup_NOT_FOUND                      0
cpu1.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu1.timer.dtlb.l2tlb.lookup_SHARED                         0
cpu1.timer.dtlb.l2tlb.read                                  0
cpu1.timer.dtlb.l2tlb.read_half_miss                        0
cpu1.timer.dtlb.l2tlb.read_miss                             0
cpu1.timer.dtlb.l2tlb.snoop                                 565
cpu1.timer.dtlb.l2tlb.tlb_bus.bw                            666
cpu1.timer.dtlb.l2tlb.tlb_bus.main.access                   10459
cpu1.timer.dtlb.l2tlb.tlb_bus.main.read                     10457
cpu1.timer.dtlb.l2tlb.tlb_bus.main.write                    2
cpu1.timer.dtlb.l2tlb.tlb_bus.read                          565
cpu1.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu1.timer.dtlb.l2tlb.tlb_bus.snoop_read                    50
cpu1.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu1.timer.dtlb.l2tlb.tlb_bus.update                        565
cpu1.timer.dtlb.l2tlb.tlb_bus.wait_time_read                16675
cpu1.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu1.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu1.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu1.timer.dtlb.l2tlb.update_INVALID                        0
cpu1.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu1.timer.dtlb.l2tlb.update_NOT_FOUND                      0
cpu1.timer.dtlb.l2tlb.update_OWNER                          0
cpu1.timer.dtlb.l2tlb.update_SHARED                         0
cpu1.timer.dtlb.l2tlb.write                                 0
cpu1.timer.dtlb.l2tlb.write_half_miss                       0
cpu1.timer.dtlb.l2tlb.write_miss                            0
cpu1.timer.dtlb.l2tlb.writeback                             0
cpu1.timer.dtlb.lookup_EXCLUSIVE                            0
cpu1.timer.dtlb.lookup_INVALID                              0
cpu1.timer.dtlb.lookup_MODIFIED                             0
cpu1.timer.dtlb.lookup_NOT_FOUND                            0
cpu1.timer.dtlb.lookup_OWNER                                0
cpu1.timer.dtlb.lookup_SHARED                               0
cpu1.timer.dtlb.read                                        0
cpu1.timer.dtlb.read_half_miss                              0
cpu1.timer.dtlb.read_miss                                   0
cpu1.timer.dtlb.snoop                                       0
cpu1.timer.dtlb.update_EXCLUSIVE                            0
cpu1.timer.dtlb.update_INVALID                              0
cpu1.timer.dtlb.update_MODIFIED                             0
cpu1.timer.dtlb.update_NOT_FOUND                            0
cpu1.timer.dtlb.update_OWNER                                0
cpu1.timer.dtlb.update_SHARED                               0
cpu1.timer.dtlb.write                                       0
cpu1.timer.dtlb.write_half_miss                             0
cpu1.timer.dtlb.write_miss                                  0
cpu1.timer.dtlb.writeback                                   0
cpu1.timer.fetch_insn                                       0
cpu1.timer.ftq_full                                         0
cpu1.timer.icache.data_invalidation                         0
cpu1.timer.icache.inclusion_invalidation                    0
cpu1.timer.icache.l2cache.bus.bw                            133135
cpu1.timer.icache.l2cache.bus.main.access                   10459
cpu1.timer.icache.l2cache.bus.main.read                     10457
cpu1.timer.icache.l2cache.bus.main.write                    2
cpu1.timer.icache.l2cache.bus.read                          8390
cpu1.timer.icache.l2cache.bus.readx                         2107
cpu1.timer.icache.l2cache.bus.snoop_read                    555
cpu1.timer.icache.l2cache.bus.snoop_readx                   0
cpu1.timer.icache.l2cache.bus.update                        10499
cpu1.timer.icache.l2cache.bus.wait_time_read                425025
cpu1.timer.icache.l2cache.bus.wait_time_write               75
cpu1.timer.icache.l2cache.bus.write                         2
cpu1.timer.icache.l2cache.data_invalidation                 0
cpu1.timer.icache.l2cache.inclusion_invalidation            0
cpu1.timer.icache.l2cache.lookup_EXCLUSIVE                  0
cpu1.timer.icache.l2cache.lookup_INVALID                    0
cpu1.timer.icache.l2cache.lookup_MODIFIED                   0
cpu1.timer.icache.l2cache.lookup_NOT_FOUND                  0
cpu1.timer.icache.l2cache.lookup_OWNER                      0
cpu1.timer.icache.l2cache.lookup_SHARED                     0
cpu1.timer.icache.l2cache.read                              0
cpu1.timer.icache.l2cache.read_half_miss                    0
cpu1.timer.icache.l2cache.read_miss                         0
cpu1.timer.icache.l2cache.snoop                             10499
cpu1.timer.icache.l2cache.update_EXCLUSIVE                  0
cpu1.timer.icache.l2cache.update_INVALID                    0
cpu1.timer.icache.l2cache.update_MODIFIED                   0
cpu1.timer.icache.l2cache.update_NOT_FOUND                  0
cpu1.timer.icache.l2cache.update_OWNER                      0
cpu1.timer.icache.l2cache.update_SHARED                     0
cpu1.timer.icache.l2cache.write                             0
cpu1.timer.icache.l2cache.write_half_miss                   0
cpu1.timer.icache.l2cache.write_miss                        0
cpu1.timer.icache.l2cache.writeback                         0
cpu1.timer.icache.lookup_EXCLUSIVE                          0
cpu1.timer.icache.lookup_INVALID                            0
cpu1.timer.icache.lookup_MODIFIED                           0
cpu1.timer.icache.lookup_NOT_FOUND                          0
cpu1.timer.icache.lookup_OWNER                              0
cpu1.timer.icache.lookup_SHARED                             0
cpu1.timer.icache.read                                      0
cpu1.timer.icache.read_half_miss                            0
cpu1.timer.icache.read_miss                                 0
cpu1.timer.icache.snoop                                     0
cpu1.timer.icache.update_EXCLUSIVE                          0
cpu1.timer.icache.update_INVALID                            0
cpu1.timer.icache.update_MODIFIED                           0
cpu1.timer.icache.update_NOT_FOUND                          0
cpu1.timer.icache.update_OWNER                              0
cpu1.timer.icache.update_SHARED                             0
cpu1.timer.icache.write                                     0
cpu1.timer.icache.write_half_miss                           0
cpu1.timer.icache.write_miss                                0
cpu1.timer.icache.writeback                                 0
cpu1.timer.instructions                                     0
cpu1.timer.itlb.data_invalidation                           0
cpu1.timer.itlb.inclusion_invalidation                      0
cpu1.timer.itlb.l2tlb.data_invalidation                     0
cpu1.timer.itlb.l2tlb.inclusion_invalidation                0
cpu1.timer.itlb.l2tlb.lookup_EXCLUSIVE                      0
cpu1.timer.itlb.l2tlb.lookup_INVALID                        0
cpu1.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu1.timer.itlb.l2tlb.lookup_NOT_FOUND                      0
cpu1.timer.itlb.l2tlb.lookup_OWNER                          0
cpu1.timer.itlb.l2tlb.lookup_SHARED                         0
cpu1.timer.itlb.l2tlb.read                                  0
cpu1.timer.itlb.l2tlb.read_half_miss                        0
cpu1.timer.itlb.l2tlb.read_miss                             0
cpu1.timer.itlb.l2tlb.snoop                                 565
cpu1.timer.itlb.l2tlb.tlb_bus.bw                            666
cpu1.timer.itlb.l2tlb.tlb_bus.main.access                   10459
cpu1.timer.itlb.l2tlb.tlb_bus.main.read                     10457
cpu1.timer.itlb.l2tlb.tlb_bus.main.write                    2
cpu1.timer.itlb.l2tlb.tlb_bus.read                          565
cpu1.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu1.timer.itlb.l2tlb.tlb_bus.snoop_read                    50
cpu1.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu1.timer.itlb.l2tlb.tlb_bus.update                        565
cpu1.timer.itlb.l2tlb.tlb_bus.wait_time_read                16675
cpu1.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu1.timer.itlb.l2tlb.tlb_bus.write                         0
cpu1.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu1.timer.itlb.l2tlb.update_INVALID                        0
cpu1.timer.itlb.l2tlb.update_MODIFIED                       0
cpu1.timer.itlb.l2tlb.update_NOT_FOUND                      0
cpu1.timer.itlb.l2tlb.update_OWNER                          0
cpu1.timer.itlb.l2tlb.update_SHARED                         0
cpu1.timer.itlb.l2tlb.write                                 0
cpu1.timer.itlb.l2tlb.write_half_miss                       0
cpu1.timer.itlb.l2tlb.write_miss                            0
cpu1.timer.itlb.l2tlb.writeback                             0
cpu1.timer.itlb.lookup_EXCLUSIVE                            0
cpu1.timer.itlb.lookup_INVALID                              0
cpu1.timer.itlb.lookup_MODIFIED                             0
cpu1.timer.itlb.lookup_NOT_FOUND                            0
cpu1.timer.itlb.lookup_OWNER                                0
cpu1.timer.itlb.lookup_SHARED                               0
cpu1.timer.itlb.read                                        0
cpu1.timer.itlb.read_half_miss                              0
cpu1.timer.itlb.read_miss                                   0
cpu1.timer.itlb.snoop                                       0
cpu1.timer.itlb.update_EXCLUSIVE                            0
cpu1.timer.itlb.update_INVALID                              0
cpu1.timer.itlb.update_MODIFIED                             0
cpu1.timer.itlb.update_NOT_FOUND                            0
cpu1.timer.itlb.update_OWNER                                0
cpu1.timer.itlb.update_SHARED                               0
cpu1.timer.itlb.write                                       0
cpu1.timer.itlb.write_half_miss                             0
cpu1.timer.itlb.write_miss                                  0
cpu1.timer.itlb.writeback                                   0
cpu1.timer.non_branches                                     0
cpu1.timer.non_branches_miss                                0
cpu1.timer.prefetch_count                                   0
cpu1.timer.ret_count                                        0
cpu1.timer.ret_miss                                         0
cpu1.timer.twolev.lookup                                    0
cpu1.timer.twolev.misses                                    0
cpu1.timer.twolev.reset                                     0
cpu1.timer.twolev.update                                    0
cpu1.timer.uncond_count                                     0
cpu1.timer.uncond_miss                                      0
cpu1.timer.window_full                                      0
cpu1.trace_cache_size                                       0
cpu1.valid_translation_bytes                                0
cpu1.write_mmios                                            0
cpu1.write_pios                                             0
cpu2.cycles                                                 99999
cpu2.haltcount                                              99999
cpu2.hb_ATC_flush                                           0
cpu2.hb_CR3_different                                       0
cpu2.hb_CR3_equal                                           0
cpu2.hb_ev_Exception                                        0
cpu2.hb_ev_HW_interrupt                                     0
cpu2.hb_ev_SW_interrupt                                     0
cpu2.idlecount                                              99999
cpu2.instcount                                              0
cpu2.invalid_translation_bytes                              0
cpu2.iocount                                                0
cpu2.metadata_bytes                                         0
cpu2.other_exceptions                                       6545
cpu2.plain_invalidations                                    0
cpu2.range_invalidations                                    0
cpu2.read_mmios                                             0
cpu2.read_pios                                              0
cpu2.segv_exceptions                                        0
cpu2.timer.bpred_used                                       0
cpu2.timer.btb.lookup                                       0
cpu2.timer.btb.miss                                         0
cpu2.timer.btb.pseudohit                                    0
cpu2.timer.btb.update                                       0
cpu2.timer.call_count                                       0
cpu2.timer.call_miss                                        0
cpu2.timer.commit_insn                                      0
cpu2.timer.cond_count                                       0
cpu2.timer.cond_miss                                        0
cpu2.timer.cycles                                           1217738
cpu2.timer.dcache.data_invalidation                         0
cpu2.timer.dcache.inclusion_invalidation                    0
cpu2.timer.dcache.l2cache.bus.bw                            133135
cpu2.timer.dcache.l2cache.bus.main.access                   10459
cpu2.timer.dcache.l2cache.bus.main.read                     10457
cpu2.timer.dcache.l2cache.bus.main.write                    2
cpu2.timer.dcache.l2cache.bus.read                          8390
cpu2.timer.dcache.l2cache.bus.readx                         2107
cpu2.timer.dcache.l2cache.bus.snoop_read                    555
cpu2.timer.dcache.l2cache.bus.snoop_readx                   0
cpu2.timer.dcache.l2cache.bus.update                        10499
cpu2.timer.dcache.l2cache.bus.wait_time_read                425025
cpu2.timer.dcache.l2cache.bus.wait_time_write               75
cpu2.timer.dcache.l2cache.bus.write                         2
cpu2.timer.dcache.l2cache.data_invalidation                 0
cpu2.timer.dcache.l2cache.inclusion_invalidation            0
cpu2.timer.dcache.l2cache.lookup_EXCLUSIVE                  0
cpu2.timer.dcache.l2cache.lookup_INVALID                    0
cpu2.timer.dcache.l2cache.lookup_MODIFIED                   0
cpu2.timer.dcache.l2cache.lookup_NOT_FOUND                  0
cpu2.timer.dcache.l2cache.lookup_OWNER                      0
cpu2.timer.dcache.l2cache.lookup_SHARED                     0
cpu2.timer.dcache.l2cache.read                              0
cpu2.timer.dcache.l2cache.read_half_miss                    0
cpu2.timer.dcache.l2cache.read_miss                         0
cpu2.timer.dcache.l2cache.snoop                             10499
cpu2.timer.dcache.l2cache.update_EXCLUSIVE                  0
cpu2.timer.dcache.l2cache.update_INVALID                    0
cpu2.timer.dcache.l2cache.update_MODIFIED                   0
cpu2.timer.dcache.l2cache.update_NOT_FOUND                  0
cpu2.timer.dcache.l2cache.update_OWNER                      0
cpu2.timer.dcache.l2cache.update_SHARED                     0
cpu2.timer.dcache.l2cache.write                             0
cpu2.timer.dcache.l2cache.write_half_miss                   0
cpu2.timer.dcache.l2cache.write_miss                        0
cpu2.timer.dcache.l2cache.writeback                         0
cpu2.timer.dcache.lookup_EXCLUSIVE                          0
cpu2.timer.dcache.lookup_INVALID                            0
cpu2.timer.dcache.lookup_MODIFIED                           0
cpu2.timer.dcache.lookup_NOT_FOUND                          0
cpu2.timer.dcache.lookup_OWNER                              0
cpu2.timer.dcache.lookup_SHARED                             0
cpu2.timer.dcache.read                                      0
cpu2.timer.dcache.read_half_miss                            0
cpu2.timer.dcache.read_miss                                 0
cpu2.timer.dcache.snoop                                     0
cpu2.timer.dcache.update_EXCLUSIVE                          0
cpu2.timer.dcache.update_INVALID                            0
cpu2.timer.dcache.update_MODIFIED                           0
cpu2.timer.dcache.update_NOT_FOUND                          0
cpu2.timer.dcache.update_OWNER                              0
cpu2.timer.dcache.update_SHARED                             0
cpu2.timer.dcache.write                                     0
cpu2.timer.dcache.write_half_miss                           0
cpu2.timer.dcache.write_miss                                0
cpu2.timer.dcache.writeback                                 0
cpu2.timer.dtlb.data_invalidation                           0
cpu2.timer.dtlb.inclusion_invalidation                      0
cpu2.timer.dtlb.l2tlb.data_invalidation                     0
cpu2.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu2.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      0
cpu2.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu2.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu2.timer.dtlb.l2tlb.lookup_NOT_FOUND                      0
cpu2.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu2.timer.dtlb.l2tlb.lookup_SHARED                         0
cpu2.timer.dtlb.l2tlb.read                                  0
cpu2.timer.dtlb.l2tlb.read_half_miss                        0
cpu2.timer.dtlb.l2tlb.read_miss                             0
cpu2.timer.dtlb.l2tlb.snoop                                 565
cpu2.timer.dtlb.l2tlb.tlb_bus.bw                            666
cpu2.timer.dtlb.l2tlb.tlb_bus.main.access                   10459
cpu2.timer.dtlb.l2tlb.tlb_bus.main.read                     10457
cpu2.timer.dtlb.l2tlb.tlb_bus.main.write                    2
cpu2.timer.dtlb.l2tlb.tlb_bus.read                          565
cpu2.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu2.timer.dtlb.l2tlb.tlb_bus.snoop_read                    50
cpu2.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu2.timer.dtlb.l2tlb.tlb_bus.update                        565
cpu2.timer.dtlb.l2tlb.tlb_bus.wait_time_read                16675
cpu2.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu2.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu2.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu2.timer.dtlb.l2tlb.update_INVALID                        0
cpu2.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu2.timer.dtlb.l2tlb.update_NOT_FOUND                      0
cpu2.timer.dtlb.l2tlb.update_OWNER                          0
cpu2.timer.dtlb.l2tlb.update_SHARED                         0
cpu2.timer.dtlb.l2tlb.write                                 0
cpu2.timer.dtlb.l2tlb.write_half_miss                       0
cpu2.timer.dtlb.l2tlb.write_miss                            0
cpu2.timer.dtlb.l2tlb.writeback                             0
cpu2.timer.dtlb.lookup_EXCLUSIVE                            0
cpu2.timer.dtlb.lookup_INVALID                              0
cpu2.timer.dtlb.lookup_MODIFIED                             0
cpu2.timer.dtlb.lookup_NOT_FOUND                            0
cpu2.timer.dtlb.lookup_OWNER                                0
cpu2.timer.dtlb.lookup_SHARED                               0
cpu2.timer.dtlb.read                                        0
cpu2.timer.dtlb.read_half_miss                              0
cpu2.timer.dtlb.read_miss                                   0
cpu2.timer.dtlb.snoop                                       0
cpu2.timer.dtlb.update_EXCLUSIVE                            0
cpu2.timer.dtlb.update_INVALID                              0
cpu2.timer.dtlb.update_MODIFIED                             0
cpu2.timer.dtlb.update_NOT_FOUND                            0
cpu2.timer.dtlb.update_OWNER                                0
cpu2.timer.dtlb.update_SHARED                               0
cpu2.timer.dtlb.write                                       0
cpu2.timer.dtlb.write_half_miss                             0
cpu2.timer.dtlb.write_miss                                  0
cpu2.timer.dtlb.writeback                                   0
cpu2.timer.fetch_insn                                       0
cpu2.timer.ftq_full                                         0
cpu2.timer.icache.data_invalidation                         0
cpu2.timer.icache.inclusion_invalidation                    0
cpu2.timer.icache.l2cache.bus.bw                            133135
cpu2.timer.icache.l2cache.bus.main.access                   10459
cpu2.timer.icache.l2cache.bus.main.read                     10457
cpu2.timer.icache.l2cache.bus.main.write                    2
cpu2.timer.icache.l2cache.bus.read                          8390
cpu2.timer.icache.l2cache.bus.readx                         2107
cpu2.timer.icache.l2cache.bus.snoop_read                    555
cpu2.timer.icache.l2cache.bus.snoop_readx                   0
cpu2.timer.icache.l2cache.bus.update                        10499
cpu2.timer.icache.l2cache.bus.wait_time_read                425025
cpu2.timer.icache.l2cache.bus.wait_time_write               75
cpu2.timer.icache.l2cache.bus.write                         2
cpu2.timer.icache.l2cache.data_invalidation                 0
cpu2.timer.icache.l2cache.inclusion_invalidation            0
cpu2.timer.icache.l2cache.lookup_EXCLUSIVE                  0
cpu2.timer.icache.l2cache.lookup_INVALID                    0
cpu2.timer.icache.l2cache.lookup_MODIFIED                   0
cpu2.timer.icache.l2cache.lookup_NOT_FOUND                  0
cpu2.timer.icache.l2cache.lookup_OWNER                      0
cpu2.timer.icache.l2cache.lookup_SHARED                     0
cpu2.timer.icache.l2cache.read                              0
cpu2.timer.icache.l2cache.read_half_miss                    0
cpu2.timer.icache.l2cache.read_miss                         0
cpu2.timer.icache.l2cache.snoop                             10499
cpu2.timer.icache.l2cache.update_EXCLUSIVE                  0
cpu2.timer.icache.l2cache.update_INVALID                    0
cpu2.timer.icache.l2cache.update_MODIFIED                   0
cpu2.timer.icache.l2cache.update_NOT_FOUND                  0
cpu2.timer.icache.l2cache.update_OWNER                      0
cpu2.timer.icache.l2cache.update_SHARED                     0
cpu2.timer.icache.l2cache.write                             0
cpu2.timer.icache.l2cache.write_half_miss                   0
cpu2.timer.icache.l2cache.write_miss                        0
cpu2.timer.icache.l2cache.writeback                         0
cpu2.timer.icache.lookup_EXCLUSIVE                          0
cpu2.timer.icache.lookup_INVALID                            0
cpu2.timer.icache.lookup_MODIFIED                           0
cpu2.timer.icache.lookup_NOT_FOUND                          0
cpu2.timer.icache.lookup_OWNER                              0
cpu2.timer.icache.lookup_SHARED                             0
cpu2.timer.icache.read                                      0
cpu2.timer.icache.read_half_miss                            0
cpu2.timer.icache.read_miss                                 0
cpu2.timer.icache.snoop                                     0
cpu2.timer.icache.update_EXCLUSIVE                          0
cpu2.timer.icache.update_INVALID                            0
cpu2.timer.icache.update_MODIFIED                           0
cpu2.timer.icache.update_NOT_FOUND                          0
cpu2.timer.icache.update_OWNER                              0
cpu2.timer.icache.update_SHARED                             0
cpu2.timer.icache.write                                     0
cpu2.timer.icache.write_half_miss                           0
cpu2.timer.icache.write_miss                                0
cpu2.timer.icache.writeback                                 0
cpu2.timer.instructions                                     0
cpu2.timer.itlb.data_invalidation                           0
cpu2.timer.itlb.inclusion_invalidation                      0
cpu2.timer.itlb.l2tlb.data_invalidation                     0
cpu2.timer.itlb.l2tlb.inclusion_invalidation                0
cpu2.timer.itlb.l2tlb.lookup_EXCLUSIVE                      0
cpu2.timer.itlb.l2tlb.lookup_INVALID                        0
cpu2.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu2.timer.itlb.l2tlb.lookup_NOT_FOUND                      0
cpu2.timer.itlb.l2tlb.lookup_OWNER                          0
cpu2.timer.itlb.l2tlb.lookup_SHARED                         0
cpu2.timer.itlb.l2tlb.read                                  0
cpu2.timer.itlb.l2tlb.read_half_miss                        0
cpu2.timer.itlb.l2tlb.read_miss                             0
cpu2.timer.itlb.l2tlb.snoop                                 565
cpu2.timer.itlb.l2tlb.tlb_bus.bw                            666
cpu2.timer.itlb.l2tlb.tlb_bus.main.access                   10459
cpu2.timer.itlb.l2tlb.tlb_bus.main.read                     10457
cpu2.timer.itlb.l2tlb.tlb_bus.main.write                    2
cpu2.timer.itlb.l2tlb.tlb_bus.read                          565
cpu2.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu2.timer.itlb.l2tlb.tlb_bus.snoop_read                    50
cpu2.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu2.timer.itlb.l2tlb.tlb_bus.update                        565
cpu2.timer.itlb.l2tlb.tlb_bus.wait_time_read                16675
cpu2.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu2.timer.itlb.l2tlb.tlb_bus.write                         0
cpu2.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu2.timer.itlb.l2tlb.update_INVALID                        0
cpu2.timer.itlb.l2tlb.update_MODIFIED                       0
cpu2.timer.itlb.l2tlb.update_NOT_FOUND                      0
cpu2.timer.itlb.l2tlb.update_OWNER                          0
cpu2.timer.itlb.l2tlb.update_SHARED                         0
cpu2.timer.itlb.l2tlb.write                                 0
cpu2.timer.itlb.l2tlb.write_half_miss                       0
cpu2.timer.itlb.l2tlb.write_miss                            0
cpu2.timer.itlb.l2tlb.writeback                             0
cpu2.timer.itlb.lookup_EXCLUSIVE                            0
cpu2.timer.itlb.lookup_INVALID                              0
cpu2.timer.itlb.lookup_MODIFIED                             0
cpu2.timer.itlb.lookup_NOT_FOUND                            0
cpu2.timer.itlb.lookup_OWNER                                0
cpu2.timer.itlb.lookup_SHARED                               0
cpu2.timer.itlb.read                                        0
cpu2.timer.itlb.read_half_miss                              0
cpu2.timer.itlb.read_miss                                   0
cpu2.timer.itlb.snoop                                       0
cpu2.timer.itlb.update_EXCLUSIVE                            0
cpu2.timer.itlb.update_INVALID                              0
cpu2.timer.itlb.update_MODIFIED                             0
cpu2.timer.itlb.update_NOT_FOUND                            0
cpu2.timer.itlb.update_OWNER                                0
cpu2.timer.itlb.update_SHARED                               0
cpu2.timer.itlb.write                                       0
cpu2.timer.itlb.write_half_miss                             0
cpu2.timer.itlb.write_miss                                  0
cpu2.timer.itlb.writeback                                   0
cpu2.timer.non_branches                                     0
cpu2.timer.non_branches_miss                                0
cpu2.timer.prefetch_count                                   0
cpu2.timer.ret_count                                        0
cpu2.timer.ret_miss                                         0
cpu2.timer.twolev.lookup                                    0
cpu2.timer.twolev.misses                                    0
cpu2.timer.twolev.reset                                     0
cpu2.timer.twolev.update                                    0
cpu2.timer.uncond_count                                     0
cpu2.timer.uncond_miss                                      0
cpu2.timer.window_full                                      0
cpu2.trace_cache_size                                       0
cpu2.valid_translation_bytes                                0
cpu2.write_mmios                                            0
cpu2.write_pios                                             0
cpu3.cycles                                                 99999
cpu3.haltcount                                              0
cpu3.hb_ATC_flush                                           0
cpu3.hb_CR3_different                                       0
cpu3.hb_CR3_equal                                           0
cpu3.hb_ev_Exception                                        0
cpu3.hb_ev_HW_interrupt                                     0
cpu3.hb_ev_SW_interrupt                                     0
cpu3.idlecount                                              0
cpu3.instcount                                              99999
cpu3.invalid_translation_bytes                              0
cpu3.iocount                                                0
cpu3.metadata_bytes                                         18446744073689609776
cpu3.other_exceptions                                       6545
cpu3.plain_invalidations                                    0
cpu3.range_invalidations                                    0
cpu3.read_mmios                                             0
cpu3.read_pios                                              0
cpu3.segv_exceptions                                        0
cpu3.timer.bpred_used                                       62374
cpu3.timer.btb.lookup                                       55367
cpu3.timer.btb.miss                                         26903
cpu3.timer.btb.pseudohit                                    28447
cpu3.timer.btb.update                                       11568
cpu3.timer.call_count                                       2435
cpu3.timer.call_miss                                        330
cpu3.timer.commit_insn                                      99836
cpu3.timer.cond_count                                       8077
cpu3.timer.cond_miss                                        2809
cpu3.timer.cycles                                           1217738
cpu3.timer.dcache.data_invalidation                         0
cpu3.timer.dcache.inclusion_invalidation                    0
cpu3.timer.dcache.l2cache.bus.bw                            133135
cpu3.timer.dcache.l2cache.bus.main.access                   10459
cpu3.timer.dcache.l2cache.bus.main.read                     10457
cpu3.timer.dcache.l2cache.bus.main.write                    2
cpu3.timer.dcache.l2cache.bus.read                          8390
cpu3.timer.dcache.l2cache.bus.readx                         2107
cpu3.timer.dcache.l2cache.bus.snoop_read                    555
cpu3.timer.dcache.l2cache.bus.snoop_readx                   0
cpu3.timer.dcache.l2cache.bus.update                        10499
cpu3.timer.dcache.l2cache.bus.wait_time_read                425025
cpu3.timer.dcache.l2cache.bus.wait_time_write               75
cpu3.timer.dcache.l2cache.bus.write                         2
cpu3.timer.dcache.l2cache.data_invalidation                 0
cpu3.timer.dcache.l2cache.inclusion_invalidation            0
cpu3.timer.dcache.l2cache.lookup_EXCLUSIVE                  2136
cpu3.timer.dcache.l2cache.lookup_INVALID                    0
cpu3.timer.dcache.l2cache.lookup_MODIFIED                   652
cpu3.timer.dcache.l2cache.lookup_NOT_FOUND                  4521
cpu3.timer.dcache.l2cache.lookup_OWNER                      0
cpu3.timer.dcache.l2cache.lookup_SHARED                     210
cpu3.timer.dcache.l2cache.read                              7519
cpu3.timer.dcache.l2cache.read_half_miss                    43
cpu3.timer.dcache.l2cache.read_miss                         4521
cpu3.timer.dcache.l2cache.snoop                             5569
cpu3.timer.dcache.l2cache.update_EXCLUSIVE                  573
cpu3.timer.dcache.l2cache.update_INVALID                    0
cpu3.timer.dcache.l2cache.update_MODIFIED                   13324
cpu3.timer.dcache.l2cache.update_NOT_FOUND                  4930
cpu3.timer.dcache.l2cache.update_OWNER                      0
cpu3.timer.dcache.l2cache.update_SHARED                     0
cpu3.timer.dcache.l2cache.write                             14306
cpu3.timer.dcache.l2cache.write_half_miss                   319
cpu3.timer.dcache.l2cache.write_miss                        409
cpu3.timer.dcache.l2cache.writeback                         0
cpu3.timer.dcache.lookup_EXCLUSIVE                          7350
cpu3.timer.dcache.lookup_INVALID                            0
cpu3.timer.dcache.lookup_MODIFIED                           16450
cpu3.timer.dcache.lookup_NOT_FOUND                          2539
cpu3.timer.dcache.lookup_OWNER                              0
cpu3.timer.dcache.lookup_SHARED                             1800
cpu3.timer.dcache.read                                      28139
cpu3.timer.dcache.read_half_miss                            1050
cpu3.timer.dcache.read_miss                                 2539
cpu3.timer.dcache.snoop                                     0
cpu3.timer.dcache.update_EXCLUSIVE                          570
cpu3.timer.dcache.update_INVALID                            0
cpu3.timer.dcache.update_MODIFIED                           12726
cpu3.timer.dcache.update_NOT_FOUND                          3549
cpu3.timer.dcache.update_OWNER                              0
cpu3.timer.dcache.update_SHARED                             0
cpu3.timer.dcache.write                                     14306
cpu3.timer.dcache.write_half_miss                           402
cpu3.timer.dcache.write_miss                                1010
cpu3.timer.dcache.writeback                                 0
cpu3.timer.dtlb.data_invalidation                           0
cpu3.timer.dtlb.inclusion_invalidation                      1
cpu3.timer.dtlb.l2tlb.data_invalidation                     0
cpu3.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu3.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      282
cpu3.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu3.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu3.timer.dtlb.l2tlb.lookup_NOT_FOUND                      287
cpu3.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu3.timer.dtlb.l2tlb.lookup_SHARED                         68
cpu3.timer.dtlb.l2tlb.read                                  637
cpu3.timer.dtlb.l2tlb.read_half_miss                        0
cpu3.timer.dtlb.l2tlb.read_miss                             287
cpu3.timer.dtlb.l2tlb.snoop                                 278
cpu3.timer.dtlb.l2tlb.tlb_bus.bw                            666
cpu3.timer.dtlb.l2tlb.tlb_bus.main.access                   10459
cpu3.timer.dtlb.l2tlb.tlb_bus.main.read                     10457
cpu3.timer.dtlb.l2tlb.tlb_bus.main.write                    2
cpu3.timer.dtlb.l2tlb.tlb_bus.read                          565
cpu3.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu3.timer.dtlb.l2tlb.tlb_bus.snoop_read                    50
cpu3.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu3.timer.dtlb.l2tlb.tlb_bus.update                        565
cpu3.timer.dtlb.l2tlb.tlb_bus.wait_time_read                16675
cpu3.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu3.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu3.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu3.timer.dtlb.l2tlb.update_INVALID                        0
cpu3.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu3.timer.dtlb.l2tlb.update_NOT_FOUND                      287
cpu3.timer.dtlb.l2tlb.update_OWNER                          0
cpu3.timer.dtlb.l2tlb.update_SHARED                         0
cpu3.timer.dtlb.l2tlb.write                                 0
cpu3.timer.dtlb.l2tlb.write_half_miss                       0
cpu3.timer.dtlb.l2tlb.write_miss                            0
cpu3.timer.dtlb.l2tlb.writeback                             0
cpu3.timer.dtlb.lookup_EXCLUSIVE                            38963
cpu3.timer.dtlb.lookup_INVALID                              0
cpu3.timer.dtlb.lookup_MODIFIED                             0
cpu3.timer.dtlb.lookup_NOT_FOUND                            384
cpu3.timer.dtlb.lookup_OWNER                                0
cpu3.timer.dtlb.lookup_SHARED                               3098
cpu3.timer.dtlb.read                                        42445
cpu3.timer.dtlb.read_half_miss                              260
cpu3.timer.dtlb.read_miss                                   384
cpu3.timer.dtlb.snoop                                       0
cpu3.timer.dtlb.update_EXCLUSIVE                            0
cpu3.timer.dtlb.update_INVALID                              0
cpu3.timer.dtlb.update_MODIFIED                             0
cpu3.timer.dtlb.update_NOT_FOUND                            384
cpu3.timer.dtlb.update_OWNER                                0
cpu3.timer.dtlb.update_SHARED                               0
cpu3.timer.dtlb.write                                       0
cpu3.timer.dtlb.write_half_miss                             0
cpu3.timer.dtlb.write_miss                                  0
cpu3.timer.dtlb.writeback                                   0
cpu3.timer.fetch_insn                                       268785
cpu3.timer.ftq_full                                         921772
cpu3.timer.icache.data_invalidation                         0
cpu3.timer.icache.inclusion_invalidation                    0
cpu3.timer.icache.l2cache.bus.bw                            133135
cpu3.timer.icache.l2cache.bus.main.access                   10459
cpu3.timer.icache.l2cache.bus.main.read                     10457
cpu3.timer.icache.l2cache.bus.main.write                    2
cpu3.timer.icache.l2cache.bus.read                          8390
cpu3.timer.icache.l2cache.bus.readx                         2107
cpu3.timer.icache.l2cache.bus.snoop_read                    555
cpu3.timer.icache.l2cache.bus.snoop_readx                   0
cpu3.timer.icache.l2cache.bus.update                        10499
cpu3.timer.icache.l2cache.bus.wait_time_read                425025
cpu3.timer.icache.l2cache.bus.wait_time_write               75
cpu3.timer.icache.l2cache.bus.write                         2
cpu3.timer.icache.l2cache.data_invalidation                 0
cpu3.timer.icache.l2cache.inclusion_invalidation            0
cpu3.timer.icache.l2cache.lookup_EXCLUSIVE                  2136
cpu3.timer.icache.l2cache.lookup_INVALID                    0
cpu3.timer.icache.l2cache.lookup_MODIFIED                   652
cpu3.timer.icache.l2cache.lookup_NOT_FOUND                  4521
cpu3.timer.icache.l2cache.lookup_OWNER                      0
cpu3.timer.icache.l2cache.lookup_SHARED                     210
cpu3.timer.icache.l2cache.read                              7519
cpu3.timer.icache.l2cache.read_half_miss                    43
cpu3.timer.icache.l2cache.read_miss                         4521
cpu3.timer.icache.l2cache.snoop                             5569
cpu3.timer.icache.l2cache.update_EXCLUSIVE                  573
cpu3.timer.icache.l2cache.update_INVALID                    0
cpu3.timer.icache.l2cache.update_MODIFIED                   13324
cpu3.timer.icache.l2cache.update_NOT_FOUND                  4930
cpu3.timer.icache.l2cache.update_OWNER                      0
cpu3.timer.icache.l2cache.update_SHARED                     0
cpu3.timer.icache.l2cache.write                             14306
cpu3.timer.icache.l2cache.write_half_miss                   319
cpu3.timer.icache.l2cache.write_miss                        409
cpu3.timer.icache.l2cache.writeback                         0
cpu3.timer.icache.lookup_EXCLUSIVE                          98172
cpu3.timer.icache.lookup_INVALID                            0
cpu3.timer.icache.lookup_MODIFIED                           0
cpu3.timer.icache.lookup_NOT_FOUND                          4980
cpu3.timer.icache.lookup_OWNER                              0
cpu3.timer.icache.lookup_SHARED                             166611
cpu3.timer.icache.read                                      269763
cpu3.timer.icache.read_half_miss                            0
cpu3.timer.icache.read_miss                                 4980
cpu3.timer.icache.snoop                                     0
cpu3.timer.icache.update_EXCLUSIVE                          0
cpu3.timer.icache.update_INVALID                            0
cpu3.timer.icache.update_MODIFIED                           0
cpu3.timer.icache.update_NOT_FOUND                          4980
cpu3.timer.icache.update_OWNER                              0
cpu3.timer.icache.update_SHARED                             0
cpu3.timer.icache.write                                     0
cpu3.timer.icache.write_half_miss                           0
cpu3.timer.icache.write_miss                                0
cpu3.timer.icache.writeback                                 0
cpu3.timer.instructions                                     99836
cpu3.timer.itlb.data_invalidation                           0
cpu3.timer.itlb.inclusion_invalidation                      0
cpu3.timer.itlb.l2tlb.data_invalidation                     0
cpu3.timer.itlb.l2tlb.inclusion_invalidation                0
cpu3.timer.itlb.l2tlb.lookup_EXCLUSIVE                      282
cpu3.timer.itlb.l2tlb.lookup_INVALID                        0
cpu3.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu3.timer.itlb.l2tlb.lookup_NOT_FOUND                      287
cpu3.timer.itlb.l2tlb.lookup_OWNER                          0
cpu3.timer.itlb.l2tlb.lookup_SHARED                         68
cpu3.timer.itlb.l2tlb.read                                  637
cpu3.timer.itlb.l2tlb.read_half_miss                        0
cpu3.timer.itlb.l2tlb.read_miss                             287
cpu3.timer.itlb.l2tlb.snoop                                 278
cpu3.timer.itlb.l2tlb.tlb_bus.bw                            666
cpu3.timer.itlb.l2tlb.tlb_bus.main.access                   10459
cpu3.timer.itlb.l2tlb.tlb_bus.main.read                     10457
cpu3.timer.itlb.l2tlb.tlb_bus.main.write                    2
cpu3.timer.itlb.l2tlb.tlb_bus.read                          565
cpu3.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu3.timer.itlb.l2tlb.tlb_bus.snoop_read                    50
cpu3.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu3.timer.itlb.l2tlb.tlb_bus.update                        565
cpu3.timer.itlb.l2tlb.tlb_bus.wait_time_read                16675
cpu3.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu3.timer.itlb.l2tlb.tlb_bus.write                         0
cpu3.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu3.timer.itlb.l2tlb.update_INVALID                        0
cpu3.timer.itlb.l2tlb.update_MODIFIED                       0
cpu3.timer.itlb.l2tlb.update_NOT_FOUND                      287
cpu3.timer.itlb.l2tlb.update_OWNER                          0
cpu3.timer.itlb.l2tlb.update_SHARED                         0
cpu3.timer.itlb.l2tlb.write                                 0
cpu3.timer.itlb.l2tlb.write_half_miss                       0
cpu3.timer.itlb.l2tlb.write_miss                            0
cpu3.timer.itlb.l2tlb.writeback                             0
cpu3.timer.itlb.lookup_EXCLUSIVE                            53355
cpu3.timer.itlb.lookup_INVALID                              0
cpu3.timer.itlb.lookup_MODIFIED                             0
cpu3.timer.itlb.lookup_NOT_FOUND                            253
cpu3.timer.itlb.lookup_OWNER                                0
cpu3.timer.itlb.lookup_SHARED                               216155
cpu3.timer.itlb.read                                        269763
cpu3.timer.itlb.read_half_miss                              0
cpu3.timer.itlb.read_miss                                   253
cpu3.timer.itlb.snoop                                       0
cpu3.timer.itlb.update_EXCLUSIVE                            0
cpu3.timer.itlb.update_INVALID                              0
cpu3.timer.itlb.update_MODIFIED                             0
cpu3.timer.itlb.update_NOT_FOUND                            253
cpu3.timer.itlb.update_OWNER                                0
cpu3.timer.itlb.update_SHARED                               0
cpu3.timer.itlb.write                                       0
cpu3.timer.itlb.write_half_miss                             0
cpu3.timer.itlb.write_miss                                  0
cpu3.timer.itlb.writeback                                   0
cpu3.timer.non_branches                                     84661
cpu3.timer.non_branches_miss                                2330
cpu3.timer.prefetch_count                                   0
cpu3.timer.ret_count                                        2448
cpu3.timer.ret_miss                                         325
cpu3.timer.twolev.lookup                                    55367
cpu3.timer.twolev.misses                                    3923
cpu3.timer.twolev.reset                                     6346
cpu3.timer.twolev.update                                    8077
cpu3.timer.uncond_count                                     2215
cpu3.timer.uncond_miss                                      552
cpu3.timer.window_full                                      150828
cpu3.trace_cache_size                                       0
cpu3.valid_translation_bytes                                18446744073681782178
cpu3.write_mmios                                            0
cpu3.write_pios                                             0
cycles                                                      99999
cycles_per_usec                                             3000
disk0.timer.bytes_read                                      0
disk0.timer.bytes_written                                   0
disk0.timer.num_reads                                       0
disk0.timer.num_writes                                      0
disk0.timer.tot_rdelay                                      0
disk0.timer.tot_wdelay                                      0
disk1.timer.bytes_read                                      0
disk1.timer.bytes_written                                   0
disk1.timer.num_reads                                       0
disk1.timer.num_writes                                      0
disk1.timer.tot_rdelay                                      0
disk1.timer.tot_wdelay                                      0
disk2.timer.bytes_read                                      0
disk2.timer.bytes_written                                   0
disk2.timer.num_reads                                       0
disk2.timer.num_writes                                      0
disk2.timer.tot_rdelay                                      0
disk2.timer.tot_wdelay                                      0
disk3.timer.bytes_read                                      0
disk3.timer.bytes_written                                   0
disk3.timer.num_reads                                       0
disk3.timer.num_writes                                      0
disk3.timer.tot_rdelay                                      0
disk3.timer.tot_wdelay                                      0
nFullWarming                                                0
nFunctional                                                 0
nSimpleWarming                                              0
nSimulation                                                 33333
nanos                                                       33333
nic20.timer.bytes_read                                      0
nic20.timer.bytes_written                                   0
nic20.timer.pack_read                                       0
nic20.timer.pack_written                                    0
nic20.timer.tot_rdelay                                      0
nic20.timer.tot_wdelay                                      0
cpu0.timer.btb.miss_rate                                    0.459803
cpu0.timer.call_miss_rate                                   0.162558
cpu0.timer.cond_miss_rate                                   0.217464
cpu0.timer.dcache.l2cache.bus.av_bw                         12.6807
cpu0.timer.dcache.l2cache.bus.av_wait_time_read             50.6585
cpu0.timer.dcache.l2cache.bus.av_wait_time_readx            201.72
cpu0.timer.dcache.l2cache.bus.av_wait_time_write            37.5
cpu0.timer.dcache.l2cache.read_miss_rate                    0.283153
cpu0.timer.dcache.l2cache.write_miss_rate                   0.104249
cpu0.timer.dcache.read_miss_rate                            0.0791358
cpu0.timer.dcache.write_miss_rate                           0.273576
cpu0.timer.dtlb.l2tlb.read_miss_rate                        0.228056
cpu0.timer.dtlb.l2tlb.tlb_bus.av_bw                         1.17876
cpu0.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             29.5133
cpu0.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu0.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu0.timer.dtlb.l2tlb.write_miss_rate                       -nan
cpu0.timer.dtlb.read_miss_rate                              0.0152758
cpu0.timer.dtlb.write_miss_rate                             -nan
cpu0.timer.fetch_ipc                                        0.151543
cpu0.timer.ftq_full_rate                                    0.911844
cpu0.timer.icache.l2cache.bus.av_bw                         12.6807
cpu0.timer.icache.l2cache.bus.av_wait_time_read             50.6585
cpu0.timer.icache.l2cache.bus.av_wait_time_readx            201.72
cpu0.timer.icache.l2cache.bus.av_wait_time_write            37.5
cpu0.timer.icache.l2cache.read_miss_rate                    0.283153
cpu0.timer.icache.l2cache.write_miss_rate                   0.104249
cpu0.timer.icache.read_miss_rate                            0.0386594
cpu0.timer.icache.write_miss_rate                           -nan
cpu0.timer.ipc                                              0.0808442
cpu0.timer.itlb.l2tlb.read_miss_rate                        0.228056
cpu0.timer.itlb.l2tlb.tlb_bus.av_bw                         1.17876
cpu0.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             29.5133
cpu0.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu0.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu0.timer.itlb.l2tlb.write_miss_rate                       -nan
cpu0.timer.itlb.read_miss_rate                              0.00193082
cpu0.timer.itlb.write_miss_rate                             -nan
cpu0.timer.ret_miss_rate                                    0.0318252
cpu0.timer.twolev.miss_rate                                 0.0538336
cpu0.timer.uncond_miss_rate                                 0.222412
cpu0.timer.window_full_rate                                 0.177313
cpu1.timer.btb.miss_rate                                    -nan
cpu1.timer.call_miss_rate                                   -nan
cpu1.timer.cond_miss_rate                                   -nan
cpu1.timer.dcache.l2cache.bus.av_bw                         12.6807
cpu1.timer.dcache.l2cache.bus.av_wait_time_read             50.6585
cpu1.timer.dcache.l2cache.bus.av_wait_time_readx            201.72
cpu1.timer.dcache.l2cache.bus.av_wait_time_write            37.5
cpu1.timer.dcache.l2cache.read_miss_rate                    -nan
cpu1.timer.dcache.l2cache.write_miss_rate                   -nan
cpu1.timer.dcache.read_miss_rate                            -nan
cpu1.timer.dcache.write_miss_rate                           -nan
cpu1.timer.dtlb.l2tlb.read_miss_rate                        -nan
cpu1.timer.dtlb.l2tlb.tlb_bus.av_bw                         1.17876
cpu1.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             29.5133
cpu1.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu1.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu1.timer.dtlb.l2tlb.write_miss_rate                       -nan
cpu1.timer.dtlb.read_miss_rate                              -nan
cpu1.timer.dtlb.write_miss_rate                             -nan
cpu1.timer.fetch_ipc                                        0
cpu1.timer.ftq_full_rate                                    0
cpu1.timer.icache.l2cache.bus.av_bw                         12.6807
cpu1.timer.icache.l2cache.bus.av_wait_time_read             50.6585
cpu1.timer.icache.l2cache.bus.av_wait_time_readx            201.72
cpu1.timer.icache.l2cache.bus.av_wait_time_write            37.5
cpu1.timer.icache.l2cache.read_miss_rate                    -nan
cpu1.timer.icache.l2cache.write_miss_rate                   -nan
cpu1.timer.icache.read_miss_rate                            -nan
cpu1.timer.icache.write_miss_rate                           -nan
cpu1.timer.ipc                                              0
cpu1.timer.itlb.l2tlb.read_miss_rate                        -nan
cpu1.timer.itlb.l2tlb.tlb_bus.av_bw                         1.17876
cpu1.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             29.5133
cpu1.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu1.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu1.timer.itlb.l2tlb.write_miss_rate                       -nan
cpu1.timer.itlb.read_miss_rate                              -nan
cpu1.timer.itlb.write_miss_rate                             -nan
cpu1.timer.ret_miss_rate                                    -nan
cpu1.timer.twolev.miss_rate                                 -nan
cpu1.timer.uncond_miss_rate                                 -nan
cpu1.timer.window_full_rate                                 0
cpu2.timer.btb.miss_rate                                    -nan
cpu2.timer.call_miss_rate                                   -nan
cpu2.timer.cond_miss_rate                                   -nan
cpu2.timer.dcache.l2cache.bus.av_bw                         12.6807
cpu2.timer.dcache.l2cache.bus.av_wait_time_read             50.6585
cpu2.timer.dcache.l2cache.bus.av_wait_time_readx            201.72
cpu2.timer.dcache.l2cache.bus.av_wait_time_write            37.5
cpu2.timer.dcache.l2cache.read_miss_rate                    -nan
cpu2.timer.dcache.l2cache.write_miss_rate                   -nan
cpu2.timer.dcache.read_miss_rate                            -nan
cpu2.timer.dcache.write_miss_rate                           -nan
cpu2.timer.dtlb.l2tlb.read_miss_rate                        -nan
cpu2.timer.dtlb.l2tlb.tlb_bus.av_bw                         1.17876
cpu2.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             29.5133
cpu2.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu2.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu2.timer.dtlb.l2tlb.write_miss_rate                       -nan
cpu2.timer.dtlb.read_miss_rate                              -nan
cpu2.timer.dtlb.write_miss_rate                             -nan
cpu2.timer.fetch_ipc                                        0
cpu2.timer.ftq_full_rate                                    0
cpu2.timer.icache.l2cache.bus.av_bw                         12.6807
cpu2.timer.icache.l2cache.bus.av_wait_time_read             50.6585
cpu2.timer.icache.l2cache.bus.av_wait_time_readx            201.72
cpu2.timer.icache.l2cache.bus.av_wait_time_write            37.5
cpu2.timer.icache.l2cache.read_miss_rate                    -nan
cpu2.timer.icache.l2cache.write_miss_rate                   -nan
cpu2.timer.icache.read_miss_rate                            -nan
cpu2.timer.icache.write_miss_rate                           -nan
cpu2.timer.ipc                                              0
cpu2.timer.itlb.l2tlb.read_miss_rate                        -nan
cpu2.timer.itlb.l2tlb.tlb_bus.av_bw                         1.17876
cpu2.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             29.5133
cpu2.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu2.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu2.timer.itlb.l2tlb.write_miss_rate                       -nan
cpu2.timer.itlb.read_miss_rate                              -nan
cpu2.timer.itlb.write_miss_rate                             -nan
cpu2.timer.ret_miss_rate                                    -nan
cpu2.timer.twolev.miss_rate                                 -nan
cpu2.timer.uncond_miss_rate                                 -nan
cpu2.timer.window_full_rate                                 0
cpu3.timer.btb.miss_rate                                    0.485903
cpu3.timer.call_miss_rate                                   0.135524
cpu3.timer.cond_miss_rate                                   0.347778
cpu3.timer.dcache.l2cache.bus.av_bw                         12.6807
cpu3.timer.dcache.l2cache.bus.av_wait_time_read             50.6585
cpu3.timer.dcache.l2cache.bus.av_wait_time_readx            201.72
cpu3.timer.dcache.l2cache.bus.av_wait_time_write            37.5
cpu3.timer.dcache.l2cache.read_miss_rate                    0.601277
cpu3.timer.dcache.l2cache.write_miss_rate                   0.0285894
cpu3.timer.dcache.read_miss_rate                            0.0902306
cpu3.timer.dcache.write_miss_rate                           0.0705997
cpu3.timer.dtlb.l2tlb.read_miss_rate                        0.450549
cpu3.timer.dtlb.l2tlb.tlb_bus.av_bw                         1.17876
cpu3.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             29.5133
cpu3.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu3.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu3.timer.dtlb.l2tlb.write_miss_rate                       -nan
cpu3.timer.dtlb.read_miss_rate                              0.009047
cpu3.timer.dtlb.write_miss_rate                             -nan
cpu3.timer.fetch_ipc                                        0.220725
cpu3.timer.ftq_full_rate                                    0.756954
cpu3.timer.icache.l2cache.bus.av_bw                         12.6807
cpu3.timer.icache.l2cache.bus.av_wait_time_read             50.6585
cpu3.timer.icache.l2cache.bus.av_wait_time_readx            201.72
cpu3.timer.icache.l2cache.bus.av_wait_time_write            37.5
cpu3.timer.icache.l2cache.read_miss_rate                    0.601277
cpu3.timer.icache.l2cache.write_miss_rate                   0.0285894
cpu3.timer.icache.read_miss_rate                            0.0184606
cpu3.timer.icache.write_miss_rate                           -nan
cpu3.timer.ipc                                              0.0819848
cpu3.timer.itlb.l2tlb.read_miss_rate                        0.450549
cpu3.timer.itlb.l2tlb.tlb_bus.av_bw                         1.17876
cpu3.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             29.5133
cpu3.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            inf
cpu3.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu3.timer.itlb.l2tlb.write_miss_rate                       -nan
cpu3.timer.itlb.read_miss_rate                              0.00093786
cpu3.timer.itlb.write_miss_rate                             -nan
cpu3.timer.ret_miss_rate                                    0.132761
cpu3.timer.twolev.miss_rate                                 0.0708545
cpu3.timer.uncond_miss_rate                                 0.24921
cpu3.timer.window_full_rate                                 0.123859
END__DATA
