(
(
(S "push_uart$prev" (2))
(S "_BM_CLKGEN_.CSR0_2" (4))
(I "push_uart" (6))
(S "push_spi$prev" (8))
(I "push_spi" (10))
(S "push_mbc$prev" (12))
(I "push_mbc" (14))
)
(
(P "$ITER_0" "$ITER_0" 0)
(P "$ITER_1" "$ITER_1" 1)
(P "$ITER_2" "$ITER_2" 2)
(P "$ITER_3" "$ITER_3" 3)
(P "$ITER_4" "$ITER_4" 4)
(P "$ITER_5" "$ITER_5" 5)
(P "mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$in$glitch" "mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$in$glitch" 6)
(P "mbc_bs_ntrfs.prll_cntrl.arb_cntr.count$in$glitch" "mbc_bs_ntrfs.prll_cntrl.arb_cntr.count$in$glitch" 7)
(P "spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$in$glitch" "spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$in$glitch" 8)
(P "uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$in$glitch" "uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$in$glitch" 9)
(P "mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$clk$glitch" "mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$clk$glitch" 10)
(P "mbc_bs_ntrfs.prll_cntrl.arb_cntr.count$clk$glitch" "mbc_bs_ntrfs.prll_cntrl.arb_cntr.count$clk$glitch" 11)
(P "spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$clk$glitch" "spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$clk$glitch" 12)
(P "uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$clk$glitch" "uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q$clk$glitch" 13)
(P "fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q$clk$glitch" "fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q$clk$glitch" 14)
(P "fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q$clk$glitch" "fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q$clk$glitch" 15)
(P "fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q$clk$glitch" "fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q$clk$glitch" 16)
(P "AT:mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" "AT:mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" 17)
(P "AT:mbc_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" "AT:mbc_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" 18)
(P "AT:mbc_bs_ntrfs.prll_cntrl.arb_cntr.count" "AT:mbc_bs_ntrfs.prll_cntrl.arb_cntr.count" 19)
(P "AT:spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" "AT:spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" 20)
(P "AT:spi_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" "AT:spi_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" 21)
(P "AT:uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" "AT:uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" 22)
(P "AT:uart_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" "AT:uart_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" 23)
(P "AT:fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" "AT:fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" 24)
(P "AT:fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" "AT:fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" 25)
(P "AT:fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" "AT:fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" 26)
(P "AT:fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" "AT:fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" 27)
(P "AT:fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" "AT:fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" 28)
(P "AT:fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" "AT:fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_.q" 29)
(P "AR:mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" "AR:mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" 30)
(P "AR:mbc_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" "AR:mbc_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" 31)
(P "AR:mbc_bs_ntrfs.prll_cntrl.bs_grnt_dly.q" "AR:mbc_bs_ntrfs.prll_cntrl.bs_grnt_dly.q" 32)
(P "AR:spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" "AR:spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" 33)
(P "AR:spi_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" "AR:spi_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" 34)
(P "AR:uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" "AR:uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_.q" 35)
(P "AR:uart_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" "AR:uart_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_.q" 36)
)
(
(I 6 0)
(I 10 1)
(I 14 2)
(ND 2 0)
(S 4 1)
(ND 8 2)
(ND 12 3)
)
(
(PS_SIZE 4)
)
)
