// Seed: 2789519356
module module_0 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    output uwire id_3,
    input tri id_4
    , id_17,
    input tri id_5,
    input uwire id_6,
    output supply0 id_7,
    input supply1 id_8,
    input wire id_9,
    output wire id_10,
    input uwire id_11,
    output uwire id_12,
    input tri id_13,
    input wand id_14,
    output wire id_15
);
  wor id_18;
  assign id_10 = 1;
  supply0 id_19 = id_18;
  id_20(
      .id_0(1),
      .id_1(1'd0),
      .id_2((id_2)),
      .id_3(),
      .id_4(1 - (id_10)),
      .id_5(1 || 1'b0),
      .id_6(id_5),
      .id_7(),
      .id_8(),
      .id_9(id_9 == id_19),
      .id_10(id_18),
      .id_11(),
      .id_12(1),
      .id_13(1'b0),
      .id_14(id_8),
      .id_15(""),
      .id_16(id_7),
      .id_17(id_15),
      .id_18(1),
      .id_19(1),
      .id_20(1'b0),
      .id_21(id_17)
  );
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output tri id_2,
    input tri1 id_3,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    output tri0 id_12,
    input tri0 id_13
);
  wire id_15;
  module_0(
      id_6,
      id_6,
      id_11,
      id_11,
      id_9,
      id_4,
      id_4,
      id_5,
      id_4,
      id_9,
      id_1,
      id_10,
      id_7,
      id_6,
      id_4,
      id_1
  ); id_16(
      .id_0(1'b0), .id_1(1), .id_2(1'b0)
  );
endmodule
