<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3506" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3506{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3506{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3506{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3506{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_3506{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3506{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t7_3506{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t8_3506{left:69px;bottom:1025px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_3506{left:69px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#ta_3506{left:69px;bottom:658px;}
#tb_3506{left:95px;bottom:662px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tc_3506{left:485px;bottom:662px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3506{left:95px;bottom:645px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#te_3506{left:95px;bottom:628px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_3506{left:69px;bottom:602px;}
#tg_3506{left:95px;bottom:605px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#th_3506{left:375px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ti_3506{left:95px;bottom:588px;letter-spacing:-0.18px;word-spacing:-0.95px;}
#tj_3506{left:95px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tk_3506{left:69px;bottom:545px;}
#tl_3506{left:95px;bottom:548px;letter-spacing:-0.16px;word-spacing:-1.14px;}
#tm_3506{left:343px;bottom:548px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#tn_3506{left:95px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3506{left:95px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_3506{left:69px;bottom:489px;}
#tq_3506{left:95px;bottom:492px;letter-spacing:-0.17px;word-spacing:-1.05px;}
#tr_3506{left:345px;bottom:492px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#ts_3506{left:95px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_3506{left:95px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_3506{left:95px;bottom:442px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3506{left:95px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3506{left:69px;bottom:398px;}
#tx_3506{left:95px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3506{left:69px;bottom:343px;letter-spacing:0.13px;}
#tz_3506{left:151px;bottom:343px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t10_3506{left:69px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_3506{left:69px;bottom:295px;letter-spacing:-0.13px;}
#t12_3506{left:95px;bottom:295px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t13_3506{left:69px;bottom:270px;letter-spacing:-0.13px;}
#t14_3506{left:95px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_3506{left:69px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_3506{left:69px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3506{left:69px;bottom:212px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t18_3506{left:69px;bottom:188px;letter-spacing:-0.15px;}
#t19_3506{left:112px;bottom:188px;letter-spacing:-0.18px;}
#t1a_3506{left:261px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1b_3506{left:69px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_3506{left:170px;bottom:171px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1d_3506{left:420px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1e_3506{left:618px;bottom:171px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1f_3506{left:69px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_3506{left:69px;bottom:138px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1h_3506{left:69px;bottom:113px;letter-spacing:-0.17px;}
#t1i_3506{left:115px;bottom:113px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1j_3506{left:320px;bottom:113px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1k_3506{left:387px;bottom:113px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#t1l_3506{left:312px;bottom:715px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1m_3506{left:414px;bottom:715px;letter-spacing:0.15px;word-spacing:0.02px;}
#t1n_3506{left:635px;bottom:942px;}
#t1o_3506{left:648px;bottom:942px;}
#t1p_3506{left:662px;bottom:942px;}
#t1q_3506{left:675px;bottom:942px;}
#t1r_3506{left:689px;bottom:942px;}
#t1s_3506{left:223px;bottom:942px;letter-spacing:0.11px;}
#t1t_3506{left:406px;bottom:917px;letter-spacing:0.11px;}
#t1u_3506{left:227px;bottom:825px;letter-spacing:0.14px;}
#t1v_3506{left:227px;bottom:801px;letter-spacing:0.12px;}
#t1w_3506{left:227px;bottom:778px;letter-spacing:0.11px;}
#t1x_3506{left:227px;bottom:753px;letter-spacing:0.12px;}

.s1_3506{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3506{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3506{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3506{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3506{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3506{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3506{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3506{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3506" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3506Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3506" style="-webkit-user-select: none;"><object width="935" height="1210" data="3506/3506.svg" type="image/svg+xml" id="pdf3506" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3506" class="t s1_3506">15-16 </span><span id="t2_3506" class="t s1_3506">Vol. 3B </span>
<span id="t3_3506" class="t s2_3506">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3506" class="t s3_3506">15.4.6 </span><span id="t5_3506" class="t s3_3506">HWP Notifications </span>
<span id="t6_3506" class="t s4_3506">Processors may support interrupt-based notification of changes to HWP status as indicated by CPUID. If supported, </span>
<span id="t7_3506" class="t s4_3506">the IA32_HWP_INTERRUPT MSR is used to enable interrupt-based notifications. Notification events, when enabled, </span>
<span id="t8_3506" class="t s4_3506">are delivered using the existing thermal LVT entry. The layout of the IA32_HWP_INTERRUPT is shown in </span>
<span id="t9_3506" class="t s4_3506">Figure 15-12. The bit fields are described below: </span>
<span id="ta_3506" class="t s5_3506">• </span><span id="tb_3506" class="t s6_3506">EN_Guaranteed_Performance_Change (bit 0, RW) </span><span id="tc_3506" class="t s4_3506">— When set (1), an HWP Interrupt will be generated </span>
<span id="td_3506" class="t s4_3506">whenever a change to the IA32_HWP_CAPABILITIES.Guaranteed_Performance occurs. The default value is 0 </span>
<span id="te_3506" class="t s4_3506">(Interrupt generation is disabled). </span>
<span id="tf_3506" class="t s5_3506">• </span><span id="tg_3506" class="t s6_3506">EN_Excursion_Minimum (bit 1, RW) </span><span id="th_3506" class="t s4_3506">— When set (1), an HWP Interrupt will be generated whenever the </span>
<span id="ti_3506" class="t s4_3506">HWP hardware is unable to meet the IA32_HWP_REQUEST.Minimum_Performance setting. The default value is </span>
<span id="tj_3506" class="t s4_3506">0 (Interrupt generation is disabled). </span>
<span id="tk_3506" class="t s5_3506">• </span><span id="tl_3506" class="t s6_3506">EN_Highest_Change (bit 2, RW) </span><span id="tm_3506" class="t s4_3506">— When set (1), an HWP Interrupt will be generated whenever a change to </span>
<span id="tn_3506" class="t s4_3506">the IA32_HWP_CAPABILITIES.Highest_Performance occurs. The default value is 0 (interrupt generation is </span>
<span id="to_3506" class="t s4_3506">disabled). Interrupts upon Highest Performance change are supported if CPUID[6].EAX[15] is set. </span>
<span id="tp_3506" class="t s5_3506">• </span><span id="tq_3506" class="t s6_3506">EN_PECI_OVERRIDE (bit 3, RW) </span><span id="tr_3506" class="t s4_3506">— When set (1), an HWP Interrupt will be generated whenever PECI starts </span>
<span id="ts_3506" class="t s4_3506">or stops overriding any of the three HWP fields described in Section 15.4.4.3. The default value is 0 (interrupt </span>
<span id="tt_3506" class="t s4_3506">generation is disabled). See Section 15.4.5 and Section 15.4.4.3 for details on how the OS learns what is the </span>
<span id="tu_3506" class="t s4_3506">current set of HWP fields that are overridden by PECI. Interrupts upon PECI override change are supported if </span>
<span id="tv_3506" class="t s4_3506">CPUID[6].EAX[16] is set. </span>
<span id="tw_3506" class="t s5_3506">• </span><span id="tx_3506" class="t s4_3506">Bits 63:4 are reserved and must be zero. </span>
<span id="ty_3506" class="t s3_3506">15.4.7 </span><span id="tz_3506" class="t s3_3506">Idle Logical Processor Impact on Core Frequency </span>
<span id="t10_3506" class="t s4_3506">Intel processors use one of two schemes for setting core frequency: </span>
<span id="t11_3506" class="t s4_3506">1. </span><span id="t12_3506" class="t s4_3506">All cores share same frequency. </span>
<span id="t13_3506" class="t s4_3506">2. </span><span id="t14_3506" class="t s4_3506">Each physical core is set to a frequency of its own. </span>
<span id="t15_3506" class="t s4_3506">In both cases the two logical processors that share a single physical core are set to the same frequency, so the </span>
<span id="t16_3506" class="t s4_3506">processor accounts for the IA32_HWP_REQUEST MSR fields of both logical processors when defining the core </span>
<span id="t17_3506" class="t s4_3506">frequency or the whole package frequency. </span>
<span id="t18_3506" class="t s4_3506">When </span><span id="t19_3506" class="t s6_3506">CPUID[6].EAX[20] </span><span id="t1a_3506" class="t s4_3506">is set and only one logical processor of the two is active, while the other is idle (in any </span>
<span id="t1b_3506" class="t s6_3506">C1 sub-state </span><span id="t1c_3506" class="t s4_3506">or in a deeper sleep state), only the </span><span id="t1d_3506" class="t s6_3506">active logical processor's </span><span id="t1e_3506" class="t s4_3506">IA32_HWP_REQUEST MSR fields </span>
<span id="t1f_3506" class="t s4_3506">are considered, i.e., the HWP Request fields of a logical processor in the C1E sub-state or in a deeper sleep state </span>
<span id="t1g_3506" class="t s4_3506">are ignored. </span>
<span id="t1h_3506" class="t s6_3506">Note: </span><span id="t1i_3506" class="t s4_3506">when a logical processor is in </span><span id="t1j_3506" class="t s6_3506">C1 state </span><span id="t1k_3506" class="t s4_3506">its HWP Request fields are accounted for. </span>
<span id="t1l_3506" class="t s7_3506">Figure 15-12. </span><span id="t1m_3506" class="t s7_3506">IA32_HWP_INTERRUPT MSR </span>
<span id="t1n_3506" class="t s8_3506">4 </span><span id="t1o_3506" class="t s8_3506">3 </span><span id="t1p_3506" class="t s8_3506">2 </span><span id="t1q_3506" class="t s8_3506">1 </span><span id="t1r_3506" class="t s8_3506">0 </span><span id="t1s_3506" class="t s8_3506">63 </span>
<span id="t1t_3506" class="t s8_3506">Reserved </span>
<span id="t1u_3506" class="t s8_3506">EN_PECI_OVERRIDE </span>
<span id="t1v_3506" class="t s8_3506">EN_Highest_Change </span>
<span id="t1w_3506" class="t s8_3506">EN_Excursion_Minimum </span>
<span id="t1x_3506" class="t s8_3506">EN_Guaranteed_Performance_Change </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
