<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/rcs/sspdma0/sspdma/reg</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/rcs/sspdma0/sspdma/reg</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">AddressMap abc_soc_top/rcs/sspdma0/sspdma/reg</h2>

    <!-- Registers for AddressMap abc_soc_top/rcs/sspdma0/sspdma/reg -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1782E8B705EA401">SSPCR0</a>  </b></td>
        <td class="unboxed sdescmap">Control Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_73A9E3E18856D97C">SSPCR1</a>  </b></td>
        <td class="unboxed sdescmap">Control Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_658A201067180695">SSPDR</a>  </b></td>
        <td class="unboxed sdescmap">Data Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02581C5CFD4FB16E">SSPSR</a>  </b></td>
        <td class="unboxed sdescmap">Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D847E29CDFF02A80">SSPCPSR</a>  </b></td>
        <td class="unboxed sdescmap">Clock Prescale Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D72690CBF47AB0A">SSPIMSC</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Mask Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0C532ABEC346C9D8">SSPRIS</a>  </b></td>
        <td class="unboxed sdescmap">Raw Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F1A17602B4E15F7">SSPMIS</a>  </b></td>
        <td class="unboxed sdescmap">Masked Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5DD42CC9EB7F91BF">SSPICR</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Clear Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_73922F7FE9848077">SSPDMACR</a>  </b></td>
        <td class="unboxed sdescmap">DMA Control Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr">0x0000002f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8C7FD30A9C92CCF">SSPCSR</a>  </b></td>
        <td class="unboxed sdescmap">Chip Select Control Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr">0x0000007f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BFFCA94FF03C0453">SSPTCR</a>  </b></td>
        <td class="unboxed sdescmap">Test Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_347038211854C32B">SSPITIP</a>  </b></td>
        <td class="unboxed sdescmap">Integration test input register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_41E288834B98CF54">SSPITOP</a>  </b></td>
        <td class="unboxed sdescmap">Integration test output register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_024AE2EAE54F4803">SSPTDR</a>  </b></td>
        <td class="unboxed sdescmap">Test data Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr">0x00000fdf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF0CE05C56209561">SSPPeriphID0</a>  </b></td>
        <td class="unboxed sdescmap">SSP Peripheral ID0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9593B0F63144BC23">SSPPeriphID1</a>  </b></td>
        <td class="unboxed sdescmap">SSP Peripheral ID1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86893C90C1017158">SSPPeriphID2</a>  </b></td>
        <td class="unboxed sdescmap">SSP Peripheral ID2 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DC503B1A9BBEE1DF">SSPPeriphID3</a>  </b></td>
        <td class="unboxed sdescmap">SSP Peripheral ID3 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EE52729D64645731">SSPPCellID0</a>  </b></td>
        <td class="unboxed sdescmap">SSP CELL ID0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8FDE033E56E941B">SSPPCellID1</a>  </b></td>
        <td class="unboxed sdescmap">SSP CELL ID1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_611FF2023B0E9F78">SSPPCellID2</a>  </b></td>
        <td class="unboxed sdescmap">SSP CELL ID2 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ffc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_66DC9A0CE460A60C">SSPPCellID3</a>  </b></td>
        <td class="unboxed sdescmap">SSP CELL ID3 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D0470E388B206D7D">SSPDMA_ctl</a>  </b></td>
        <td class="unboxed sdescmap">SSP DMA Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7352E084878C55E">SSPDMA_cfg</a>  </b></td>
        <td class="unboxed sdescmap">SSP DMA Config Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D6EB4DA03876797">SSPDMA_addr_lo</a>  </b></td>
        <td class="unboxed sdescmap">AXI ADDR LO</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000100c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3D8FD428C9957D8">SSPDMA_addr_hi</a>  </b></td>
        <td class="unboxed sdescmap">AXI ADDR HI</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001010</td>
        <td class="unboxed addr">0x0000103f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B5443504FD918CC">SSPDMA_status</a>  </b></td>
        <td class="unboxed sdescmap">SSP DMA Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_193D48A26BD9BE42">SSPDMA_crc32</a>  </b></td>
        <td class="unboxed sdescmap">SSPDMA CRC32</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001048</td>
        <td class="unboxed addr">0x0000107f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9BD45BE36FAEA5F2">SSPDMA_lvl_irq_stat</a>  </b></td>
        <td class="unboxed sdescmap">Level interrupt status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D687C764BD1C290">SSPDMA_lvl_irq_mask</a>  </b></td>
        <td class="unboxed sdescmap">level interrupt mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_721C2F1413ADD687">SSPDMA_lvl_irq_inv</a>  </b></td>
        <td class="unboxed sdescmap">Level interrupt polarity</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000108c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C995DAFDF595916A">SSPDMA_lvl_irq_nomask</a>  </b></td>
        <td class="unboxed sdescmap">Unmasked level interrupt status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD2DDC719301EB68">SSPDMA_edg_irq_stat</a>  </b></td>
        <td class="unboxed sdescmap">Edge interrupt status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4075109AA191385">SSPDMA_edg_irq_mask</a>  </b></td>
        <td class="unboxed sdescmap">Edge interrupt mask</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1ADFEBEEBD443601">SSPDMA_edg_irq_inv</a>  </b></td>
        <td class="unboxed sdescmap">Edge interrupt polarity</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000109c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24A391A2DE196D66">SSPDMA_edg_irq_nomask</a>  </b></td>
        <td class="unboxed sdescmap">Unmasked level interrupt status</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000010a0</td>
        <td class="unboxed addr">0x000010ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00001100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_968E1BF816B4A716">SSPDMA_edg_irq_raw</a>  </b></td>
        <td class="unboxed sdescmap">Raw status of edge interrupt</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/rcs/sspdma0/sspdma/reg</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_B1782E8B705EA401" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) SSPCR0</span><br/>
      <span class="sdescdet">Control Register 0</span><br/>
      <span class="ldescdet">This is the SSPCR0 Control Register 0. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248000</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldnorm" colspan="8">SCR</td>
        <td class="fldnorm" colspan="1">SPH</td>
        <td class="fldnorm" colspan="1">SPO</td>
        <td class="fldnorm" colspan="2">FRF</td>
        <td class="fldnorm" colspan="4">DSS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="accno" colspan="4">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Serial Clock Rate:<br/> The value SCR is used to generate the transmit and receive rate of the SSP.<br/> <br/> The bit rate is:<br/> <br/> (Frequency of SSPCLK)/(CPSDVR x (1 + SCR))<br/> <br/> Where CPSDVR is an even value from 2 to 254, programmed through the SSPCPSR register and SCR is a value from 0 to 255.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SPH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP_CKO Phase (applicable to Motorola SPI frame format only)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SPO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP_CKO Polarity (applicable to Motorola SPI frame format only)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FRF</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Frame Format:<br/> 00 = Motorola SPI frame format<br/> 01 = NOTE: UNSUPPORTED FORMAT TI synchronous serial frame format<br/> 10 = NOTE: UNSUPPORTED FORMAT National Microwave frame format<br/> 11 = Reserved, undefined operation.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DSS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Data Size Select:<br/> 0000:0010 = Reserved, undefined operation<br/> 0011 = 4-bit data<br/> 0100 = 5-bit data<br/> 0101 = 6-bit data<br/> 0110 = 7-bit data<br/> 0111 = 8-bit data<br/> 1000 = 9-bit data<br/> 1001 = 10-bit data<br/> 1010 = 11-bit data<br/> 1011 = 12-bit data<br/> 1100 = 13-bit data<br/> 1101 = 14-bit data<br/> 1110 = 15-bit data<br/> 1111 = 16-bit data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_73A9E3E18856D97C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) SSPCR1</span><br/>
      <span class="sdescdet">Control Register 1</span><br/>
      <span class="ldescdet">This is the SSPCR1 Control Register 1. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248004</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">SOD</td>
        <td class="fldnorm" colspan="1">MS</td>
        <td class="fldnorm" colspan="1">SSE</td>
        <td class="fldnorm" colspan="1">LBM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SOD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Subordinate-mode Output Disable:<br/> NOTE: SUBORDINATE MODE IS NOT SUPPORTED, DO NOT USE<br/> This bit is only relevant in Subordinate Mode (MS=1). In multiple-subordinate systems, it is possible for an SSP manager to broadcast a message to all subordinates in the system while ensuring that only one subordinate drives data onto its serial output line. In such systems the RXD lines from multiple subordinates could be tied together. To operate in such systems, the SOD bit can be set if the SSP subordinate is not supposed to drive the SSPTXD line.<br/> <br/> 0 = SSP can drive the SSPTXD output in subordinate mode<br/> 1 = SSP must not drive the SSPTXD output in subordinate mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Manager Or Subordinate Mode Select:<br/> NOTE: SUBORDINATE MODE IS NOT SUPPORTED<br/> 0 = Device is configured as Manager<br/> 1 = Device is configured as Subordinate<br/> <br/> NOTE: This bit can only be modified when the SSP is disabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Synchronous Serial Port Enable:<br/> 0 = SSP operation disabled<br/> 1 = SSP operation enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LBM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Loop Back Mode: 0 = Normal serial port operation enabled, 1 = Output of transmit serial shifter is connected to the input of the receive serial shifter, internally.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_658A201067180695" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) SSPDR</span><br/>
      <span class="sdescdet">Data Register 1</span><br/>
      <span class="ldescdet">This is the Data Register. When the Data Register is read, the entry in the receive FIFO is accessed. As data values are removed by the SSP receive logic from the incoming data frame, they are placed into the entry in the receive FIFO.<br/> <br/> When the Data Register is written to, the entry in the transmit FIFO, is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSPTXD pin at the programmed bit rate.<br/>
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248008</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldnorm" colspan="16">DATA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DATA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Transmit/Receive FIFO:<br/> Read = Receive FIFO<br/> Write = Transmit FIFO<br/> <br/> You must right-justify data when the SSP is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by transmit logic. The receive logic automatically right-justifies.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02581C5CFD4FB16E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) SSPSR</span><br/>
      <span class="sdescdet">Status Register</span><br/>
      <span class="ldescdet">This is the FIFO fill Status Register. This register contains bits that indicate the FIFO fill status and busy status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0024800c</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">BSY</td>
        <td class="fldnorm" colspan="1">RFF</td>
        <td class="fldnorm" colspan="1">RNE</td>
        <td class="fldnorm" colspan="1">TNF</td>
        <td class="fldnorm" colspan="1">TFE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BSY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP Busy Flag:<br/> When set this bit indicates the SSP currently transmitting and/or receiving a frame or the transmit FIFO is not empty.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RFF</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Receive FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RNE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Receive FIFO Not Empty</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TNF</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Transmit FIFO Not Full</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TFE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Transmit FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D847E29CDFF02A80" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) SSPCPSR</span><br/>
      <span class="sdescdet">Clock Prescale Register</span><br/>
      <span class="ldescdet">Specifies the division factor for SSPCLK. This register is the clock prescale register and specifies the division factor by which the input SSPCLK must be internally divided before further use.<br/> <br/> The value programmed into this register must be an even number between 2 to 254. The least significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least significant bit as zero.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248010</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">CPSDVSR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CPSDVSR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clock Prescale Divisor:<br/> This must be an even number from 2 to 254, depending on the frequency of SSPCLK. The least significant bit always returns zero on reads.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D72690CBF47AB0A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) SSPIMSC</span><br/>
      <span class="sdescdet">Interrupt Mask Register</span><br/>
      <span class="ldescdet">This is the Interrupt Mask Set or Clear Register. On a read this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248014</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">TXIM</td>
        <td class="fldnorm" colspan="1">RXIM</td>
        <td class="fldnorm" colspan="1">RTIM</td>
        <td class="fldnorm" colspan="1">RORIM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TXIM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Transmit FIFO Interrupt Mask:<br/> 0 = TxFIFO half empty or less condition interrupt is masked.<br/> 1 = TxFIFO half empty or less condition interrupt is [bold]not[/bold] masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RXIM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Receive FIFO Interrupt Mask:<br/> 0 = RxFIFO half full or less condition interrupt is masked.<br/> 1 = RxFIFO half full or less condition interrupt is [bold]not[/bold] masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RTIM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Receive Timeout Interrupt Mask:<br/> 0 = RxFIFO not empty and no read prior to timeout period interrupt is masked.<br/> 1 = RxFIFO not empty and no read prior to timeout period interrupt is [bold]not[/bold] masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RORIM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Receive Overrun Interrupt Mask:<br/> 0 = RxFIFO written to while full condition interrupt is masked.<br/> 1 = RxFIFO written to while full condition interrupt is [bold]not[/bold] masked.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0C532ABEC346C9D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) SSPRIS</span><br/>
      <span class="sdescdet">Raw Interrupt Status Register</span><br/>
      <span class="ldescdet">This gives the Current Raw Status Value of the Corresponding Interrupt prior to Masking
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248018</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">TXRIS</td>
        <td class="fldnorm" colspan="1">RXRIS</td>
        <td class="fldnorm" colspan="1">RTRIS</td>
        <td class="fldnorm" colspan="1">RORRIS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TXRIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Raw Interrupt Status (prior to masking) of SSPTXINTR</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RXRIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Raw Interrupt Status (prior to masking) of SSPRXINTR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RTRIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Raw Interrupt Status (prior to masking) of SSPRTINTR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RORRIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Raw Interrupt Status (prior to masking) of SSPRORINTR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F1A17602B4E15F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) SSPMIS</span><br/>
      <span class="sdescdet">Masked Interrupt Status Register</span><br/>
      <span class="ldescdet">This gives the Current Masked Status Value of the Corresponding Interrupt
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0024801c</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">TXMIS</td>
        <td class="fldnorm" colspan="1">RXMIS</td>
        <td class="fldnorm" colspan="1">RTMIS</td>
        <td class="fldnorm" colspan="1">RORMIS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TXMIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Masked Interrupt Status (after masking) of SSPTXINTR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RXMIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Masked Interrupt Status (after masking) of SSPRXINTR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RTMIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Masked Interrupt Status (after masking) of SSPRTINTR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RORMIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Masked Interrupt Status (after masking) of SSPRORINTR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5DD42CC9EB7F91BF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) SSPICR</span><br/>
      <span class="sdescdet">Interrupt Clear Register</span><br/>
      <span class="ldescdet">This register clears the corresponding interrupt. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248020</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000fffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000fffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="1">RTIC</td>
        <td class="fldnorm" colspan="1">RORIC</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="1">WO</td>
        <td class="accno" colspan="1">WO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RTIC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clears the SSPRTINTR Interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RORIC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clears the SSPRORINTR Interrupt</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_73922F7FE9848077" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) SSPDMACR</span><br/>
      <span class="sdescdet">DMA Control Register</span><br/>
      <span class="ldescdet">This is the DMA Control Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248024</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000fffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000fffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="1">TXDMAE</td>
        <td class="fldnorm" colspan="1">RXDMAE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TXDMAE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Transmit DMA Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RXDMAE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Receive DMA Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8C7FD30A9C92CCF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) SSPCSR</span><br/>
      <span class="sdescdet">Chip Select Control Register</span><br/>
      <span class="ldescdet">This register controls how the SSP chip select, CS, outputs operate.  There are 2 modes.  <br/>Mode 1 is where the CS outputs are controlled manualy via firmware<br/>Mode 2 is where the CS outputs are controlled by the Frame Sync FSS output
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248030</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000f</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000f090</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000f090</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">CSTYPE</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">CSACTIVE</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="4">CSVALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="4">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CSTYPE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Chip Select Type for SSP_CS[3:0] <br/> If CSTYPE = 0; then SSP_CS == CSVALUE[x]<br/> If CSTYPE = 1; then SSP_CS == FSSOUT<br/><br/>This field controls whether the SSP_CS output bit is controlled by the Frame Sync, FSS, output or the value written into the CSVALUE field.  Each SSP_CS output can be controlled differently</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CSACTIVE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Active Chip Select:<br/>  Selects which SSP_CS output is the active one<br/>  00 = SSP_CS[0]<br/>  01 = SSP_CS[1]<br/>  10 = SSP_CS[2]<br/>  11 = SSP_CS[3]<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CSVALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Chip Select Value or Inactive Value depending on TYPE, SSP_CS[11:8]<br/> If CSTYPE = 0 - The value in this bit is driven on SSP_CS.  Firmware is responsible for controlling the state of the SSP_CS output.<br/> If CSTYPE = 1 - The value in this bit is ignored and the FSS output controls the state of the SSP_CS output.<br/><br/>NOTE: Each SSP_CS output can have different CSTYPE so some bits in this field could be actively used and others ignored.</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BFFCA94FF03C0453" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) SSPTCR</span><br/>
      <span class="sdescdet">Test Control Register</span><br/>
      <span class="ldescdet">SSPTCR is the test control register.  Tis general test register controls operation of the PrimeCell SSP under test conditions.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248080</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000fffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000fffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="1">TESTFIFO</td>
        <td class="fldnorm" colspan="1">ITEN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TESTFIFO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When this bit is 1, a write to SSPTDR writes data into the receive FIFO, and reads from the SSPTDR reads data out of the transmit FIFO.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ITEN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When this bit is 1, the PrimeCell SSP is placed in integration test mode, otherwise it is in normal mode when set to 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_347038211854C32B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) SSPITIP</span><br/>
      <span class="sdescdet">Integration test input register</span><br/>
      <span class="ldescdet">SSPITIP is the integration test input register.  In integration test mode, it enables inputs to be both written to and read from.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248084</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="1">SSPTXDMACLR</td>
        <td class="fldnorm" colspan="1">SSPRXDMACLR</td>
        <td class="fldnorm" colspan="1">SSPCLKIN</td>
        <td class="fldnorm" colspan="1">SSPFSSIN</td>
        <td class="fldnorm" colspan="1">SSPRXD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPTXDMACLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Writes to this bit specify the value to be driven on the intra-chip input,<br/> SSPTXDMACLR, in the integration test mode.<br/>Reads return the value of SSPTXDMACLR at the output of the test multiplexor.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPRXDMACLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Writes to this bit specify the value to be driven on the intra-chip input,<br/>SSPRXDMACLR, in the integration test mode.<br/>Reads return the value of SSPRXDMACLR at the output of the test multiplexor.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPCLKIN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reads return the value of the SSPCLKIN primary input.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPFSSIN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reads return the value of the SSPFSSIN primary input.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPRXD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reads return the value of the SSPRXD primary input.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_41E288834B98CF54" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) SSPITOP</span><br/>
      <span class="sdescdet">Integration test output register</span><br/>
      <span class="ldescdet">SSPITOP is the integration test output register.  The primary outputs are<br/>hard-coded, and the intra-chip outputs are RW. In integration test mode, it<br/>enables outputs to be both written to and read from.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248088</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">SSPTXDMAMREQ</td>
        <td class="fldnorm" colspan="1">SSPTXDMABREQ</td>
        <td class="fldnorm" colspan="1">SSPRXDMASREQ</td>
        <td class="fldnorm" colspan="1">SSPRXDMABREQ</td>
        <td class="fldnorm" colspan="1">SSPINTR</td>
        <td class="fldnorm" colspan="1">SSPTXINTR</td>
        <td class="fldnorm" colspan="1">SSPRXINTR</td>
        <td class="fldnorm" colspan="1">SSPRTINTR</td>
        <td class="fldnorm" colspan="1">SSPRORINTR</td>
        <td class="fldnorm" colspan="1">nSSPOE</td>
        <td class="fldnorm" colspan="1">nSSPCTLOE</td>
        <td class="fldnorm" colspan="1">SSPCLKOUT</td>
        <td class="fldnorm" colspan="1">SSPFSSOUT</td>
        <td class="fldnorm" colspan="1">SSPTXD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
        <td class="accno" colspan="1">RW/V/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPTXDMAMREQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Intra-chip output.<br/>- writes specify the value to be driven on the SSPTXDMASREQ line in the integration test mode<br/>- reads return the value of SSPTXDMASREQ at the output of the test multiplexor</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPTXDMABREQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Intra-chip output.<br/>- writes specify the value to be driven on the SSPTXDMABREQ line in the integration test mode<br/>- reads return the value of SSPTXDMABREQ at the output of the test multiplexor</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPRXDMASREQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Intra-chip output.<br/>- writes specify the value to be driven on the SSPRXDMASREQ line in the integration test mode<br/>- reads return the value of SSPRXDMASREQ at the output of the test multiplexor</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPRXDMABREQ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Intra-chip output.<br/>- writes specify the value to be driven on the SSPRXDMABREQ line in the integration test mode<br/>- reads return the value of SSPRXDMABREQ at the output of the test multiplexor</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPINTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Intra-chip output.<br/>- writes specify the value to be driven on the SSPINTR line in the integration test mode<br/>- reads return the value of SSPINTR at the output of the test multiplexor</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPTXINTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Intra-chip output.<br/>- writes specify the value to be driven on the SSPTXINTR line in the integration test mode<br/>- reads return the value of SSPTXINTR at the output of the test multiplexor</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPRXINTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Intra-chip output.<br/>- writes specify the value to be driven on the SSPRXINTR line in the integration test mode<br/>- reads return the value of SSPRXINTR at the output of the test multiplexor</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPRTINTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Intra-chip output.<br/>- writes specify the value to be driven on the SSPRTINTR line in the integration test mode<br/>- reads return the value of SSPRTINTR at the output of the test multiplexor</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPRORINTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Intra-chip output.<br/>- writes specify the value to be driven on the SSPRORINTR line in the integration test mode<br/>- reads return the value of SSPRORINTR at the output of the test multiplexor</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nSSPOE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Primary output.<br/>Writes specify the value to be driven on the nSSPOE line in the integration test mode.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nSSPCTLOE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Primary output.<br/>Writes specify the value to be driven on the nSSPCTLOE line in the integration test mode.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPCLKOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Primary output.<br/>Writes specify the value to be driven on the SSPCLKOUT line in the integration test mode.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPFSSOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Primary output.<br/>Writes specify the value to be driven on the SSPFSSOUT line in the integration test mode.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPTXD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Primary output.<br/>Writes specify the value to be driven on the SSPTXD line in the integration test mode.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
    <p><b>Locked by:</b> SSPTCR.ITEN; <b>Lock value:</b> 0</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_024AE2EAE54F4803" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) SSPTDR</span><br/>
      <span class="sdescdet">Test data Register</span><br/>
      <span class="ldescdet">SSPTDR is the test data register. It enables data to be written into the<br/> receive FIFO and read out from the transmit FIFO for test purposes. This<br/>test function is enabled by the TESTFIFO signal, bit 1 of the test control<br/> register, SSPTCR.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0024808c</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldnorm" colspan="16">DATA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DATA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When the TESTFIFO signal is asserted, data is written into the receive FIFO and read out of the transmit FIFO.<br/><br/>NOTE: The access type of this register is acutally RW/V2, but spec2rtl does not support this type, so listed as RW/V instead.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF0CE05C56209561" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe0</span> Register(32 bit) SSPPeriphID0</span><br/>
      <span class="sdescdet">SSP Peripheral ID0 Register</span><br/>
      <span class="ldescdet">Identifies the Peripheral PartNumber0.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248fe0</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000022</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">PartNumber0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PartNumber0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PartNumber0: These bits read back as 8'h22</span></p>
          <p><b>Reset: </b>hex:0x22;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9593B0F63144BC23" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe4</span> Register(32 bit) SSPPeriphID1</span><br/>
      <span class="sdescdet">SSP Peripheral ID1 Register</span><br/>
      <span class="ldescdet">Identifies the Peripheral PartNumber1 and Designer0.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248fe4</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">Designer0</td>
        <td class="fldnorm" colspan="4">PartNumber0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Designer0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Designer0: These bits read back as 4'h1</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PartNumber0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PartNumber1: These bits read back as 4'h0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86893C90C1017158" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe8</span> Register(32 bit) SSPPeriphID2</span><br/>
      <span class="sdescdet">SSP Peripheral ID2 Register</span><br/>
      <span class="ldescdet">Identifies the Peripheral Designer1 and Revision.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248fe8</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000004</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">Revision</td>
        <td class="fldnorm" colspan="4">Designer1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Revision</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Revision: These bits read back as 4'h0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Designer1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Designer1: These bits read back as 4'h4</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DC503B1A9BBEE1DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fec</span> Register(32 bit) SSPPeriphID3</span><br/>
      <span class="sdescdet">SSP Peripheral ID3 Register</span><br/>
      <span class="ldescdet">Identifies the Peripheral Configuration.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248fec</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">Configuration</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">Configuration</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Configuration: These bits read back as 8'h0.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EE52729D64645731" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff0</span> Register(32 bit) SSPPCellID0</span><br/>
      <span class="sdescdet">SSP CELL ID0 Register</span><br/>
      <span class="ldescdet">Prime Cell Identification Register 0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248ff0</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000d</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">SSPPCellID0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPPCellID0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSPPCellID0: These bits read back as 8'h0d.</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8FDE033E56E941B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff4</span> Register(32 bit) SSPPCellID1</span><br/>
      <span class="sdescdet">SSP CELL ID1 Register</span><br/>
      <span class="ldescdet">Prime Cell Identification Register 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248ff4</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000f0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">SSPPCellID1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPPCellID1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSPPCellID1: These bits read back as 8'hf0.</span></p>
          <p><b>Reset: </b>hex:0xf0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_611FF2023B0E9F78" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff8</span> Register(32 bit) SSPPCellID2</span><br/>
      <span class="sdescdet">SSP CELL ID2 Register</span><br/>
      <span class="ldescdet">Prime Cell Identification Register 2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248ff8</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">SSPPCellID2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPPCellID2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSPPCellID2: These bits read back as 8'h05.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_66DC9A0CE460A60C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ffc</span> Register(32 bit) SSPPCellID3</span><br/>
      <span class="sdescdet">SSP CELL ID3 Register</span><br/>
      <span class="ldescdet">Prime Cell Identification Register 3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00248ffc</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000b1</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">UND</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">SSPPCellID3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Undefined</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SSPPCellID3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSPPCellID3: These bits read back as 8'hb1.</span></p>
          <p><b>Reset: </b>hex:0xb1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D0470E388B206D7D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001000</span> Register(32 bit) SSPDMA_ctl</span><br/>
      <span class="sdescdet">SSP DMA Control Register</span><br/>
      <span class="ldescdet">Used to program basic controls of the SSP DMA controller
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249000</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x3f000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x3f000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">DMA_EN</td>
        <td class="fldnorm" colspan="1">RDWRN</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="24">NUM_BYTES</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set this bit to a 1 to start the DMA operation. <br/> This bit can be written to 1 at the same time as the other fields in this register are provisioned.<br/> Clear this bit back to 0 when DMA_DONE is indicated.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RDWRN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the DMA operation is to be an SSP read or write.<br/> Set to 1 for a read operation, or a movement from external flash to an internal memory.<br/> Set to 0 for a write operation, or a movement to external flash.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NUM_BYTES</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of bytes to transfer in the DMA operation - 1. <br/> For SSP reads, this value should be &lt;= 0xFF_FFFF <br/> For SSP writes, this value should be &lt;= 0x1FF <br/> The programmed value must have bits [1:0] = 11, as the number of bytes to move must be a multiple of 4.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7352E084878C55E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001004</span> Register(32 bit) SSPDMA_cfg</span><br/>
      <span class="sdescdet">SSP DMA Config Register</span><br/>
      <span class="ldescdet">Used to set various configuration in SSPDMA
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249004</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffeff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffeff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">CRC_RVRS</td>
        <td class="fldgap" colspan="8">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="8">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CRC_RVRS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Set this bit to a 1 to reverse the order of CRC bit calculation.<br/> The CRC32 is calculated byte wise, and setting this field will reverse the order of the bits as they are used in the calculation. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D6EB4DA03876797" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001008</span> Register(32 bit) SSPDMA_addr_lo</span><br/>
      <span class="sdescdet">AXI ADDR LO</span><br/>
      <span class="ldescdet">Contains the lower 32 bits of the source or destination AXI address
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249008</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">ADDR_LO</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADDR_LO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The lower 32 bits of the source or destinaton AXI address for the DMA operation.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3D8FD428C9957D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000100c</span> Register(32 bit) SSPDMA_addr_hi</span><br/>
      <span class="sdescdet">AXI ADDR HI</span><br/>
      <span class="ldescdet">Contains the upper 32 bits of the source or destination AXI address
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0024900c</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">ADDR_HI</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ADDR_HI</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The upper 32 bits of the source or destinaton AXI address for the DMA operation.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B5443504FD918CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001040</span> Register(32 bit) SSPDMA_status</span><br/>
      <span class="sdescdet">SSP DMA Status Register</span><br/>
      <span class="ldescdet">Contains status of the DMA engine
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249040</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x7c000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x7c000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">DMA_DONE</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">AXI_WR_IDLE</td>
        <td class="fldnorm" colspan="1">BUS_SM_IDLE</td>
        <td class="fldnorm" colspan="24">BYTES_MOVED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMA_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that the DMA operation has completed. DMA_EN must be cleared once this bit is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AXI_WR_IDLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates all outstanding writes on the AXI have completed.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BUS_SM_IDLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that the APB/AXI bus state machine is in IDLE state. When prematurely disabling the DMA engine, this bit must be polled until it indicates IDLE before restarting DMA engine.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BYTES_MOVED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The number of bytes that have already been moved by the DMA</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_193D48A26BD9BE42" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001044</span> Register(32 bit) SSPDMA_crc32</span><br/>
      <span class="sdescdet">SSPDMA CRC32</span><br/>
      <span class="ldescdet">Contains the CRC32 value for a DMA Read operation
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249044</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CRC32</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CRC32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">During DMA read operations, a CRC32 value is calculated over all the data moved by the DMA engine. This CRC32 algorithm is the same CRC32 used for Clause 4 MAC Ethernet.<br/> Reading this value is completely optional, and may be used to check the integrity of the moved data.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9BD45BE36FAEA5F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001080</span> Register(32 bit) SSPDMA_lvl_irq_stat</span><br/>
      <span class="sdescdet">Level interrupt status</span><br/>
      <span class="ldescdet">Indicates the current Masked + Inverted status of the level sensitive interrupts
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249080</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">unused</td>
        <td class="fldnorm" colspan="1">rsv6</td>
        <td class="fldnorm" colspan="1">rsv5</td>
        <td class="fldnorm" colspan="1">sspdma_done_irq</td>
        <td class="fldnorm" colspan="1">rxsm_timeout_irq</td>
        <td class="fldnorm" colspan="1">dma_bad_param_irq</td>
        <td class="fldnorm" colspan="1">rsv4</td>
        <td class="fldnorm" colspan="1">rsv3</td>
        <td class="fldnorm" colspan="1">rsv2</td>
        <td class="fldnorm" colspan="1">rsv1</td>
        <td class="fldnorm" colspan="1">rsv0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">UNUSED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sspdma_done_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSPDMA Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsm_timeout_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Statemachine Timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dma_bad_param_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA was programmed with invalid parameters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D687C764BD1C290" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001084</span> Register(32 bit) SSPDMA_lvl_irq_mask</span><br/>
      <span class="sdescdet">level interrupt mask</span><br/>
      <span class="ldescdet">Programmable mask for level sensitive interrupts.<br/> 1 = Enable Interrupt<br/> 0 = Mask Interrupt
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249084</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">unused</td>
        <td class="fldnorm" colspan="1">rsv6</td>
        <td class="fldnorm" colspan="1">rsv5</td>
        <td class="fldnorm" colspan="1">sspdma_done_irq</td>
        <td class="fldnorm" colspan="1">rxsm_timeout_irq</td>
        <td class="fldnorm" colspan="1">dma_bad_param_irq</td>
        <td class="fldnorm" colspan="1">rsv4</td>
        <td class="fldnorm" colspan="1">rsv3</td>
        <td class="fldnorm" colspan="1">rsv2</td>
        <td class="fldnorm" colspan="1">rsv1</td>
        <td class="fldnorm" colspan="1">rsv0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">UNUSED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sspdma_done_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSPDMA Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsm_timeout_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Statemachine Timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dma_bad_param_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA was programmed with invalid parameters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_721C2F1413ADD687" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001088</span> Register(32 bit) SSPDMA_lvl_irq_inv</span><br/>
      <span class="sdescdet">Level interrupt polarity</span><br/>
      <span class="ldescdet">Programmable inversion of the level sensitive interrupt<br/> 1 = Cause interrupt when signal is LOW<br/> 0 = Cause interrupt when signal is HIGH
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249088</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">unused</td>
        <td class="fldnorm" colspan="1">rsv6</td>
        <td class="fldnorm" colspan="1">rsv5</td>
        <td class="fldnorm" colspan="1">sspdma_done_irq</td>
        <td class="fldnorm" colspan="1">rxsm_timeout_irq</td>
        <td class="fldnorm" colspan="1">dma_bad_param_irq</td>
        <td class="fldnorm" colspan="1">rsv4</td>
        <td class="fldnorm" colspan="1">rsv3</td>
        <td class="fldnorm" colspan="1">rsv2</td>
        <td class="fldnorm" colspan="1">rsv1</td>
        <td class="fldnorm" colspan="1">rsv0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">UNUSED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sspdma_done_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSPDMA Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsm_timeout_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Statemachine Timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dma_bad_param_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA was programmed with invalid parameters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C995DAFDF595916A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000108c</span> Register(32 bit) SSPDMA_lvl_irq_nomask</span><br/>
      <span class="sdescdet">Unmasked level interrupt status</span><br/>
      <span class="ldescdet">Raw value of the level sensitive interrupt signals, without masking or inverting
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0024908c</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">unused</td>
        <td class="fldnorm" colspan="1">rsv6</td>
        <td class="fldnorm" colspan="1">rsv5</td>
        <td class="fldnorm" colspan="1">sspdma_done_irq</td>
        <td class="fldnorm" colspan="1">rxsm_timeout_irq</td>
        <td class="fldnorm" colspan="1">dma_bad_param_irq</td>
        <td class="fldnorm" colspan="1">rsv4</td>
        <td class="fldnorm" colspan="1">rsv3</td>
        <td class="fldnorm" colspan="1">rsv2</td>
        <td class="fldnorm" colspan="1">rsv1</td>
        <td class="fldnorm" colspan="1">rsv0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">UNUSED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sspdma_done_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSPDMA Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsm_timeout_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Statemachine Timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dma_bad_param_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA was programmed with invalid parameters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD2DDC719301EB68" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001090</span> Register(32 bit) SSPDMA_edg_irq_stat</span><br/>
      <span class="sdescdet">Edge interrupt status</span><br/>
      <span class="ldescdet">Indicates the current Masked and Inverted status of the Edge sensitive interrupts
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249090</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">unused</td>
        <td class="fldnorm" colspan="1">axi_rd_resp_irq</td>
        <td class="fldnorm" colspan="1">axi_wr_resp_irq</td>
        <td class="fldnorm" colspan="1">rsv2</td>
        <td class="fldnorm" colspan="1">rsv1</td>
        <td class="fldnorm" colspan="1">rsv0</td>
        <td class="fldnorm" colspan="1">rw_to_ssp_irq</td>
        <td class="fldnorm" colspan="1">ssp_rxf_irq</td>
        <td class="fldnorm" colspan="1">ssp_txf_irq</td>
        <td class="fldnorm" colspan="1">ssp_ror_irq</td>
        <td class="fldnorm" colspan="1">ssp_rt_irq</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RO/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">UNUSED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">axi_rd_resp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI RD RESP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">axi_wr_resp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI WR RESP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rw_to_ssp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read or Write occurred to SSP while DMA Enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_rxf_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX FIFO has 4 or more bytes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_txf_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP TX FIFO has 4 or less bytes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_ror_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX Overrun</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_rt_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX Timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4075109AA191385" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001094</span> Register(32 bit) SSPDMA_edg_irq_mask</span><br/>
      <span class="sdescdet">Edge interrupt mask</span><br/>
      <span class="ldescdet">Programmable mask for level sensitive interrupts<br/> 1 = Enable Interrupt<br/> 0 = Mask Interrupt
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249094</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">unused</td>
        <td class="fldnorm" colspan="1">axi_rd_resp_irq</td>
        <td class="fldnorm" colspan="1">axi_wr_resp_irq</td>
        <td class="fldnorm" colspan="1">rsv2</td>
        <td class="fldnorm" colspan="1">rsv1</td>
        <td class="fldnorm" colspan="1">rsv0</td>
        <td class="fldnorm" colspan="1">rw_to_ssp_irq</td>
        <td class="fldnorm" colspan="1">ssp_rxf_irq</td>
        <td class="fldnorm" colspan="1">ssp_txf_irq</td>
        <td class="fldnorm" colspan="1">ssp_ror_irq</td>
        <td class="fldnorm" colspan="1">ssp_rt_irq</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">UNUSED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">axi_rd_resp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI RD RESP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">axi_wr_resp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI WR RESP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rw_to_ssp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read or Write occurred to SSP while DMA Enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_rxf_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX FIFO has 4 or more bytes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_txf_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP TX FIFO has 4 or less bytes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_ror_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX Overrun</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_rt_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX Timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1ADFEBEEBD443601" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001098</span> Register(32 bit) SSPDMA_edg_irq_inv</span><br/>
      <span class="sdescdet">Edge interrupt polarity</span><br/>
      <span class="ldescdet">Programmable inversion of the edge sensitive interrupt<br/> 1 = Cause interrupt on falling edge of signal<br/> 0 = Cause interrupt on rising edge of signal
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249098</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">unused</td>
        <td class="fldnorm" colspan="1">axi_rd_resp_irq</td>
        <td class="fldnorm" colspan="1">axi_wr_resp_irq</td>
        <td class="fldnorm" colspan="1">rsv2</td>
        <td class="fldnorm" colspan="1">rsv1</td>
        <td class="fldnorm" colspan="1">rsv0</td>
        <td class="fldnorm" colspan="1">rw_to_ssp_irq</td>
        <td class="fldnorm" colspan="1">ssp_rxf_irq</td>
        <td class="fldnorm" colspan="1">ssp_txf_irq</td>
        <td class="fldnorm" colspan="1">ssp_ror_irq</td>
        <td class="fldnorm" colspan="1">ssp_rt_irq</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">UNUSED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">axi_rd_resp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI RD RESP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">axi_wr_resp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI WR RESP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rw_to_ssp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read or Write occurred to SSP while DMA Enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_rxf_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX FIFO has 4 or more bytes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_txf_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP TX FIFO has 4 or less bytes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_ror_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX Overrun</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_rt_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX Timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_24A391A2DE196D66" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000109c</span> Register(32 bit) SSPDMA_edg_irq_nomask</span><br/>
      <span class="sdescdet">Unmasked level interrupt status</span><br/>
      <span class="ldescdet">Raw value of the level sensitive interrupt signals, without masking or inverting
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0024909c</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">unused</td>
        <td class="fldnorm" colspan="1">rsv6</td>
        <td class="fldnorm" colspan="1">rsv5</td>
        <td class="fldnorm" colspan="1">sspdma_done_irq</td>
        <td class="fldnorm" colspan="1">rxsm_timeout_irq</td>
        <td class="fldnorm" colspan="1">dma_bad_param_irq</td>
        <td class="fldnorm" colspan="1">rsv4</td>
        <td class="fldnorm" colspan="1">rsv3</td>
        <td class="fldnorm" colspan="1">rsv2</td>
        <td class="fldnorm" colspan="1">rsv1</td>
        <td class="fldnorm" colspan="1">rsv0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">UNUSED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sspdma_done_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSPDMA Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rxsm_timeout_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Statemachine Timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dma_bad_param_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA was programmed with invalid parameters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_968E1BF816B4A716" class="boxed tabrb"><span class="regname">+<span class="addr">0x00001100</span> Register(32 bit) SSPDMA_edg_irq_raw</span><br/>
      <span class="sdescdet">Raw status of edge interrupt</span><br/>
      <span class="ldescdet">Raw value of the edge sensitive interrupt signals. This does not look at any edges, just the current state.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x00249100</span> at NOC.rcs__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="22">unused</td>
        <td class="fldnorm" colspan="1">axi_rd_resp_irq</td>
        <td class="fldnorm" colspan="1">axi_wr_resp_irq</td>
        <td class="fldnorm" colspan="1">rsv2</td>
        <td class="fldnorm" colspan="1">rsv1</td>
        <td class="fldnorm" colspan="1">rsv0</td>
        <td class="fldnorm" colspan="1">rw_to_ssp_irq</td>
        <td class="fldnorm" colspan="1">ssp_rxf_irq</td>
        <td class="fldnorm" colspan="1">ssp_txf_irq</td>
        <td class="fldnorm" colspan="1">ssp_ror_irq</td>
        <td class="fldnorm" colspan="1">ssp_rt_irq</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="22">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">unused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">UNUSED</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">axi_rd_resp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI RD RESP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">axi_wr_resp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI WR RESP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsv0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RESERVED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rw_to_ssp_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read or Write occurred to SSP while DMA Enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_rxf_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX FIFO has 4 or more bytes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_txf_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP TX FIFO has 4 or less bytes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_ror_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX Overrun</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ssp_rt_irq</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SSP RX Timeout</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_rcs_sspdma0_sspdma_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
