// Seed: 355959803
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1 - -1 ? id_5 : id_3;
endmodule
module module_1 #(
    parameter id_10 = 32'd40,
    parameter id_4  = 32'd39
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1] = id_4 - id_4;
  wire [id_4 : -1 'b0] id_5;
  logic id_6;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_5,
      id_5,
      id_7,
      id_5
  );
  logic [7:0][1 : -1] id_8;
  wire id_9;
  logic _id_10;
  wire ["" : id_10] id_11;
endmodule
