Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2410756633304321a07bf82cd3e09b1e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StackSim_behav xil_defaultlib.StackSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stack_default
Compiling module xil_defaultlib.StackSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot StackSim_behav
