Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 21 14:54:50 2019
| Host         : A205-29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_out_timing_summary_routed.rpt -pb vga_out_timing_summary_routed.pb -rpx vga_out_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_out
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.925        0.000                      0                   46        0.233        0.000                      0                   46        3.000        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.925        0.000                      0                   46        0.233        0.000                      0                   46        4.196        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 3.773ns (46.259%)  route 4.383ns (53.741%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.847 f  vcount_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.790     5.638    data0__0[13]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.306     5.944 f  vcount[9]_i_6/O
                         net (fo=2, routed)           0.445     6.388    vcount[9]_i_6_n_0
    SLICE_X83Y142        LUT5 (Prop_lut5_I0_O)        0.124     6.512 f  pix_b[0]_i_5/O
                         net (fo=1, routed)           0.303     6.815    pix_b[0]_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I5_O)        0.124     6.939 r  pix_b[0]_i_1/O
                         net (fo=4, routed)           0.391     7.330    pix_b[0]_i_1_n_0
    SLICE_X82Y141        FDRE                                         r  pix_b_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.593     7.965    pixclk
    SLICE_X82Y141        FDRE                                         r  pix_b_reg[0]_lopt_replica_2/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X82Y141        FDRE (Setup_fdre_C_D)       -0.061     8.255    pix_b_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 3.773ns (46.484%)  route 4.344ns (53.516%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.847 f  vcount_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.790     5.638    data0__0[13]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.306     5.944 f  vcount[9]_i_6/O
                         net (fo=2, routed)           0.445     6.388    vcount[9]_i_6_n_0
    SLICE_X83Y142        LUT5 (Prop_lut5_I0_O)        0.124     6.512 f  pix_b[0]_i_5/O
                         net (fo=1, routed)           0.303     6.815    pix_b[0]_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I5_O)        0.124     6.939 r  pix_b[0]_i_1/O
                         net (fo=4, routed)           0.351     7.291    pix_b[0]_i_1_n_0
    SLICE_X82Y141        FDRE                                         r  pix_b_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.593     7.965    pixclk
    SLICE_X82Y141        FDRE                                         r  pix_b_reg[0]_lopt_replica_3/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X82Y141        FDRE (Setup_fdre_C_D)       -0.081     8.235    pix_b_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 3.773ns (46.451%)  route 4.350ns (53.549%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.847 f  vcount_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.790     5.638    data0__0[13]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.306     5.944 f  vcount[9]_i_6/O
                         net (fo=2, routed)           0.445     6.388    vcount[9]_i_6_n_0
    SLICE_X83Y142        LUT5 (Prop_lut5_I0_O)        0.124     6.512 f  pix_b[0]_i_5/O
                         net (fo=1, routed)           0.303     6.815    pix_b[0]_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I5_O)        0.124     6.939 r  pix_b[0]_i_1/O
                         net (fo=4, routed)           0.357     7.296    pix_b[0]_i_1_n_0
    SLICE_X82Y141        FDRE                                         r  pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.593     7.965    pixclk
    SLICE_X82Y141        FDRE                                         r  pix_b_reg[0]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X82Y141        FDRE (Setup_fdre_C_D)       -0.067     8.249    pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 3.890ns (49.461%)  route 3.975ns (50.539%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.627 r  vcount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.627    vcount_reg[15]_i_1_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.964 r  vcount_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.407     5.372    data0__0[17]
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.306     5.678 r  vcount[9]_i_5/O
                         net (fo=2, routed)           0.677     6.355    vcount[9]_i_5_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     6.479 r  vcount[9]_i_2/O
                         net (fo=5, routed)           0.436     6.915    vcount[9]_i_2_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     7.039    vcount[5]
    SLICE_X85Y141        FDRE                                         r  vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.593     7.965    pixclk
    SLICE_X85Y141        FDRE                                         r  vcount_reg[5]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)        0.031     8.347    vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.861ns  (logic 3.890ns (49.486%)  route 3.971ns (50.514%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.627 r  vcount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.627    vcount_reg[15]_i_1_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.964 r  vcount_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.407     5.372    data0__0[17]
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.306     5.678 r  vcount[9]_i_5/O
                         net (fo=2, routed)           0.677     6.355    vcount[9]_i_5_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     6.479 r  vcount[9]_i_2/O
                         net (fo=5, routed)           0.432     6.911    vcount[9]_i_2_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I1_O)        0.124     7.035 r  vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     7.035    vcount[1]
    SLICE_X85Y141        FDRE                                         r  vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.593     7.965    pixclk
    SLICE_X85Y141        FDRE                                         r  vcount_reg[1]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)        0.029     8.345    vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 3.890ns (49.504%)  route 3.968ns (50.496%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.627 r  vcount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.627    vcount_reg[15]_i_1_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.964 r  vcount_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.407     5.372    data0__0[17]
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.306     5.678 r  vcount[9]_i_5/O
                         net (fo=2, routed)           0.677     6.355    vcount[9]_i_5_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     6.479 r  vcount[9]_i_2/O
                         net (fo=5, routed)           0.429     6.908    vcount[9]_i_2_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.124     7.032 r  vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     7.032    vcount[8]
    SLICE_X83Y141        FDRE                                         r  vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.593     7.965    pixclk
    SLICE_X83Y141        FDRE                                         r  vcount_reg[8]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)        0.029     8.345    vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 3.773ns (48.588%)  route 3.992ns (51.412%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.847 f  vcount_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.790     5.638    data0__0[13]
    SLICE_X83Y142        LUT4 (Prop_lut4_I1_O)        0.306     5.944 f  vcount[9]_i_6/O
                         net (fo=2, routed)           0.445     6.388    vcount[9]_i_6_n_0
    SLICE_X83Y142        LUT5 (Prop_lut5_I0_O)        0.124     6.512 f  pix_b[0]_i_5/O
                         net (fo=1, routed)           0.303     6.815    pix_b[0]_i_5_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I5_O)        0.124     6.939 r  pix_b[0]_i_1/O
                         net (fo=4, routed)           0.000     6.939    pix_b[0]_i_1_n_0
    SLICE_X82Y141        FDRE                                         r  pix_b_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.593     7.965    pixclk
    SLICE_X82Y141        FDRE                                         r  pix_b_reg[0]_lopt_replica/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X82Y141        FDRE (Setup_fdre_C_D)        0.032     8.348    pix_b_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.348    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 3.890ns (50.417%)  route 3.826ns (49.583%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.627 r  vcount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.627    vcount_reg[15]_i_1_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.964 r  vcount_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.407     5.372    data0__0[17]
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.306     5.678 r  vcount[9]_i_5/O
                         net (fo=2, routed)           0.677     6.355    vcount[9]_i_5_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     6.479 r  vcount[9]_i_2/O
                         net (fo=5, routed)           0.287     6.766    vcount[9]_i_2_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.124     6.890 r  vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     6.890    vcount[7]
    SLICE_X85Y142        FDRE                                         r  vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.593     7.965    pixclk
    SLICE_X85Y142        FDRE                                         r  vcount_reg[7]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X85Y142        FDRE (Setup_fdre_C_D)        0.031     8.347    vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.885ns (50.384%)  route 3.826ns (49.616%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.627 r  vcount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.627    vcount_reg[15]_i_1_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.964 r  vcount_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.407     5.372    data0__0[17]
    SLICE_X85Y142        LUT4 (Prop_lut4_I2_O)        0.306     5.678 r  vcount[9]_i_5/O
                         net (fo=2, routed)           0.677     6.355    vcount[9]_i_5_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     6.479 r  vcount[9]_i_2/O
                         net (fo=5, routed)           0.287     6.766    vcount[9]_i_2_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I1_O)        0.119     6.885 r  vcount[9]_i_1/O
                         net (fo=1, routed)           0.000     6.885    vcount[9]
    SLICE_X85Y142        FDRE                                         r  vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.593     7.965    pixclk
    SLICE_X85Y142        FDRE                                         r  vcount_reg[9]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X85Y142        FDRE (Setup_fdre_C_D)        0.075     8.391    vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 3.348ns (57.700%)  route 2.454ns (42.300%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.966 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.714    -0.826    pixclk
    SLICE_X89Y139        FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.381     0.011    hcount_reg_n_0_[0]
    SLICE_X87Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.591 r  hcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.591    hcount_reg[4]_i_1_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.904 f  hcount_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.671     1.575    hcount_reg[7]_i_1_n_4
    SLICE_X86Y140        LUT3 (Prop_lut3_I1_O)        0.335     1.910 r  hcount[10]_i_4/O
                         net (fo=2, routed)           0.839     2.749    hcount[10]_i_4_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.327     3.076 r  hcount[9]_i_2/O
                         net (fo=6, routed)           0.563     3.639    hcount[9]_i_2_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.763 r  vcount[3]_i_2/O
                         net (fo=1, routed)           0.000     3.763    vcount[3]_i_2_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.276 r  vcount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.276    vcount_reg[3]_i_1_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.393 r  vcount_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.393    vcount_reg[6]_i_1_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.510 r  vcount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    vcount_reg[11]_i_1_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.627 r  vcount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.627    vcount_reg[15]_i_1_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.744 r  vcount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.744    vcount_reg[19]_i_1_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.976 r  vcount_reg[20]_i_1/O[0]
                         net (fo=3, routed)           0.000     4.976    data0__0[20]
    SLICE_X84Y145        FDRE                                         r  vcount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          1.594     7.966    pixclk
    SLICE_X84Y145        FDRE                                         r  vcount_reg[20]/C
                         clock pessimism              0.560     8.525    
                         clock uncertainty           -0.208     8.317    
    SLICE_X84Y145        FDRE (Setup_fdre_C_D)        0.099     8.416    vcount_reg[20]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  3.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.285ns (81.881%)  route 0.063ns (18.119%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.599    -0.565    pixclk
    SLICE_X86Y139        FDRE                                         r  hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  hcount_reg[3]/Q
                         net (fo=2, routed)           0.063    -0.361    hcount_reg_n_0_[3]
    SLICE_X87Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.217 r  hcount_reg[4]_i_1/O[3]
                         net (fo=6, routed)           0.000    -0.217    hcount[4]
    SLICE_X87Y139        FDRE                                         r  hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.871    -0.802    pixclk
    SLICE_X87Y139        FDRE                                         r  hcount_reg[4]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X87Y139        FDRE (Hold_fdre_C_D)         0.102    -0.450    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 hcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            hcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.600    -0.564    pixclk
    SLICE_X87Y141        FDRE                                         r  hcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  hcount_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.303    hcount_reg_n_0_[12]
    SLICE_X87Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  hcount_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.195    hcount[12]
    SLICE_X87Y141        FDRE                                         r  hcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.871    -0.801    pixclk
    SLICE_X87Y141        FDRE                                         r  hcount_reg[12]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.102    -0.462    hcount_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 hcount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            hcount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.601    -0.563    pixclk
    SLICE_X87Y143        FDRE                                         r  hcount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  hcount_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.302    hcount_reg_n_0_[20]
    SLICE_X87Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.194 r  hcount_reg[20]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.194    hcount[20]
    SLICE_X87Y143        FDRE                                         r  hcount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.872    -0.800    pixclk
    SLICE_X87Y143        FDRE                                         r  hcount_reg[20]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.102    -0.461    hcount_reg[20]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.600    -0.564    pixclk
    SLICE_X84Y143        FDRE                                         r  vcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  vcount_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.274    vcount__0[14]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  vcount_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.164    data0__0[14]
    SLICE_X84Y143        FDRE                                         r  vcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.871    -0.801    pixclk
    SLICE_X84Y143        FDRE                                         r  vcount_reg[14]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.130    -0.434    vcount_reg[14]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 hcount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            hcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.600    -0.564    pixclk
    SLICE_X87Y142        FDRE                                         r  hcount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  hcount_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.307    hcount_reg_n_0_[13]
    SLICE_X87Y142        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.192 r  hcount_reg[16]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.192    hcount[13]
    SLICE_X87Y142        FDRE                                         r  hcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.871    -0.801    pixclk
    SLICE_X87Y142        FDRE                                         r  hcount_reg[13]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.102    -0.462    hcount_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.600    -0.564    pixclk
    SLICE_X87Y140        FDRE                                         r  hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  hcount_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.303    hcount_reg_n_0_[7]
    SLICE_X87Y140        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  hcount_reg[7]_i_1/O[2]
                         net (fo=6, routed)           0.000    -0.192    hcount[7]
    SLICE_X87Y140        FDRE                                         r  hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.871    -0.801    pixclk
    SLICE_X87Y140        FDRE                                         r  hcount_reg[7]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y140        FDRE (Hold_fdre_C_D)         0.102    -0.462    hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.599    -0.565    pixclk
    SLICE_X84Y142        FDRE                                         r  vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vcount_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.275    vcount__0[10]
    SLICE_X84Y142        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  vcount_reg[11]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.165    data0__0[10]
    SLICE_X84Y142        FDRE                                         r  vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.871    -0.802    pixclk
    SLICE_X84Y142        FDRE                                         r  vcount_reg[10]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.130    -0.435    vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.600    -0.564    pixclk
    SLICE_X84Y144        FDRE                                         r  vcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  vcount_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.274    vcount__0[18]
    SLICE_X84Y144        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  vcount_reg[19]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.164    data0__0[18]
    SLICE_X84Y144        FDRE                                         r  vcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.871    -0.801    pixclk
    SLICE_X84Y144        FDRE                                         r  vcount_reg[18]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X84Y144        FDRE (Hold_fdre_C_D)         0.130    -0.434    vcount_reg[18]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.599    -0.565    pixclk
    SLICE_X84Y140        FDRE                                         r  vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vcount_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.275    vcount__0[2]
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  vcount_reg[3]_i_1/O[2]
                         net (fo=5, routed)           0.000    -0.165    data0__0[2]
    SLICE_X84Y140        FDRE                                         r  vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.871    -0.802    pixclk
    SLICE_X84Y140        FDRE                                         r  vcount_reg[2]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y140        FDRE (Hold_fdre_C_D)         0.130    -0.435    vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.599    -0.565    pixclk
    SLICE_X84Y141        FDRE                                         r  vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vcount_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.275    vcount__0[6]
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  vcount_reg[6]_i_1/O[2]
                         net (fo=4, routed)           0.000    -0.165    data0__0[6]
    SLICE_X84Y141        FDRE                                         r  vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    timer/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timer/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timer/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timer/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timer/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timer/inst/clkout1_buf/O
                         net (fo=46, routed)          0.871    -0.802    pixclk
    SLICE_X84Y141        FDRE                                         r  vcount_reg[6]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.130    -0.435    vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { timer/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   timer/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X86Y141    hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y141    hcount_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y141    hcount_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y142    hcount_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y142    hcount_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y142    hcount_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y142    hcount_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y143    hcount_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y141    hcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y141    hcount_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y141    hcount_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y142    hcount_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y142    hcount_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y142    hcount_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y142    hcount_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y141    hcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y141    hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y141    hcount_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y139    hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y139    hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y139    hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y139    hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y140    hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y140    hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y140    hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y140    hcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X84Y143    vcount_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X84Y143    vcount_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { timer/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   timer/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  timer/inst/mmcm_adv_inst/CLKFBOUT



