{"vcs1":{"timestamp_begin":1726310603.889321856, "rt":2.27, "ut":0.28, "st":0.21}}
{"vcselab":{"timestamp_begin":1726310606.226444562, "rt":0.94, "ut":0.29, "st":0.12}}
{"link":{"timestamp_begin":1726310607.226716844, "rt":0.35, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726310603.331651046}
{"VCS_COMP_START_TIME": 1726310603.331651046}
{"VCS_COMP_END_TIME": 1726310609.579987834}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330300}}
{"stitch_vcselab": {"peak_mem": 231536}}
