 module sipo_tb;
  reg clk, in;
  wire [3:0] out;

  sipo uut(in, clk, out);

  initial begin
    clk = 0;
    forever #5 clk = ~clk;
  end

  initial begin
    $dumpfile("sipo.vcd");
    $dumpvars(0, sipo_tb);

    in = 1; #10;
    in = 0; #10;
    in = 1; #10;
    in = 1; #10;

    #20;
    $finish;
  end
endmodule
