#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d40d0ef7a0 .scope module, "test_cache_4wayl2" "test_cache_4wayl2" 2 3;
 .timescale -9 -12;
P_000001d40d0dd560 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000001011>;
P_000001d40d0dd598 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
v000001d40d14a860_0 .var "addr", 10 0;
v000001d40d14a4a0_0 .var "clk", 0 0;
v000001d40d14ae00_0 .net "hit", 0 0, v000001d40d0efac0_0;  1 drivers
v000001d40d14a680_0 .var/i "i", 31 0;
v000001d40d14afe0_0 .var "read", 0 0;
v000001d40d14a540_0 .net "read_data", 31 0, v000001d40d0b2d30_0;  1 drivers
v000001d40d14a900_0 .var "rst", 0 0;
S_000001d40d0ef930 .scope module, "uut" "cache_4wayl2" 2 20, 3 3 0, S_000001d40d0ef7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 32 "read_data";
    .port_info 5 /OUTPUT 1 "hit";
P_000001d40d0b2b30 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001011>;
P_000001d40d0b2b68 .param/l "BLOCK_SIZE" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001d40d0b2ba0 .param/l "CACHE_SIZE" 0 3 6, +C4<00000000000000000000001000000000>;
P_000001d40d0b2bd8 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_000001d40d0b2c10 .param/l "INDEX_WIDTH" 1 3 19, +C4<00000000000000000000000000000010>;
P_000001d40d0b2c48 .param/l "NUM_SETS" 1 3 18, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_000001d40d0b2c80 .param/l "NUM_WAYS" 1 3 17, +C4<00000000000000000000000000000100>;
P_000001d40d0b2cb8 .param/l "OFFSET_WIDTH" 1 3 20, +C4<00000000000000000000000000000101>;
P_000001d40d0b2cf0 .param/l "TAG_WIDTH" 1 3 21, +C4<0000000000000000000000000000000100>;
v000001d40d0b3120_0 .net "addr", 10 0, v000001d40d14a860_0;  1 drivers
v000001d40d0b3400_0 .net "clk", 0 0, v000001d40d14a4a0_0;  1 drivers
v000001d40d0b3270 .array "data_array", 15 0, 31 0;
v000001d40d0daed0_0 .var "found", 0 0;
v000001d40d0efac0_0 .var "hit", 0 0;
v000001d40d0efb60_0 .var/i "i", 31 0;
v000001d40d0dca30_0 .net "index", 1 0, L_000001d40d14aae0;  1 drivers
v000001d40d0dcad0 .array "lru", 3 0, 1 0;
v000001d40d0dcb70_0 .net "read", 0 0, v000001d40d14afe0_0;  1 drivers
v000001d40d0b2d30_0 .var "read_data", 31 0;
v000001d40d0b2dd0_0 .var "replace_way", 1 0;
v000001d40d0b2e70_0 .net "rst", 0 0, v000001d40d14a900_0;  1 drivers
v000001d40d14a360_0 .net "tag", 3 0, L_000001d40d14af40;  1 drivers
v000001d40d14acc0 .array "tag_array", 15 0, 3 0;
v000001d40d14aea0 .array "valid_array", 15 0, 0 0;
E_000001d40d0da100 .event posedge, v000001d40d0b2e70_0, v000001d40d0b3400_0;
L_000001d40d14af40 .part v000001d40d14a860_0, 7, 4;
L_000001d40d14aae0 .part v000001d40d14a860_0, 5, 2;
    .scope S_000001d40d0ef930;
T_0 ;
    %wait E_000001d40d0da100;
    %load/vec4 v000001d40d0b2e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d40d0efac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d40d0b2d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d40d0efb60_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001d40d0efb60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001d40d0efb60_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d40d14aea0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001d40d0efb60_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d40d14acc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001d40d0efb60_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d40d0b3270, 0, 4;
    %load/vec4 v000001d40d0efb60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d40d0efb60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d40d0dcad0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d40d0dcb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d40d0efac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d40d0daed0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d40d0efb60_0, 0, 32;
T_0.6 ;
    %load/vec4 v000001d40d0efb60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.7, 5;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001d40d0efb60_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001d40d14aea0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001d40d0efb60_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001d40d14acc0, 4;
    %load/vec4 v000001d40d14a360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d40d0efac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d40d0daed0_0, 0, 1;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001d40d0efb60_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001d40d0b3270, 4;
    %assign/vec4 v000001d40d0b2d30_0, 0;
    %load/vec4 v000001d40d0efb60_0;
    %pad/s 2;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d40d0dcad0, 0, 4;
T_0.8 ;
    %load/vec4 v000001d40d0efb60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d40d0efb60_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %load/vec4 v000001d40d0daed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001d40d0dcad0, 4;
    %store/vec4 v000001d40d0b2dd0_0, 0, 2;
    %load/vec4 v000001d40d14a360_0;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001d40d0b2dd0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d40d14acc0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001d40d0b2dd0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d40d14aea0, 0, 4;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001d40d0b2dd0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d40d0b3270, 0, 4;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v000001d40d0b2d30_0, 0;
    %load/vec4 v000001d40d0b2dd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v000001d40d0dca30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d40d0dcad0, 0, 4;
T_0.11 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d40d0ef7a0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001d40d14a4a0_0;
    %inv;
    %store/vec4 v000001d40d14a4a0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d40d0ef7a0;
T_2 ;
    %vpi_call 2 35 "$display", "Starting test for cache_4wayl2..." {0 0 0};
    %vpi_call 2 36 "$dumpfile", "cache_4wayl2.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d40d0ef7a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d40d14a4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d40d14a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d40d14afe0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001d40d14a860_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d40d14a900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d40d14a680_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d40d14a680_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v000001d40d14a680_0;
    %muli 32, 0, 32;
    %pad/s 11;
    %store/vec4 v000001d40d14a860_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d40d14afe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d40d14afe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "Access %0d: Addr = 0x%0h | HIT = %0d | Data = 0x%0h", v000001d40d14a680_0, v000001d40d14a860_0, v000001d40d14ae00_0, v000001d40d14a540_0 {0 0 0};
    %load/vec4 v000001d40d14a680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d40d14a680_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d40d14a680_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001d40d14a680_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v000001d40d14a680_0;
    %muli 32, 0, 32;
    %pad/s 11;
    %store/vec4 v000001d40d14a860_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d40d14afe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d40d14afe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "Reaccess %0d: Addr = 0x%0h | HIT = %0d | Data = 0x%0h", v000001d40d14a680_0, v000001d40d14a860_0, v000001d40d14ae00_0, v000001d40d14a540_0 {0 0 0};
    %load/vec4 v000001d40d14a680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d40d14a680_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001d40d14a680_0, 0, 32;
T_2.4 ;
    %load/vec4 v000001d40d14a680_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001d40d14a680_0;
    %muli 32, 0, 32;
    %pad/s 11;
    %store/vec4 v000001d40d14a860_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d40d14afe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d40d14afe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 75 "$display", "Evict %0d: Addr = 0x%0h | HIT = %0d | Data = 0x%0h", v000001d40d14a680_0, v000001d40d14a860_0, v000001d40d14ae00_0, v000001d40d14a540_0 {0 0 0};
    %load/vec4 v000001d40d14a680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d40d14a680_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001d40d14a860_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d40d14afe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d40d14afe0_0, 0, 1;
    %vpi_call 2 83 "$display", "Post-eviction check: Addr = 0x%0h | HIT = %0d | Data = 0x%0h", v000001d40d14a860_0, v000001d40d14ae00_0, v000001d40d14a540_0 {0 0 0};
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_cache_4wayl2.v";
    "cache_4wayl2.v";
