-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spmm_hls_pe is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_buf_0_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_buf_0_ce0 : OUT STD_LOGIC;
    dense_buf_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_buf_1_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_buf_1_ce0 : OUT STD_LOGIC;
    dense_buf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_buf_2_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_buf_2_ce0 : OUT STD_LOGIC;
    dense_buf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_buf_3_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_buf_3_ce0 : OUT STD_LOGIC;
    dense_buf_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_buf_4_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_buf_4_ce0 : OUT STD_LOGIC;
    dense_buf_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_buf_5_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_buf_5_ce0 : OUT STD_LOGIC;
    dense_buf_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_buf_6_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_buf_6_ce0 : OUT STD_LOGIC;
    dense_buf_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_buf_7_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    dense_buf_7_ce0 : OUT STD_LOGIC;
    dense_buf_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read32 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read33 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read34 : IN STD_LOGIC_VECTOR (1 downto 0);
    p_read35 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read36 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_read37 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_read38 : IN STD_LOGIC_VECTOR (1 downto 0);
    p_read39 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read40 : IN STD_LOGIC_VECTOR (3 downto 0);
    p_read41 : IN STD_LOGIC_VECTOR (3 downto 0);
    p_read42 : IN STD_LOGIC_VECTOR (3 downto 0);
    p_read43 : IN STD_LOGIC_VECTOR (3 downto 0);
    p_read44 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_read45 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_read46 : IN STD_LOGIC_VECTOR (1 downto 0);
    p_read47 : IN STD_LOGIC_VECTOR (3 downto 0);
    out_buf_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_ce0 : OUT STD_LOGIC;
    out_buf_we0 : OUT STD_LOGIC;
    out_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    K : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of spmm_hls_pe is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal zext_ln89_fu_521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_reg_1020 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_1_fu_529_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_1_reg_1025 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_2_fu_537_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_2_reg_1030 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_3_fu_545_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_3_reg_1035 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_4_fu_549_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_4_reg_1040 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_5_fu_553_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_5_reg_1045 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_6_fu_557_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_6_reg_1050 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_7_fu_561_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_7_reg_1055 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln89_fu_565_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln89_reg_1060 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_8_fu_577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_8_reg_1065 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_9_fu_581_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_9_reg_1070 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_10_fu_585_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_10_reg_1075 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln89_1_fu_589_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln89_1_reg_1080 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_11_fu_597_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_11_reg_1085 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_12_fu_601_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_12_reg_1090 : STD_LOGIC_VECTOR (31 downto 0);
    signal half_fu_653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal half_reg_1095 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln89_fu_661_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln89_reg_1100 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln89_1_fu_665_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln89_1_reg_1105 : STD_LOGIC_VECTOR (19 downto 0);
    signal len_1_fu_669_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_1_reg_1110 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln97_fu_675_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln97_reg_1115 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln93_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_711_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_743_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_1133 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln96_1_fu_811_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln96_1_reg_1138 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln96_2_fu_815_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln96_2_reg_1144 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln78_fu_819_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln78_reg_1150 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_i_reg_1156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln97_fu_823_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln97_reg_1162 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln97_1_fu_827_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln97_1_reg_1167 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln78_fu_831_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln78_reg_1172 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_idle : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_ready : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_we0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_ce : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_idle : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_ready : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_ce0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_we0 : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_ce : STD_LOGIC;
    signal grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal cur_out_row_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_out_row_1_fu_793_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_166 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln93_fu_698_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln89_fu_525_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln89_1_fu_533_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln89_2_fu_541_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln89_3_fu_573_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_605_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln89_fu_613_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln89_fu_613_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln89_1_fu_619_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln89_13_fu_629_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln89_2_fu_639_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln89_2_fu_639_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_2_fu_605_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln89_1_fu_633_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln89_14_fu_649_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_1_fu_669_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln96_fu_707_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln99_fu_787_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_765_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln99_fu_787_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_out_row_1_fu_793_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_733_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1177_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1177_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1177_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component spmm_hls_pe_Pipeline_VITIS_LOOP_76_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        half : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln96_1 : IN STD_LOGIC_VECTOR (19 downto 0);
        dense_buf_0_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_0_ce0 : OUT STD_LOGIC;
        dense_buf_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_1_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_1_ce0 : OUT STD_LOGIC;
        dense_buf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_2_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_2_ce0 : OUT STD_LOGIC;
        dense_buf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_3_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_3_ce0 : OUT STD_LOGIC;
        dense_buf_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_4_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_4_ce0 : OUT STD_LOGIC;
        dense_buf_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_5_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_5_ce0 : OUT STD_LOGIC;
        dense_buf_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_6_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_6_ce0 : OUT STD_LOGIC;
        dense_buf_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_7_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_7_ce0 : OUT STD_LOGIC;
        dense_buf_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln78_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        conv_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln96_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_ce0 : OUT STD_LOGIC;
        out_buf_we0 : OUT STD_LOGIC;
        out_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1177_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1177_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1177_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1177_p_ce : OUT STD_LOGIC );
    end component;


    component spmm_hls_pe_Pipeline_VITIS_LOOP_76_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        len_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln97 : IN STD_LOGIC_VECTOR (19 downto 0);
        dense_buf_0_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_0_ce0 : OUT STD_LOGIC;
        dense_buf_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_1_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_1_ce0 : OUT STD_LOGIC;
        dense_buf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_2_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_2_ce0 : OUT STD_LOGIC;
        dense_buf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_3_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_3_ce0 : OUT STD_LOGIC;
        dense_buf_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_4_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_4_ce0 : OUT STD_LOGIC;
        dense_buf_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_5_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_5_ce0 : OUT STD_LOGIC;
        dense_buf_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_6_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_6_ce0 : OUT STD_LOGIC;
        dense_buf_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_buf_7_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        dense_buf_7_ce0 : OUT STD_LOGIC;
        dense_buf_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln78_6 : IN STD_LOGIC_VECTOR (2 downto 0);
        conv_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln97_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_ce0 : OUT STD_LOGIC;
        out_buf_we0 : OUT STD_LOGIC;
        out_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1177_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1177_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1177_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1177_p_ce : OUT STD_LOGIC );
    end component;


    component spmm_hls_uitofp_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spmm_hls_mux_164_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spmm_hls_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spmm_hls_mux_164_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464 : component spmm_hls_pe_Pipeline_VITIS_LOOP_76_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start,
        ap_done => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done,
        ap_idle => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_idle,
        ap_ready => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_ready,
        half => half_reg_1095,
        trunc_ln96_1 => trunc_ln96_1_reg_1138,
        dense_buf_0_address0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_address0,
        dense_buf_0_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_ce0,
        dense_buf_0_q0 => dense_buf_0_q0,
        dense_buf_1_address0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_address0,
        dense_buf_1_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_ce0,
        dense_buf_1_q0 => dense_buf_1_q0,
        dense_buf_2_address0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_address0,
        dense_buf_2_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_ce0,
        dense_buf_2_q0 => dense_buf_2_q0,
        dense_buf_3_address0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_address0,
        dense_buf_3_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_ce0,
        dense_buf_3_q0 => dense_buf_3_q0,
        dense_buf_4_address0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_address0,
        dense_buf_4_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_ce0,
        dense_buf_4_q0 => dense_buf_4_q0,
        dense_buf_5_address0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_address0,
        dense_buf_5_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_ce0,
        dense_buf_5_q0 => dense_buf_5_q0,
        dense_buf_6_address0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_address0,
        dense_buf_6_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_ce0,
        dense_buf_6_q0 => dense_buf_6_q0,
        dense_buf_7_address0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_address0,
        dense_buf_7_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_ce0,
        dense_buf_7_q0 => dense_buf_7_q0,
        trunc_ln78_1 => trunc_ln78_reg_1150,
        conv_i_i => conv_i_i_reg_1156,
        trunc_ln96_3 => trunc_ln96_2_reg_1144,
        out_buf_address0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_address0,
        out_buf_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_ce0,
        out_buf_we0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_we0,
        out_buf_d0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_d0,
        grp_fu_1177_p_din0 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din0,
        grp_fu_1177_p_din1 => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din1,
        grp_fu_1177_p_dout0 => grp_fu_1177_p2,
        grp_fu_1177_p_ce => grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_ce);

    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491 : component spmm_hls_pe_Pipeline_VITIS_LOOP_76_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start,
        ap_done => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done,
        ap_idle => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_idle,
        ap_ready => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_ready,
        len_1 => len_1_reg_1110,
        add_ln97 => add_ln97_reg_1162,
        dense_buf_0_address0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_address0,
        dense_buf_0_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_ce0,
        dense_buf_0_q0 => dense_buf_0_q0,
        dense_buf_1_address0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_address0,
        dense_buf_1_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_ce0,
        dense_buf_1_q0 => dense_buf_1_q0,
        dense_buf_2_address0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_address0,
        dense_buf_2_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_ce0,
        dense_buf_2_q0 => dense_buf_2_q0,
        dense_buf_3_address0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_address0,
        dense_buf_3_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_ce0,
        dense_buf_3_q0 => dense_buf_3_q0,
        dense_buf_4_address0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_address0,
        dense_buf_4_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_ce0,
        dense_buf_4_q0 => dense_buf_4_q0,
        dense_buf_5_address0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_address0,
        dense_buf_5_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_ce0,
        dense_buf_5_q0 => dense_buf_5_q0,
        dense_buf_6_address0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_address0,
        dense_buf_6_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_ce0,
        dense_buf_6_q0 => dense_buf_6_q0,
        dense_buf_7_address0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_address0,
        dense_buf_7_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_ce0,
        dense_buf_7_q0 => dense_buf_7_q0,
        add_ln78_6 => add_ln78_reg_1172,
        conv_i_i => conv_i_i_reg_1156,
        add_ln97_1 => add_ln97_1_reg_1167,
        out_buf_address0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_address0,
        out_buf_ce0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_ce0,
        out_buf_we0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_we0,
        out_buf_d0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_d0,
        grp_fu_1177_p_din0 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din0,
        grp_fu_1177_p_din1 => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din1,
        grp_fu_1177_p_dout0 => grp_fu_1177_p2,
        grp_fu_1177_p_ce => grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_ce);

    uitofp_32ns_32_4_no_dsp_1_U176 : component spmm_hls_uitofp_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_1_reg_1133,
        ce => ap_const_logic_1,
        dout => grp_fu_518_p1);

    mux_164_32_1_1_U177 : component spmm_hls_mux_164_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => p_read32,
        din1 => zext_ln89_12_reg_1090,
        din2 => zext_ln89_11_reg_1085,
        din3 => select_ln89_1_reg_1080,
        din4 => zext_ln89_10_reg_1075,
        din5 => zext_ln89_9_reg_1070,
        din6 => zext_ln89_8_reg_1065,
        din7 => select_ln89_reg_1060,
        din8 => zext_ln89_7_reg_1055,
        din9 => zext_ln89_6_reg_1050,
        din10 => zext_ln89_5_reg_1045,
        din11 => zext_ln89_4_reg_1040,
        din12 => zext_ln89_3_reg_1035,
        din13 => zext_ln89_2_reg_1030,
        din14 => zext_ln89_1_reg_1025,
        din15 => zext_ln89_reg_1020,
        din16 => trunc_ln96_fu_707_p1,
        dout => tmp_fu_711_p18);

    mul_32s_32s_32_2_1_U178 : component spmm_hls_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_fu_711_p18,
        din1 => K,
        ce => ap_const_logic_1,
        dout => grp_fu_733_p2);

    mul_32s_32s_32_2_1_U179 : component spmm_hls_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => cur_out_row_fu_162,
        din1 => K,
        ce => ap_const_logic_1,
        dout => grp_fu_738_p2);

    mux_164_32_1_1_U180 : component spmm_hls_mux_164_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => p_read16,
        din1 => p_read17,
        din2 => p_read18,
        din3 => p_read19,
        din4 => p_read20,
        din5 => p_read21,
        din6 => p_read22,
        din7 => p_read23,
        din8 => p_read24,
        din9 => p_read25,
        din10 => p_read26,
        din11 => p_read27,
        din12 => p_read28,
        din13 => p_read29,
        din14 => p_read30,
        din15 => p_read31,
        din16 => trunc_ln96_fu_707_p1,
        dout => tmp_1_fu_743_p18);

    mux_164_1_1_1_U181 : component spmm_hls_mux_164_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_read,
        din1 => p_read1,
        din2 => p_read2,
        din3 => p_read3,
        din4 => p_read4,
        din5 => p_read5,
        din6 => p_read6,
        din7 => p_read7,
        din8 => p_read8,
        din9 => p_read9,
        din10 => p_read10,
        din11 => p_read11,
        din12 => p_read12,
        din13 => p_read13,
        din14 => p_read14,
        din15 => p_read15,
        din16 => trunc_ln96_fu_707_p1,
        dout => tmp_4_fu_765_p18);

    fmul_32ns_32ns_32_4_max_dsp_1_U182 : component spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1177_p0,
        din1 => grp_fu_1177_p1,
        ce => grp_fu_1177_ce,
        dout => grp_fu_1177_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_ready = ap_const_logic_1)) then 
                    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_ready = ap_const_logic_1)) then 
                    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cur_out_row_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                cur_out_row_fu_162 <= ap_const_lv32_0;
            elsif (((icmp_ln93_fu_692_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                cur_out_row_fu_162 <= cur_out_row_1_fu_793_p3;
            end if; 
        end if;
    end process;

    i_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_166 <= ap_const_lv5_0;
            elsif (((icmp_ln93_fu_692_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_fu_166 <= add_ln93_fu_698_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln78_reg_1172 <= add_ln78_fu_831_p2;
                add_ln97_1_reg_1167 <= add_ln97_1_fu_827_p2;
                add_ln97_reg_1162 <= add_ln97_fu_823_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                conv_i_i_reg_1156 <= grp_fu_518_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                half_reg_1095 <= half_fu_653_p3;
                len_1_reg_1110 <= len_1_fu_669_p2;
                    select_ln89_1_reg_1080(1 downto 0) <= select_ln89_1_fu_589_p3(1 downto 0);
                    select_ln89_reg_1060(2 downto 0) <= select_ln89_fu_565_p3(2 downto 0);
                trunc_ln89_1_reg_1105 <= trunc_ln89_1_fu_665_p1;
                trunc_ln89_reg_1100 <= trunc_ln89_fu_661_p1;
                trunc_ln97_reg_1115 <= trunc_ln97_fu_675_p1;
                    zext_ln89_10_reg_1075(2 downto 0) <= zext_ln89_10_fu_585_p1(2 downto 0);
                    zext_ln89_11_reg_1085(1 downto 0) <= zext_ln89_11_fu_597_p1(1 downto 0);
                    zext_ln89_12_reg_1090(0) <= zext_ln89_12_fu_601_p1(0);
                    zext_ln89_1_reg_1025(3 downto 0) <= zext_ln89_1_fu_529_p1(3 downto 0);
                    zext_ln89_2_reg_1030(3 downto 0) <= zext_ln89_2_fu_537_p1(3 downto 0);
                    zext_ln89_3_reg_1035(3 downto 0) <= zext_ln89_3_fu_545_p1(3 downto 0);
                    zext_ln89_4_reg_1040(3 downto 0) <= zext_ln89_4_fu_549_p1(3 downto 0);
                    zext_ln89_5_reg_1045(3 downto 0) <= zext_ln89_5_fu_553_p1(3 downto 0);
                    zext_ln89_6_reg_1050(3 downto 0) <= zext_ln89_6_fu_557_p1(3 downto 0);
                    zext_ln89_7_reg_1055(3 downto 0) <= zext_ln89_7_fu_561_p1(3 downto 0);
                    zext_ln89_8_reg_1065(2 downto 0) <= zext_ln89_8_fu_577_p1(2 downto 0);
                    zext_ln89_9_reg_1070(2 downto 0) <= zext_ln89_9_fu_581_p1(2 downto 0);
                    zext_ln89_reg_1020(3 downto 0) <= zext_ln89_fu_521_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln93_fu_692_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_1_reg_1133 <= tmp_1_fu_743_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln78_reg_1150 <= trunc_ln78_fu_819_p1;
                trunc_ln96_1_reg_1138 <= trunc_ln96_1_fu_811_p1;
                trunc_ln96_2_reg_1144 <= trunc_ln96_2_fu_815_p1;
            end if;
        end if;
    end process;
    zext_ln89_reg_1020(31 downto 4) <= "0000000000000000000000000000";
    zext_ln89_1_reg_1025(31 downto 4) <= "0000000000000000000000000000";
    zext_ln89_2_reg_1030(31 downto 4) <= "0000000000000000000000000000";
    zext_ln89_3_reg_1035(31 downto 4) <= "0000000000000000000000000000";
    zext_ln89_4_reg_1040(31 downto 4) <= "0000000000000000000000000000";
    zext_ln89_5_reg_1045(31 downto 4) <= "0000000000000000000000000000";
    zext_ln89_6_reg_1050(31 downto 4) <= "0000000000000000000000000000";
    zext_ln89_7_reg_1055(31 downto 4) <= "0000000000000000000000000000";
    select_ln89_reg_1060(31 downto 3) <= "00000000000000000000000000000";
    zext_ln89_8_reg_1065(31 downto 3) <= "00000000000000000000000000000";
    zext_ln89_9_reg_1070(31 downto 3) <= "00000000000000000000000000000";
    zext_ln89_10_reg_1075(31 downto 3) <= "00000000000000000000000000000";
    select_ln89_1_reg_1080(31 downto 2) <= "000000000000000000000000000000";
    zext_ln89_11_reg_1085(31 downto 2) <= "000000000000000000000000000000";
    zext_ln89_12_reg_1090(31 downto 1) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln93_fu_692_p2, grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln93_fu_692_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln78_fu_831_p2 <= std_logic_vector(unsigned(trunc_ln78_reg_1150) + unsigned(trunc_ln97_reg_1115));
    add_ln93_fu_698_p2 <= std_logic_vector(unsigned(i_fu_166) + unsigned(ap_const_lv5_1));
    add_ln97_1_fu_827_p2 <= std_logic_vector(unsigned(trunc_ln96_2_reg_1144) + unsigned(trunc_ln89_reg_1100));
    add_ln97_fu_823_p2 <= std_logic_vector(unsigned(trunc_ln96_1_reg_1138) + unsigned(trunc_ln89_1_reg_1105));
    add_ln99_fu_787_p0 <= cur_out_row_fu_162;
    add_ln99_fu_787_p2 <= std_logic_vector(signed(add_ln99_fu_787_p0) + signed(ap_const_lv32_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done)
    begin
        if ((grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done)
    begin
        if ((grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln93_fu_692_p2)
    begin
        if ((((icmp_ln93_fu_692_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln93_fu_692_p2)
    begin
        if (((icmp_ln93_fu_692_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cur_out_row_1_fu_793_p2 <= cur_out_row_fu_162;
    cur_out_row_1_fu_793_p3 <= 
        add_ln99_fu_787_p2 when (tmp_4_fu_765_p18(0) = '1') else 
        cur_out_row_1_fu_793_p2;

    dense_buf_0_address0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_address0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_0_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_0_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_address0;
        else 
            dense_buf_0_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_buf_0_ce0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_ce0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_0_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_0_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_0_ce0;
        else 
            dense_buf_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_buf_1_address0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_address0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_1_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_1_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_address0;
        else 
            dense_buf_1_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_buf_1_ce0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_ce0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_1_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_1_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_1_ce0;
        else 
            dense_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_buf_2_address0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_address0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_2_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_2_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_address0;
        else 
            dense_buf_2_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_buf_2_ce0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_ce0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_2_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_2_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_2_ce0;
        else 
            dense_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_buf_3_address0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_address0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_3_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_3_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_address0;
        else 
            dense_buf_3_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_buf_3_ce0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_ce0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_3_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_3_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_3_ce0;
        else 
            dense_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_buf_4_address0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_address0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_4_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_4_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_address0;
        else 
            dense_buf_4_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_buf_4_ce0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_ce0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_4_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_4_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_4_ce0;
        else 
            dense_buf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_buf_5_address0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_address0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_5_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_5_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_address0;
        else 
            dense_buf_5_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_buf_5_ce0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_ce0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_5_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_5_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_5_ce0;
        else 
            dense_buf_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_buf_6_address0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_address0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_6_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_6_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_address0;
        else 
            dense_buf_6_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_buf_6_ce0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_ce0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_6_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_6_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_6_ce0;
        else 
            dense_buf_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_buf_7_address0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_address0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_7_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_7_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_address0;
        else 
            dense_buf_7_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_buf_7_ce0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_ce0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_buf_7_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_dense_buf_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_buf_7_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_dense_buf_7_ce0;
        else 
            dense_buf_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1177_ce_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_ce, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_ce, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1177_ce <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_1177_ce <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_ce;
        else 
            grp_fu_1177_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1177_p0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1177_p0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_1177_p0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din0;
        else 
            grp_fu_1177_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1177_p1_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din1, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din1, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1177_p1 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_grp_fu_1177_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_1177_p1 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_grp_fu_1177_p_din1;
        else 
            grp_fu_1177_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_ap_start_reg;
    grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_ap_start_reg;
    half_fu_653_p3 <= 
        sub_ln89_1_fu_633_p2 when (tmp_2_fu_605_p3(0) = '1') else 
        zext_ln89_14_fu_649_p1;
    icmp_ln93_fu_692_p2 <= "1" when (i_fu_166 = ap_const_lv5_10) else "0";
    len_1_fu_669_p0 <= K;
    len_1_fu_669_p2 <= std_logic_vector(signed(len_1_fu_669_p0) - signed(half_fu_653_p3));
    lshr_ln89_1_fu_619_p4 <= sub_ln89_fu_613_p2(31 downto 1);
    lshr_ln89_2_fu_639_p1 <= K;
    lshr_ln89_2_fu_639_p4 <= lshr_ln89_2_fu_639_p1(31 downto 1);

    out_buf_address0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_address0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            out_buf_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_buf_address0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_address0;
        else 
            out_buf_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_ce0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_ce0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            out_buf_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_buf_ce0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_ce0;
        else 
            out_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_buf_d0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_d0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_d0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            out_buf_d0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_buf_d0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_d0;
        else 
            out_buf_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_buf_we0_assign_proc : process(grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_we0, grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_we0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            out_buf_we0 <= grp_pe_Pipeline_VITIS_LOOP_76_11_fu_491_out_buf_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_buf_we0 <= grp_pe_Pipeline_VITIS_LOOP_76_1_fu_464_out_buf_we0;
        else 
            out_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln89_1_fu_589_p3 <= 
        ap_const_lv32_3 when (p_read35(0) = '1') else 
        ap_const_lv32_0;
    select_ln89_fu_565_p3 <= 
        ap_const_lv32_7 when (p_read39(0) = '1') else 
        ap_const_lv32_0;
        sext_ln89_1_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read45),4));

        sext_ln89_2_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read44),4));

        sext_ln89_3_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read38),3));

        sext_ln89_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read46),4));

    sub_ln89_1_fu_633_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(zext_ln89_13_fu_629_p1));
    sub_ln89_fu_613_p1 <= K;
    sub_ln89_fu_613_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sub_ln89_fu_613_p1));
    tmp_2_fu_605_p1 <= K;
    tmp_2_fu_605_p3 <= tmp_2_fu_605_p1(31 downto 31);
    trunc_ln78_fu_819_p1 <= grp_fu_733_p2(3 - 1 downto 0);
    trunc_ln89_1_fu_665_p1 <= half_fu_653_p3(20 - 1 downto 0);
    trunc_ln89_fu_661_p1 <= half_fu_653_p3(16 - 1 downto 0);
    trunc_ln96_1_fu_811_p1 <= grp_fu_733_p2(20 - 1 downto 0);
    trunc_ln96_2_fu_815_p1 <= grp_fu_738_p2(16 - 1 downto 0);
    trunc_ln96_fu_707_p1 <= i_fu_166(4 - 1 downto 0);
    trunc_ln97_fu_675_p1 <= half_fu_653_p3(3 - 1 downto 0);
    zext_ln89_10_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read36),32));
    zext_ln89_11_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read34),32));
    zext_ln89_12_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read33),32));
    zext_ln89_13_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln89_1_fu_619_p4),32));
    zext_ln89_14_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln89_2_fu_639_p4),32));
    zext_ln89_1_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln89_fu_525_p1),32));
    zext_ln89_2_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln89_1_fu_533_p1),32));
    zext_ln89_3_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln89_2_fu_541_p1),32));
    zext_ln89_4_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read43),32));
    zext_ln89_5_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read42),32));
    zext_ln89_6_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read41),32));
    zext_ln89_7_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read40),32));
    zext_ln89_8_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln89_3_fu_573_p1),32));
    zext_ln89_9_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read37),32));
    zext_ln89_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read47),32));
end behav;
