// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Fri Feb 23 15:10:09 2018
// Host        : agent-20 running 64-bit Ubuntu 16.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/madanie1/Documents/2017.4/8v3/repo/hls/tcp_test/tcp_ip/scripts/build/proj2017/tcp_ip.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_sim_netlist.v
// Design      : ten_gig_eth_pcs_pma_ip
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1157-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ten_gig_eth_pcs_pma_v6_0_11,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module ten_gig_eth_pcs_pma_ip
   (dclk,
    rxrecclk_out,
    coreclk,
    txusrclk,
    txusrclk2,
    txoutclk,
    areset,
    areset_coreclk,
    gttxreset,
    gtrxreset,
    sim_speedup_control,
    txuserrdy,
    qplllock,
    qplloutclk,
    qplloutrefclk,
    reset_counter_done,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    txp,
    txn,
    rxp,
    rxn,
    configuration_vector,
    status_vector,
    core_status,
    tx_resetdone,
    rx_resetdone,
    signal_detect,
    tx_fault,
    drp_req,
    drp_gnt,
    drp_den_o,
    drp_dwe_o,
    drp_daddr_o,
    drp_di_o,
    drp_drdy_o,
    drp_drpdo_o,
    drp_den_i,
    drp_dwe_i,
    drp_daddr_i,
    drp_di_i,
    drp_drdy_i,
    drp_drpdo_i,
    pma_pmd_type,
    tx_disable);
  input dclk;
  output rxrecclk_out;
  input coreclk;
  input txusrclk;
  input txusrclk2;
  output txoutclk;
  input areset;
  input areset_coreclk;
  input gttxreset;
  input gtrxreset;
  input sim_speedup_control;
  input txuserrdy;
  input qplllock;
  input qplloutclk;
  input qplloutrefclk;
  input reset_counter_done;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output txp;
  output txn;
  input rxp;
  input rxn;
  input [535:0]configuration_vector;
  output [447:0]status_vector;
  output [7:0]core_status;
  output tx_resetdone;
  output rx_resetdone;
  input signal_detect;
  input tx_fault;
  output drp_req;
  input drp_gnt;
  output drp_den_o;
  output drp_dwe_o;
  output [15:0]drp_daddr_o;
  output [15:0]drp_di_o;
  output drp_drdy_o;
  output [15:0]drp_drpdo_o;
  input drp_den_i;
  input drp_dwe_i;
  input [15:0]drp_daddr_i;
  input [15:0]drp_di_i;
  input drp_drdy_i;
  input [15:0]drp_drpdo_i;
  input [2:0]pma_pmd_type;
  output tx_disable;

  wire areset;
  wire areset_coreclk;
  wire [535:0]configuration_vector;
  wire [7:0]core_status;
  wire coreclk;
  wire dclk;
  wire [15:0]drp_daddr_i;
  wire [15:0]drp_daddr_o;
  wire drp_den_i;
  wire drp_den_o;
  wire [15:0]drp_di_i;
  wire [15:0]drp_di_o;
  wire drp_drdy_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_i;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire drp_dwe_o;
  wire drp_gnt;
  wire drp_req;
  wire gtrxreset;
  wire gttxreset;
  wire [2:0]pma_pmd_type;
  wire qplllock;
  wire qplloutclk;
  wire qplloutrefclk;
  wire reset_counter_done;
  wire rx_resetdone;
  wire rxn;
  wire rxp;
  wire rxrecclk_out;
  wire signal_detect;
  wire sim_speedup_control;
  wire [447:0]status_vector;
  wire tx_disable;
  wire tx_fault;
  wire tx_resetdone;
  wire txn;
  wire txoutclk;
  wire txp;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00110111111000010010110100000" *) 
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block inst
       (.areset(areset),
        .areset_coreclk(areset_coreclk),
        .configuration_vector(configuration_vector),
        .core_status(core_status),
        .coreclk(coreclk),
        .dclk(dclk),
        .drp_daddr_i(drp_daddr_i),
        .drp_daddr_o(drp_daddr_o),
        .drp_den_i(drp_den_i),
        .drp_den_o(drp_den_o),
        .drp_di_i(drp_di_i),
        .drp_di_o(drp_di_o),
        .drp_drdy_i(drp_drdy_i),
        .drp_drdy_o(drp_drdy_o),
        .drp_drpdo_i(drp_drpdo_i),
        .drp_drpdo_o(drp_drpdo_o),
        .drp_dwe_i(drp_dwe_i),
        .drp_dwe_o(drp_dwe_o),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gtrxreset(gtrxreset),
        .gttxreset(gttxreset),
        .pma_pmd_type(pma_pmd_type),
        .qplllock(qplllock),
        .qplloutclk(qplloutclk),
        .qplloutrefclk(qplloutrefclk),
        .reset_counter_done(reset_counter_done),
        .rx_resetdone(rx_resetdone),
        .rxn(rxn),
        .rxp(rxp),
        .rxrecclk_out(rxrecclk_out),
        .signal_detect(signal_detect),
        .sim_speedup_control(sim_speedup_control),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_fault(tx_fault),
        .tx_resetdone(tx_resetdone),
        .txn(txn),
        .txoutclk(txoutclk),
        .txp(txp),
        .txuserrdy(txuserrdy),
        .txusrclk(txusrclk),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00110111111000010010110100000" *) (* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_block" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block
   (dclk,
    coreclk,
    txusrclk,
    txusrclk2,
    rxrecclk_out,
    txoutclk,
    areset,
    areset_coreclk,
    txuserrdy,
    gttxreset,
    gtrxreset,
    sim_speedup_control,
    qplllock,
    qplloutclk,
    qplloutrefclk,
    reset_counter_done,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    txp,
    txn,
    rxp,
    rxn,
    configuration_vector,
    status_vector,
    core_status,
    tx_resetdone,
    rx_resetdone,
    signal_detect,
    tx_fault,
    drp_req,
    drp_gnt,
    drp_den_o,
    drp_dwe_o,
    drp_daddr_o,
    drp_di_o,
    drp_drdy_o,
    drp_drpdo_o,
    drp_den_i,
    drp_dwe_i,
    drp_daddr_i,
    drp_di_i,
    drp_drdy_i,
    drp_drpdo_i,
    pma_pmd_type,
    tx_disable);
  input dclk;
  input coreclk;
  input txusrclk;
  input txusrclk2;
  output rxrecclk_out;
  output txoutclk;
  input areset;
  input areset_coreclk;
  input txuserrdy;
  input gttxreset;
  input gtrxreset;
  input sim_speedup_control;
  input qplllock;
  input qplloutclk;
  input qplloutrefclk;
  input reset_counter_done;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output txp;
  output txn;
  input rxp;
  input rxn;
  input [535:0]configuration_vector;
  output [447:0]status_vector;
  output [7:0]core_status;
  output tx_resetdone;
  output rx_resetdone;
  input signal_detect;
  input tx_fault;
  output drp_req;
  input drp_gnt;
  output drp_den_o;
  output drp_dwe_o;
  output [15:0]drp_daddr_o;
  output [15:0]drp_di_o;
  output drp_drdy_o;
  output [15:0]drp_drpdo_o;
  input drp_den_i;
  input drp_dwe_i;
  input [15:0]drp_daddr_i;
  input [15:0]drp_di_i;
  input drp_drdy_i;
  input [15:0]drp_drpdo_i;
  input [2:0]pma_pmd_type;
  output tx_disable;

  wire \<const0> ;
  wire \<const1> ;
  wire areset;
  wire areset_coreclk;
  wire areset_rxusrclk2;
  wire cable_is_pulled;
  wire cable_pull;
  wire cable_pull_coreclk_sync;
  wire cable_pull_coreclk_sync_i_n_1;
  wire cable_pull_coreclk_sync_i_n_2;
  wire cable_pull_falling;
  wire cable_pull_reg;
  wire cable_pull_rising;
  wire [535:0]configuration_vector;
  wire core_in_testmode;
  wire [0:0]\^core_status ;
  wire coreclk;
  wire coreclk_reset_tx;
  wire dclk;
  wire dclk_reset;
  wire [15:0]drp_daddr_i;
  wire [1:1]\^drp_daddr_o ;
  wire drp_den_i;
  wire drp_den_o;
  wire [15:0]drp_di_i;
  wire drp_drdy_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_i;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire drp_dwe_o;
  wire drp_gnt;
  wire drp_req;
  wire gt0_clear_rx_prbs_err_count_i;
  wire gt0_gtrxreset_c;
  wire gt0_gtrxreset_i;
  wire gt0_gttxreset_c;
  wire gt0_gttxreset_i;
  wire gt0_rxbufreset_i;
  wire gt0_rxbufreset_i0;
  wire [31:0]gt0_rxdata_i;
  wire gt0_rxdatavalid_i;
  wire gt0_rxgearboxslip_i;
  wire [1:0]gt0_rxheader_i;
  wire gt0_rxheadervalid_i;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  wire gt0_rxresetdone_i_sync_i_n_1;
  (* DONT_TOUCH *) wire gt0_rxresetdone_reg;
  wire gt0_rxresetdone_reg1;
  (* DONT_TOUCH *) wire gt0_rxresetdone_reg_dup;
  wire gt0_rxresetdone_reg_reg0;
  wire gt0_rxuserrdy_i;
  wire gt0_txresetdone_reg;
  wire gt0_txresetdone_reg0;
  wire gt0_txresetdone_reg1;
  wire [3:0]gt_rxc_d1;
  wire [31:0]gt_rxd_d1;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire gtrxreset;
  wire gtrxreset_coreclk;
  wire gttxreset;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[12]_i_2_n_0 ;
  wire \master_watchdog[12]_i_3_n_0 ;
  wire \master_watchdog[12]_i_4_n_0 ;
  wire \master_watchdog[12]_i_5_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[20]_i_2_n_0 ;
  wire \master_watchdog[20]_i_3_n_0 ;
  wire \master_watchdog[20]_i_4_n_0 ;
  wire \master_watchdog[20]_i_5_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[28]_i_2_n_0 ;
  wire \master_watchdog[4]_i_2_n_0 ;
  wire \master_watchdog[4]_i_3_n_0 ;
  wire \master_watchdog[4]_i_4_n_0 ;
  wire \master_watchdog[4]_i_5_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_4 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[12]_i_1_n_0 ;
  wire \master_watchdog_reg[12]_i_1_n_1 ;
  wire \master_watchdog_reg[12]_i_1_n_2 ;
  wire \master_watchdog_reg[12]_i_1_n_3 ;
  wire \master_watchdog_reg[12]_i_1_n_4 ;
  wire \master_watchdog_reg[12]_i_1_n_5 ;
  wire \master_watchdog_reg[12]_i_1_n_6 ;
  wire \master_watchdog_reg[12]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_4 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[20]_i_1_n_0 ;
  wire \master_watchdog_reg[20]_i_1_n_1 ;
  wire \master_watchdog_reg[20]_i_1_n_2 ;
  wire \master_watchdog_reg[20]_i_1_n_3 ;
  wire \master_watchdog_reg[20]_i_1_n_4 ;
  wire \master_watchdog_reg[20]_i_1_n_5 ;
  wire \master_watchdog_reg[20]_i_1_n_6 ;
  wire \master_watchdog_reg[20]_i_1_n_7 ;
  wire \master_watchdog_reg[24]_i_1_n_0 ;
  wire \master_watchdog_reg[24]_i_1_n_1 ;
  wire \master_watchdog_reg[24]_i_1_n_2 ;
  wire \master_watchdog_reg[24]_i_1_n_3 ;
  wire \master_watchdog_reg[24]_i_1_n_4 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[28]_i_1_n_7 ;
  wire \master_watchdog_reg[4]_i_1_n_0 ;
  wire \master_watchdog_reg[4]_i_1_n_1 ;
  wire \master_watchdog_reg[4]_i_1_n_2 ;
  wire \master_watchdog_reg[4]_i_1_n_3 ;
  wire \master_watchdog_reg[4]_i_1_n_4 ;
  wire \master_watchdog_reg[4]_i_1_n_5 ;
  wire \master_watchdog_reg[4]_i_1_n_6 ;
  wire \master_watchdog_reg[4]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_4 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire pcs_resetout_reg;
  wire pcs_resetout_rising;
  wire pcs_resetout_rising_i_1_n_0;
  wire [2:0]pma_pmd_type;
  wire pma_resetout_reg;
  wire pma_resetout_rising;
  wire pma_resetout_rising_i_1_n_0;
  wire pma_resetout_rising_rxusrclk2;
  wire qplllock;
  wire qplllock_coreclk;
  wire qplllock_rxusrclk2;
  wire qplllock_txusrclk2;
  wire qplloutclk;
  wire qplloutrefclk;
  wire reset_counter_done;
  wire resetdone;
  wire rst0;
  wire rx_prbs31_en;
  wire rx_resetdone;
  wire rxn;
  wire rxp;
  wire rxrecclk_out;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire signal_detect;
  wire signal_detect_comb;
  wire signal_detect_coreclk;
  wire signal_detect_rxusrclk2_sync_i_n_0;
  wire sim_speedup_control;
  wire [303:15]\^status_vector ;
  wire tx_disable;
  wire tx_prbs31_en;
  wire tx_resetdone;
  wire txn;
  wire txoutclk;
  wire txp;
  wire txreset_txusrclk2;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;
  wire [3:0]\NLW_master_watchdog_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_master_watchdog_reg[28]_i_1_O_UNCONNECTED ;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_gt_progdiv_reset_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_is_eval_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_mdio_out_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_mdio_tri_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_pcs_resetout_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_pma_resetout_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_training_rdack_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_training_wrack_UNCONNECTED;
  wire [4:0]NLW_ten_gig_eth_pcs_pma_ip_core_coeff_minus_1_UNCONNECTED;
  wire [4:0]NLW_ten_gig_eth_pcs_pma_ip_core_coeff_plus_1_UNCONNECTED;
  wire [6:0]NLW_ten_gig_eth_pcs_pma_ip_core_coeff_zero_UNCONNECTED;
  wire [7:1]NLW_ten_gig_eth_pcs_pma_ip_core_core_status_UNCONNECTED;
  wire [15:0]NLW_ten_gig_eth_pcs_pma_ip_core_drp_daddr_UNCONNECTED;
  wire [15:0]NLW_ten_gig_eth_pcs_pma_ip_core_drp_di_UNCONNECTED;
  wire [2:0]NLW_ten_gig_eth_pcs_pma_ip_core_loopback_ctrl_UNCONNECTED;
  wire [63:0]NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_correction_timer_UNCONNECTED;
  wire [35:0]NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_ns_field_UNCONNECTED;
  wire [47:0]NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_s_field_UNCONNECTED;
  wire [447:0]NLW_ten_gig_eth_pcs_pma_ip_core_status_vector_UNCONNECTED;
  wire [15:0]NLW_ten_gig_eth_pcs_pma_ip_core_training_rddata_UNCONNECTED;
  wire [4:0]NLW_ten_gig_eth_pcs_pma_ip_core_txdiffctrl_UNCONNECTED;
  wire [15:0]NLW_ten_gig_eth_pcs_pma_ip_core_txphy_async_gb_latency_UNCONNECTED;

  assign core_status[7] = \<const0> ;
  assign core_status[6] = \<const0> ;
  assign core_status[5] = \<const0> ;
  assign core_status[4] = \<const0> ;
  assign core_status[3] = \<const0> ;
  assign core_status[2] = \<const0> ;
  assign core_status[1] = \<const0> ;
  assign core_status[0] = \^core_status [0];
  assign drp_daddr_o[15] = \<const0> ;
  assign drp_daddr_o[14] = \<const0> ;
  assign drp_daddr_o[13] = \<const0> ;
  assign drp_daddr_o[12] = \<const0> ;
  assign drp_daddr_o[11] = \<const0> ;
  assign drp_daddr_o[10] = \<const0> ;
  assign drp_daddr_o[9] = \<const0> ;
  assign drp_daddr_o[8] = \^drp_daddr_o [1];
  assign drp_daddr_o[7] = \<const0> ;
  assign drp_daddr_o[6] = \^drp_daddr_o [1];
  assign drp_daddr_o[5] = \<const0> ;
  assign drp_daddr_o[4] = \^drp_daddr_o [1];
  assign drp_daddr_o[3] = \^drp_daddr_o [1];
  assign drp_daddr_o[2] = \^drp_daddr_o [1];
  assign drp_daddr_o[1] = \^drp_daddr_o [1];
  assign drp_daddr_o[0] = \<const0> ;
  assign drp_di_o[15] = \<const0> ;
  assign drp_di_o[14] = \<const0> ;
  assign drp_di_o[13] = \<const0> ;
  assign drp_di_o[12] = \<const0> ;
  assign drp_di_o[11] = \<const0> ;
  assign drp_di_o[10] = \<const0> ;
  assign drp_di_o[9] = \<const0> ;
  assign drp_di_o[8] = \<const0> ;
  assign drp_di_o[7] = \<const0> ;
  assign drp_di_o[6] = \<const0> ;
  assign drp_di_o[5] = \<const0> ;
  assign drp_di_o[4] = \<const0> ;
  assign drp_di_o[3] = \<const0> ;
  assign drp_di_o[2] = \<const0> ;
  assign drp_di_o[1] = \<const0> ;
  assign drp_di_o[0] = \<const0> ;
  assign status_vector[447] = \<const0> ;
  assign status_vector[446] = \<const0> ;
  assign status_vector[445] = \<const0> ;
  assign status_vector[444] = \<const0> ;
  assign status_vector[443] = \<const0> ;
  assign status_vector[442] = \<const0> ;
  assign status_vector[441] = \<const0> ;
  assign status_vector[440] = \<const0> ;
  assign status_vector[439] = \<const0> ;
  assign status_vector[438] = \<const0> ;
  assign status_vector[437] = \<const0> ;
  assign status_vector[436] = \<const0> ;
  assign status_vector[435] = \<const0> ;
  assign status_vector[434] = \<const0> ;
  assign status_vector[433] = \<const0> ;
  assign status_vector[432] = \<const0> ;
  assign status_vector[431] = \<const0> ;
  assign status_vector[430] = \<const0> ;
  assign status_vector[429] = \<const0> ;
  assign status_vector[428] = \<const0> ;
  assign status_vector[427] = \<const0> ;
  assign status_vector[426] = \<const0> ;
  assign status_vector[425] = \<const0> ;
  assign status_vector[424] = \<const0> ;
  assign status_vector[423] = \<const0> ;
  assign status_vector[422] = \<const0> ;
  assign status_vector[421] = \<const0> ;
  assign status_vector[420] = \<const0> ;
  assign status_vector[419] = \<const0> ;
  assign status_vector[418] = \<const0> ;
  assign status_vector[417] = \<const0> ;
  assign status_vector[416] = \<const0> ;
  assign status_vector[415] = \<const0> ;
  assign status_vector[414] = \<const0> ;
  assign status_vector[413] = \<const0> ;
  assign status_vector[412] = \<const0> ;
  assign status_vector[411] = \<const0> ;
  assign status_vector[410] = \<const0> ;
  assign status_vector[409] = \<const0> ;
  assign status_vector[408] = \<const0> ;
  assign status_vector[407] = \<const0> ;
  assign status_vector[406] = \<const0> ;
  assign status_vector[405] = \<const0> ;
  assign status_vector[404] = \<const0> ;
  assign status_vector[403] = \<const0> ;
  assign status_vector[402] = \<const0> ;
  assign status_vector[401] = \<const0> ;
  assign status_vector[400] = \<const0> ;
  assign status_vector[399] = \<const0> ;
  assign status_vector[398] = \<const0> ;
  assign status_vector[397] = \<const0> ;
  assign status_vector[396] = \<const0> ;
  assign status_vector[395] = \<const0> ;
  assign status_vector[394] = \<const0> ;
  assign status_vector[393] = \<const0> ;
  assign status_vector[392] = \<const0> ;
  assign status_vector[391] = \<const0> ;
  assign status_vector[390] = \<const0> ;
  assign status_vector[389] = \<const0> ;
  assign status_vector[388] = \<const0> ;
  assign status_vector[387] = \<const0> ;
  assign status_vector[386] = \<const0> ;
  assign status_vector[385] = \<const0> ;
  assign status_vector[384] = \<const0> ;
  assign status_vector[383] = \<const0> ;
  assign status_vector[382] = \<const0> ;
  assign status_vector[381] = \<const0> ;
  assign status_vector[380] = \<const0> ;
  assign status_vector[379] = \<const0> ;
  assign status_vector[378] = \<const0> ;
  assign status_vector[377] = \<const0> ;
  assign status_vector[376] = \<const0> ;
  assign status_vector[375] = \<const0> ;
  assign status_vector[374] = \<const0> ;
  assign status_vector[373] = \<const0> ;
  assign status_vector[372] = \<const0> ;
  assign status_vector[371] = \<const0> ;
  assign status_vector[370] = \<const0> ;
  assign status_vector[369] = \<const0> ;
  assign status_vector[368] = \<const0> ;
  assign status_vector[367] = \<const0> ;
  assign status_vector[366] = \<const0> ;
  assign status_vector[365] = \<const0> ;
  assign status_vector[364] = \<const0> ;
  assign status_vector[363] = \<const0> ;
  assign status_vector[362] = \<const0> ;
  assign status_vector[361] = \<const0> ;
  assign status_vector[360] = \<const0> ;
  assign status_vector[359] = \<const0> ;
  assign status_vector[358] = \<const0> ;
  assign status_vector[357] = \<const0> ;
  assign status_vector[356] = \<const0> ;
  assign status_vector[355] = \<const0> ;
  assign status_vector[354] = \<const0> ;
  assign status_vector[353] = \<const0> ;
  assign status_vector[352] = \<const0> ;
  assign status_vector[351] = \<const0> ;
  assign status_vector[350] = \<const0> ;
  assign status_vector[349] = \<const0> ;
  assign status_vector[348] = \<const0> ;
  assign status_vector[347] = \<const0> ;
  assign status_vector[346] = \<const0> ;
  assign status_vector[345] = \<const0> ;
  assign status_vector[344] = \<const0> ;
  assign status_vector[343] = \<const0> ;
  assign status_vector[342] = \<const0> ;
  assign status_vector[341] = \<const0> ;
  assign status_vector[340] = \<const0> ;
  assign status_vector[339] = \<const0> ;
  assign status_vector[338] = \<const0> ;
  assign status_vector[337] = \<const0> ;
  assign status_vector[336] = \<const0> ;
  assign status_vector[335] = \<const0> ;
  assign status_vector[334] = \<const0> ;
  assign status_vector[333] = \<const0> ;
  assign status_vector[332] = \<const0> ;
  assign status_vector[331] = \<const0> ;
  assign status_vector[330] = \<const0> ;
  assign status_vector[329] = \<const0> ;
  assign status_vector[328] = \<const0> ;
  assign status_vector[327] = \<const0> ;
  assign status_vector[326] = \<const0> ;
  assign status_vector[325] = \<const0> ;
  assign status_vector[324] = \<const0> ;
  assign status_vector[323] = \<const0> ;
  assign status_vector[322] = \<const0> ;
  assign status_vector[321] = \<const0> ;
  assign status_vector[320] = \<const0> ;
  assign status_vector[319] = \<const0> ;
  assign status_vector[318] = \<const0> ;
  assign status_vector[317] = \<const0> ;
  assign status_vector[316] = \<const0> ;
  assign status_vector[315] = \<const0> ;
  assign status_vector[314] = \<const0> ;
  assign status_vector[313] = \<const0> ;
  assign status_vector[312] = \<const0> ;
  assign status_vector[311] = \<const0> ;
  assign status_vector[310] = \<const0> ;
  assign status_vector[309] = \<const0> ;
  assign status_vector[308] = \<const0> ;
  assign status_vector[307] = \<const0> ;
  assign status_vector[306] = \<const0> ;
  assign status_vector[305] = \<const0> ;
  assign status_vector[304] = \<const0> ;
  assign status_vector[303:272] = \^status_vector [303:272];
  assign status_vector[271] = \<const0> ;
  assign status_vector[270] = \<const0> ;
  assign status_vector[269] = \<const0> ;
  assign status_vector[268] = \^status_vector [268];
  assign status_vector[267] = \<const0> ;
  assign status_vector[266] = \<const0> ;
  assign status_vector[265] = \<const0> ;
  assign status_vector[264] = \<const0> ;
  assign status_vector[263] = \<const0> ;
  assign status_vector[262] = \<const0> ;
  assign status_vector[261] = \<const0> ;
  assign status_vector[260] = \<const0> ;
  assign status_vector[259] = \<const0> ;
  assign status_vector[258] = \<const1> ;
  assign status_vector[257:256] = \^status_vector [257:256];
  assign status_vector[255] = \<const1> ;
  assign status_vector[254] = \<const0> ;
  assign status_vector[253] = \<const0> ;
  assign status_vector[252] = \<const0> ;
  assign status_vector[251] = \<const0> ;
  assign status_vector[250] = \^status_vector [231];
  assign status_vector[249] = \<const0> ;
  assign status_vector[248] = \<const0> ;
  assign status_vector[247] = \<const0> ;
  assign status_vector[246] = \<const0> ;
  assign status_vector[245] = \<const0> ;
  assign status_vector[244] = \<const0> ;
  assign status_vector[243] = \<const0> ;
  assign status_vector[242] = \<const0> ;
  assign status_vector[241] = \<const0> ;
  assign status_vector[240] = \<const1> ;
  assign status_vector[239] = \<const0> ;
  assign status_vector[238] = \<const0> ;
  assign status_vector[237] = \<const0> ;
  assign status_vector[236] = \<const0> ;
  assign status_vector[235] = \<const0> ;
  assign status_vector[234] = \<const0> ;
  assign status_vector[233] = \<const0> ;
  assign status_vector[232] = \<const0> ;
  assign status_vector[231] = \^status_vector [231];
  assign status_vector[230] = \<const0> ;
  assign status_vector[229] = \<const0> ;
  assign status_vector[228] = \<const0> ;
  assign status_vector[227] = \<const0> ;
  assign status_vector[226] = \^status_vector [226];
  assign status_vector[225] = \<const0> ;
  assign status_vector[224] = \<const0> ;
  assign status_vector[223] = \^status_vector [223];
  assign status_vector[222] = \<const0> ;
  assign status_vector[221] = \<const0> ;
  assign status_vector[220] = \<const0> ;
  assign status_vector[219] = \<const0> ;
  assign status_vector[218] = \<const0> ;
  assign status_vector[217] = \<const0> ;
  assign status_vector[216] = \<const0> ;
  assign status_vector[215] = \<const0> ;
  assign status_vector[214] = \<const0> ;
  assign status_vector[213] = \<const0> ;
  assign status_vector[212] = \<const0> ;
  assign status_vector[211] = \<const0> ;
  assign status_vector[210] = \<const0> ;
  assign status_vector[209] = \<const0> ;
  assign status_vector[208] = \<const0> ;
  assign status_vector[207] = \<const0> ;
  assign status_vector[206] = \<const1> ;
  assign status_vector[205] = \<const1> ;
  assign status_vector[204] = \<const0> ;
  assign status_vector[203] = \<const0> ;
  assign status_vector[202] = \<const0> ;
  assign status_vector[201] = \<const0> ;
  assign status_vector[200] = \<const0> ;
  assign status_vector[199] = \<const0> ;
  assign status_vector[198] = \<const0> ;
  assign status_vector[197] = \<const0> ;
  assign status_vector[196] = \<const0> ;
  assign status_vector[195] = \<const0> ;
  assign status_vector[194] = \<const0> ;
  assign status_vector[193] = \<const1> ;
  assign status_vector[192] = \<const0> ;
  assign status_vector[191] = \<const0> ;
  assign status_vector[190] = \<const0> ;
  assign status_vector[189] = \<const0> ;
  assign status_vector[188] = \<const0> ;
  assign status_vector[187] = \<const0> ;
  assign status_vector[186] = \<const0> ;
  assign status_vector[185] = \<const0> ;
  assign status_vector[184] = \<const0> ;
  assign status_vector[183] = \<const0> ;
  assign status_vector[182] = \<const0> ;
  assign status_vector[181] = \<const0> ;
  assign status_vector[180] = \<const0> ;
  assign status_vector[179] = \<const0> ;
  assign status_vector[178] = \<const0> ;
  assign status_vector[177] = \<const0> ;
  assign status_vector[176] = \<const0> ;
  assign status_vector[175] = \<const0> ;
  assign status_vector[174] = \<const0> ;
  assign status_vector[173] = \<const0> ;
  assign status_vector[172] = \<const0> ;
  assign status_vector[171] = \<const0> ;
  assign status_vector[170] = \<const0> ;
  assign status_vector[169] = \<const0> ;
  assign status_vector[168] = \<const0> ;
  assign status_vector[167] = \<const0> ;
  assign status_vector[166] = \<const0> ;
  assign status_vector[165] = \<const0> ;
  assign status_vector[164] = \<const0> ;
  assign status_vector[163] = \<const0> ;
  assign status_vector[162] = \<const0> ;
  assign status_vector[161] = \<const0> ;
  assign status_vector[160] = \<const0> ;
  assign status_vector[159] = \<const0> ;
  assign status_vector[158] = \<const0> ;
  assign status_vector[157] = \<const0> ;
  assign status_vector[156] = \<const0> ;
  assign status_vector[155] = \<const0> ;
  assign status_vector[154] = \<const0> ;
  assign status_vector[153] = \<const0> ;
  assign status_vector[152] = \<const0> ;
  assign status_vector[151] = \<const0> ;
  assign status_vector[150] = \<const0> ;
  assign status_vector[149] = \<const0> ;
  assign status_vector[148] = \<const0> ;
  assign status_vector[147] = \<const0> ;
  assign status_vector[146] = \<const0> ;
  assign status_vector[145] = \<const0> ;
  assign status_vector[144] = \<const0> ;
  assign status_vector[143] = \<const0> ;
  assign status_vector[142] = \<const0> ;
  assign status_vector[141] = \<const0> ;
  assign status_vector[140] = \<const0> ;
  assign status_vector[139] = \<const0> ;
  assign status_vector[138] = \<const0> ;
  assign status_vector[137] = \<const0> ;
  assign status_vector[136] = \<const0> ;
  assign status_vector[135] = \<const0> ;
  assign status_vector[134] = \<const0> ;
  assign status_vector[133] = \<const0> ;
  assign status_vector[132] = \<const0> ;
  assign status_vector[131] = \<const0> ;
  assign status_vector[130] = \<const0> ;
  assign status_vector[129] = \<const0> ;
  assign status_vector[128] = \<const0> ;
  assign status_vector[127] = \<const0> ;
  assign status_vector[126] = \<const0> ;
  assign status_vector[125] = \<const0> ;
  assign status_vector[124] = \<const0> ;
  assign status_vector[123] = \<const0> ;
  assign status_vector[122] = \<const0> ;
  assign status_vector[121] = \<const0> ;
  assign status_vector[120] = \<const0> ;
  assign status_vector[119] = \<const0> ;
  assign status_vector[118] = \<const0> ;
  assign status_vector[117] = \<const0> ;
  assign status_vector[116] = \<const0> ;
  assign status_vector[115] = \<const0> ;
  assign status_vector[114] = \<const0> ;
  assign status_vector[113] = \<const0> ;
  assign status_vector[112] = \<const0> ;
  assign status_vector[111] = \<const0> ;
  assign status_vector[110] = \<const0> ;
  assign status_vector[109] = \<const0> ;
  assign status_vector[108] = \<const0> ;
  assign status_vector[107] = \<const0> ;
  assign status_vector[106] = \<const0> ;
  assign status_vector[105] = \<const0> ;
  assign status_vector[104] = \<const0> ;
  assign status_vector[103] = \<const0> ;
  assign status_vector[102] = \<const0> ;
  assign status_vector[101] = \<const0> ;
  assign status_vector[100] = \<const0> ;
  assign status_vector[99] = \<const0> ;
  assign status_vector[98] = \<const0> ;
  assign status_vector[97] = \<const0> ;
  assign status_vector[96] = \<const0> ;
  assign status_vector[95] = \<const0> ;
  assign status_vector[94] = \<const0> ;
  assign status_vector[93] = \<const0> ;
  assign status_vector[92] = \<const0> ;
  assign status_vector[91] = \<const0> ;
  assign status_vector[90] = \<const0> ;
  assign status_vector[89] = \<const0> ;
  assign status_vector[88] = \<const0> ;
  assign status_vector[87] = \<const0> ;
  assign status_vector[86] = \<const0> ;
  assign status_vector[85] = \<const0> ;
  assign status_vector[84] = \<const0> ;
  assign status_vector[83] = \<const0> ;
  assign status_vector[82] = \<const0> ;
  assign status_vector[81] = \<const0> ;
  assign status_vector[80] = \<const0> ;
  assign status_vector[79] = \<const0> ;
  assign status_vector[78] = \<const0> ;
  assign status_vector[77] = \<const0> ;
  assign status_vector[76] = \<const0> ;
  assign status_vector[75] = \<const0> ;
  assign status_vector[74] = \<const0> ;
  assign status_vector[73] = \<const0> ;
  assign status_vector[72] = \<const0> ;
  assign status_vector[71] = \<const0> ;
  assign status_vector[70] = \<const0> ;
  assign status_vector[69] = \<const0> ;
  assign status_vector[68] = \<const0> ;
  assign status_vector[67] = \<const0> ;
  assign status_vector[66] = \<const0> ;
  assign status_vector[65] = \<const0> ;
  assign status_vector[64] = \<const0> ;
  assign status_vector[63] = \<const0> ;
  assign status_vector[62] = \<const0> ;
  assign status_vector[61] = \<const0> ;
  assign status_vector[60] = \<const0> ;
  assign status_vector[59] = \<const0> ;
  assign status_vector[58] = \<const0> ;
  assign status_vector[57] = \<const0> ;
  assign status_vector[56] = \<const0> ;
  assign status_vector[55] = \<const0> ;
  assign status_vector[54] = \<const0> ;
  assign status_vector[53] = \<const0> ;
  assign status_vector[52] = \<const0> ;
  assign status_vector[51] = \<const0> ;
  assign status_vector[50] = \<const0> ;
  assign status_vector[49] = \<const0> ;
  assign status_vector[48] = \^status_vector [48];
  assign status_vector[47] = \<const1> ;
  assign status_vector[46] = \<const0> ;
  assign status_vector[45] = \<const1> ;
  assign status_vector[44] = \<const1> ;
  assign status_vector[43] = \^status_vector [23];
  assign status_vector[42] = \<const0> ;
  assign status_vector[41] = \<const1> ;
  assign status_vector[40] = \<const1> ;
  assign status_vector[39:37] = \^status_vector [39:37];
  assign status_vector[36] = \<const0> ;
  assign status_vector[35] = \<const0> ;
  assign status_vector[34] = \<const0> ;
  assign status_vector[33] = \<const0> ;
  assign status_vector[32] = \<const1> ;
  assign status_vector[31] = \<const0> ;
  assign status_vector[30] = \<const0> ;
  assign status_vector[29] = \<const0> ;
  assign status_vector[28] = \<const0> ;
  assign status_vector[27] = \<const0> ;
  assign status_vector[26] = \<const0> ;
  assign status_vector[25] = \<const0> ;
  assign status_vector[24] = \<const0> ;
  assign status_vector[23] = \^status_vector [23];
  assign status_vector[22] = \<const0> ;
  assign status_vector[21] = \<const0> ;
  assign status_vector[20] = \<const0> ;
  assign status_vector[19] = \<const0> ;
  assign status_vector[18] = \^status_vector [18];
  assign status_vector[17] = \<const0> ;
  assign status_vector[16] = \<const0> ;
  assign status_vector[15] = \^status_vector [15];
  assign status_vector[14] = \<const0> ;
  assign status_vector[13] = \<const0> ;
  assign status_vector[12] = \<const0> ;
  assign status_vector[11] = \<const0> ;
  assign status_vector[10] = \<const0> ;
  assign status_vector[9] = \<const0> ;
  assign status_vector[8] = \<const0> ;
  assign status_vector[7] = \<const0> ;
  assign status_vector[6] = \<const0> ;
  assign status_vector[5] = \<const0> ;
  assign status_vector[4] = \<const0> ;
  assign status_vector[3] = \<const0> ;
  assign status_vector[2] = \<const0> ;
  assign status_vector[1] = \<const0> ;
  assign status_vector[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer cable_pull_coreclk_sync_i
       (.D(cable_pull),
        .cable_pull_coreclk_sync(cable_pull_coreclk_sync),
        .cable_pull_falling_reg(cable_pull_coreclk_sync_i_n_2),
        .cable_pull_reg(cable_pull_reg),
        .cable_pull_rising_reg(cable_pull_coreclk_sync_i_n_1),
        .coreclk(coreclk));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_falling_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_coreclk_sync_i_n_2),
        .Q(cable_pull_falling),
        .R(areset_coreclk));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_cable_pull_logic cable_pull_logic_i
       (.AS(pma_resetout_rising),
        .CLK(rxusrclk2),
        .D({gt0_rxdata_i[24],gt0_rxdata_i[25],gt0_rxdata_i[26],gt0_rxdata_i[27]}),
        .SS(gt0_rxgearboxslip_i),
        .areset_rxusrclk2(areset_rxusrclk2),
        .cable_is_pulled(cable_is_pulled),
        .cable_pull_falling(cable_pull_falling),
        .cable_pull_rising(cable_pull_rising),
        .coreclk(coreclk),
        .gt0_gtrxreset_c(gt0_gtrxreset_c),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2),
        .gtrxreset_coreclk(gtrxreset_coreclk),
        .master_watchdog_barking_reg(master_watchdog_barking_reg_n_0),
        .pma_resetout_rising_rxusrclk2(pma_resetout_rising_rxusrclk2),
        .qplllock_coreclk(qplllock_coreclk),
        .reset_counter_done(reset_counter_done),
        .signal_detect_coreclk(signal_detect_coreclk));
  FDRE cable_pull_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_coreclk_sync),
        .Q(cable_pull_reg),
        .R(areset_coreclk));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_coreclk_sync_i_n_1),
        .Q(cable_pull_rising),
        .R(areset_coreclk));
  FDRE gt0_gtrxreset_i_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(gt0_gtrxreset_c),
        .Q(gt0_gtrxreset_i),
        .R(1'b0));
  FDRE gt0_gttxreset_i_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(gt0_gttxreset_c),
        .Q(gt0_gttxreset_i),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT gt0_gtwizard_10gbaser_multi_gt_i
       (.AS(gt0_gtrxreset_i),
        .CLK(rxusrclk2),
        .D({gt0_rxheadervalid_i,gt0_rxdatavalid_i,gt0_rxheader_i[0],gt0_rxheader_i[1]}),
        .clear_rx_prbs_err_count(gt0_clear_rx_prbs_err_count_i),
        .configuration_vector(configuration_vector[0]),
        .dclk(dclk),
        .drp_daddr_i(drp_daddr_i[8:0]),
        .drp_den_i(drp_den_i),
        .drp_di_i(drp_di_i),
        .drp_drdy_o(drp_drdy_o),
        .drp_drpdo_o(drp_drpdo_o),
        .drp_dwe_i(drp_dwe_i),
        .gt0_gttxreset_i(gt0_gttxreset_i),
        .gt0_rxbufreset_i(gt0_rxbufreset_i),
        .gt0_rxbufreset_i0(gt0_rxbufreset_i0),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2),
        .gt0_rxresetdone_reg_reg0(gt0_rxresetdone_reg_reg0),
        .gt0_rxuserrdy_i(gt0_rxuserrdy_i),
        .gt0_txresetdone_reg0(gt0_txresetdone_reg0),
        .\gt_rxd_d1_reg[31] ({gt0_rxdata_i[0],gt0_rxdata_i[1],gt0_rxdata_i[2],gt0_rxdata_i[3],gt0_rxdata_i[4],gt0_rxdata_i[5],gt0_rxdata_i[6],gt0_rxdata_i[7],gt0_rxdata_i[8],gt0_rxdata_i[9],gt0_rxdata_i[10],gt0_rxdata_i[11],gt0_rxdata_i[12],gt0_rxdata_i[13],gt0_rxdata_i[14],gt0_rxdata_i[15],gt0_rxdata_i[16],gt0_rxdata_i[17],gt0_rxdata_i[18],gt0_rxdata_i[19],gt0_rxdata_i[20],gt0_rxdata_i[21],gt0_rxdata_i[22],gt0_rxdata_i[23],gt0_rxdata_i[24],gt0_rxdata_i[25],gt0_rxdata_i[26],gt0_rxdata_i[27],gt0_rxdata_i[28],gt0_rxdata_i[29],gt0_rxdata_i[30],gt0_rxdata_i[31]}),
        .gt_slip(gt0_rxgearboxslip_i),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .pcs_resetout_rising(pcs_resetout_rising),
        .qplllock_rxusrclk2(qplllock_rxusrclk2),
        .qplllock_txusrclk2(qplllock_txusrclk2),
        .qplloutclk(qplloutclk),
        .qplloutrefclk(qplloutrefclk),
        .rx_prbs31_en(rx_prbs31_en),
        .rxn(rxn),
        .rxp(rxp),
        .rxrecclk_out(rxrecclk_out),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .txn(txn),
        .txoutclk(txoutclk),
        .txp(txp),
        .txuserrdy(txuserrdy),
        .txusrclk(txusrclk),
        .txusrclk2(txusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    gt0_rxbufreset_i_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxbufreset_i0),
        .Q(gt0_rxbufreset_i),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_0 gt0_rxresetdone_i_reg_rxusrclk2_sync_i
       (.CLK(rxusrclk2),
        .D(gt0_rxresetdone_reg_dup),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_1 gt0_rxresetdone_i_sync_i
       (.D(gt0_rxresetdone_reg1),
        .core_in_testmode(core_in_testmode),
        .core_status(\^core_status ),
        .coreclk(coreclk),
        .data_out_reg_0(tx_resetdone),
        .\master_watchdog_reg[28] (gt0_rxresetdone_i_sync_i_n_1),
        .rx_resetdone(rx_resetdone));
  FDRE #(
    .INIT(1'b0)) 
    gt0_rxresetdone_reg1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxresetdone_reg),
        .Q(gt0_rxresetdone_reg1),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gt0_rxresetdone_reg_dup_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxresetdone_reg_reg0),
        .Q(gt0_rxresetdone_reg_dup),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gt0_rxresetdone_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxresetdone_reg_reg0),
        .Q(gt0_rxresetdone_reg),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_2 gt0_txresetdone_i_sync_i
       (.D(rx_resetdone),
        .coreclk(coreclk),
        .gt0_txresetdone_reg1_reg(gt0_txresetdone_reg1),
        .resetdone(resetdone),
        .tx_resetdone(tx_resetdone));
  FDRE #(
    .INIT(1'b0)) 
    gt0_txresetdone_reg1_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt0_txresetdone_reg),
        .Q(gt0_txresetdone_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gt0_txresetdone_reg_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt0_txresetdone_reg0),
        .Q(gt0_txresetdone_reg),
        .R(1'b0));
  FDRE \gt_rxc_d1_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxheader_i[1]),
        .Q(gt_rxc_d1[0]),
        .R(1'b0));
  FDRE \gt_rxc_d1_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxheader_i[0]),
        .Q(gt_rxc_d1[1]),
        .R(1'b0));
  FDRE \gt_rxc_d1_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdatavalid_i),
        .Q(gt_rxc_d1[2]),
        .R(1'b0));
  FDRE \gt_rxc_d1_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxheadervalid_i),
        .Q(gt_rxc_d1[3]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[31]),
        .Q(gt_rxd_d1[0]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[21]),
        .Q(gt_rxd_d1[10]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[20]),
        .Q(gt_rxd_d1[11]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[19]),
        .Q(gt_rxd_d1[12]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[18]),
        .Q(gt_rxd_d1[13]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[17]),
        .Q(gt_rxd_d1[14]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[16]),
        .Q(gt_rxd_d1[15]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[15]),
        .Q(gt_rxd_d1[16]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[14]),
        .Q(gt_rxd_d1[17]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[13]),
        .Q(gt_rxd_d1[18]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[12]),
        .Q(gt_rxd_d1[19]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[30]),
        .Q(gt_rxd_d1[1]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[11]),
        .Q(gt_rxd_d1[20]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[10]),
        .Q(gt_rxd_d1[21]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[9]),
        .Q(gt_rxd_d1[22]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[8]),
        .Q(gt_rxd_d1[23]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[7]),
        .Q(gt_rxd_d1[24]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[6]),
        .Q(gt_rxd_d1[25]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[5]),
        .Q(gt_rxd_d1[26]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[4]),
        .Q(gt_rxd_d1[27]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[3]),
        .Q(gt_rxd_d1[28]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[2]),
        .Q(gt_rxd_d1[29]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[29]),
        .Q(gt_rxd_d1[2]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[1]),
        .Q(gt_rxd_d1[30]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[0]),
        .Q(gt_rxd_d1[31]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[28]),
        .Q(gt_rxd_d1[3]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[27]),
        .Q(gt_rxd_d1[4]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[26]),
        .Q(gt_rxd_d1[5]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[25]),
        .Q(gt_rxd_d1[6]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[24]),
        .Q(gt_rxd_d1[7]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[23]),
        .Q(gt_rxd_d1[8]),
        .R(1'b0));
  FDRE \gt_rxd_d1_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[22]),
        .Q(gt_rxd_d1[9]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst gtrxreset_coreclk_sync_i
       (.coreclk(coreclk),
        .gtrxreset(gtrxreset),
        .gtrxreset_coreclk(gtrxreset_coreclk));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[12]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[12]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[12]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[12]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[20]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[20]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[20]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[20]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[28]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[4]_i_2 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[4]_i_3 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[4]_i_4 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[4]_i_5 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    master_watchdog_barking_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_7 ),
        .Q(master_watchdog_reg[0]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  CARRY4 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_4 ,\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_5 ),
        .Q(master_watchdog_reg[10]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_4 ),
        .Q(master_watchdog_reg[11]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[12]_i_1_n_7 ),
        .Q(master_watchdog_reg[12]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  CARRY4 \master_watchdog_reg[12]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CO({\master_watchdog_reg[12]_i_1_n_0 ,\master_watchdog_reg[12]_i_1_n_1 ,\master_watchdog_reg[12]_i_1_n_2 ,\master_watchdog_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[12]_i_1_n_4 ,\master_watchdog_reg[12]_i_1_n_5 ,\master_watchdog_reg[12]_i_1_n_6 ,\master_watchdog_reg[12]_i_1_n_7 }),
        .S({\master_watchdog[12]_i_2_n_0 ,\master_watchdog[12]_i_3_n_0 ,\master_watchdog[12]_i_4_n_0 ,\master_watchdog[12]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[12]_i_1_n_6 ),
        .Q(master_watchdog_reg[13]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[12]_i_1_n_5 ),
        .Q(master_watchdog_reg[14]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[12]_i_1_n_4 ),
        .Q(master_watchdog_reg[15]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_7 ),
        .Q(master_watchdog_reg[16]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  CARRY4 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[12]_i_1_n_0 ),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_4 ,\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_6 ),
        .Q(master_watchdog_reg[17]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_5 ),
        .Q(master_watchdog_reg[18]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_4 ),
        .Q(master_watchdog_reg[19]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_6 ),
        .Q(master_watchdog_reg[1]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[20]_i_1_n_7 ),
        .Q(master_watchdog_reg[20]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  CARRY4 \master_watchdog_reg[20]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CO({\master_watchdog_reg[20]_i_1_n_0 ,\master_watchdog_reg[20]_i_1_n_1 ,\master_watchdog_reg[20]_i_1_n_2 ,\master_watchdog_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[20]_i_1_n_4 ,\master_watchdog_reg[20]_i_1_n_5 ,\master_watchdog_reg[20]_i_1_n_6 ,\master_watchdog_reg[20]_i_1_n_7 }),
        .S({\master_watchdog[20]_i_2_n_0 ,\master_watchdog[20]_i_3_n_0 ,\master_watchdog[20]_i_4_n_0 ,\master_watchdog[20]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[20]_i_1_n_6 ),
        .Q(master_watchdog_reg[21]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[20]_i_1_n_5 ),
        .Q(master_watchdog_reg[22]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[20]_i_1_n_4 ),
        .Q(master_watchdog_reg[23]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_7 ),
        .Q(master_watchdog_reg[24]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  CARRY4 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[20]_i_1_n_0 ),
        .CO({\master_watchdog_reg[24]_i_1_n_0 ,\master_watchdog_reg[24]_i_1_n_1 ,\master_watchdog_reg[24]_i_1_n_2 ,\master_watchdog_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[24]_i_1_n_4 ,\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .S({\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_6 ),
        .Q(master_watchdog_reg[25]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_5 ),
        .Q(master_watchdog_reg[26]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_4 ),
        .Q(master_watchdog_reg[27]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[28]_i_1_n_7 ),
        .Q(master_watchdog_reg[28]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  CARRY4 \master_watchdog_reg[28]_i_1 
       (.CI(\master_watchdog_reg[24]_i_1_n_0 ),
        .CO(\NLW_master_watchdog_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_master_watchdog_reg[28]_i_1_O_UNCONNECTED [3:1],\master_watchdog_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\master_watchdog[28]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_5 ),
        .Q(master_watchdog_reg[2]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_4 ),
        .Q(master_watchdog_reg[3]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[4]_i_1_n_7 ),
        .Q(master_watchdog_reg[4]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  CARRY4 \master_watchdog_reg[4]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CO({\master_watchdog_reg[4]_i_1_n_0 ,\master_watchdog_reg[4]_i_1_n_1 ,\master_watchdog_reg[4]_i_1_n_2 ,\master_watchdog_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[4]_i_1_n_4 ,\master_watchdog_reg[4]_i_1_n_5 ,\master_watchdog_reg[4]_i_1_n_6 ,\master_watchdog_reg[4]_i_1_n_7 }),
        .S({\master_watchdog[4]_i_2_n_0 ,\master_watchdog[4]_i_3_n_0 ,\master_watchdog[4]_i_4_n_0 ,\master_watchdog[4]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[4]_i_1_n_6 ),
        .Q(master_watchdog_reg[5]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[4]_i_1_n_5 ),
        .Q(master_watchdog_reg[6]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[4]_i_1_n_4 ),
        .Q(master_watchdog_reg[7]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_7 ),
        .Q(master_watchdog_reg[8]),
        .S(gt0_rxresetdone_i_sync_i_n_1));
  CARRY4 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[4]_i_1_n_0 ),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_4 ,\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_6 ),
        .Q(master_watchdog_reg[9]),
        .R(gt0_rxresetdone_i_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    pcs_resetout_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector[111]),
        .Q(pcs_resetout_reg),
        .R(areset_coreclk));
  LUT2 #(
    .INIT(4'h2)) 
    pcs_resetout_rising_i_1
       (.I0(configuration_vector[111]),
        .I1(pcs_resetout_reg),
        .O(pcs_resetout_rising_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pcs_resetout_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(pcs_resetout_rising_i_1_n_0),
        .Q(pcs_resetout_rising),
        .R(areset_coreclk));
  FDRE #(
    .INIT(1'b0)) 
    pma_resetout_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector[15]),
        .Q(pma_resetout_reg),
        .R(areset_coreclk));
  LUT2 #(
    .INIT(4'h2)) 
    pma_resetout_rising_i_1
       (.I0(configuration_vector[15]),
        .I1(pma_resetout_reg),
        .O(pma_resetout_rising_i_1_n_0));
  FDRE pma_resetout_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(pma_resetout_rising_i_1_n_0),
        .Q(pma_resetout_rising),
        .R(areset_coreclk));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1 qplllock_coreclk_sync_i
       (.AR(rst0),
        .AS(pma_resetout_rising),
        .coreclk(coreclk),
        .gt0_gttxreset_c(gt0_gttxreset_c),
        .gttxreset(gttxreset),
        .qplllock_coreclk(qplllock_coreclk),
        .reset_counter_done(reset_counter_done));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1_3 qplllock_rxusrclk2_sync_i
       (.AR(rst0),
        .CLK(rxusrclk2),
        .qplllock(qplllock),
        .qplllock_rxusrclk2(qplllock_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1_4 qplllock_txusrclk2_sync_i
       (.AR(rst0),
        .qplllock_txusrclk2(qplllock_txusrclk2),
        .txusrclk2(txusrclk2));
  FDRE #(
    .INIT(1'b1)) 
    signal_detect_comb_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(signal_detect_rxusrclk2_sync_i_n_0),
        .Q(signal_detect_comb),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_5 signal_detect_coreclk_sync_i
       (.coreclk(coreclk),
        .signal_detect(signal_detect),
        .signal_detect_coreclk(signal_detect_coreclk));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_6 signal_detect_rxusrclk2_sync_i
       (.CLK(rxusrclk2),
        .cable_is_pulled(cable_is_pulled),
        .signal_detect(signal_detect),
        .signal_detect_comb_reg(signal_detect_rxusrclk2_sync_i_n_0));
  (* C_1588 = "0" *) 
  (* C_DP_WIDTH = "64" *) 
  (* C_GTIF_WIDTH = "32" *) 
  (* C_GTTYPE = "1" *) 
  (* C_HAS_AN = "1'b0" *) 
  (* C_HAS_FEC = "1'b0" *) 
  (* C_HAS_MDIO = "1'b0" *) 
  (* C_IS_32BIT = "1'b0" *) 
  (* C_IS_KR = "1'b0" *) 
  (* C_NO_EBUFF = "1'b0" *) 
  (* C_REFCLKRATE = "156" *) 
  (* C_SPEED10_25 = "10" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11 ten_gig_eth_pcs_pma_ip_core
       (.an_enable(1'b0),
        .areset_coreclk(1'b0),
        .areset_rxusrclk2(1'b0),
        .cable_pull(cable_pull),
        .clear_rx_prbs_err_count(gt0_clear_rx_prbs_err_count_i),
        .coeff_minus_1(NLW_ten_gig_eth_pcs_pma_ip_core_coeff_minus_1_UNCONNECTED[4:0]),
        .coeff_plus_1(NLW_ten_gig_eth_pcs_pma_ip_core_coeff_plus_1_UNCONNECTED[4:0]),
        .coeff_zero(NLW_ten_gig_eth_pcs_pma_ip_core_coeff_zero_UNCONNECTED[6:0]),
        .configuration_vector({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[519:516],1'b0,1'b0,configuration_vector[513:512],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[399:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[245:240],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[233:176],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[169:110],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,configuration_vector[16:15],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .core_in_testmode(core_in_testmode),
        .core_status({NLW_ten_gig_eth_pcs_pma_ip_core_core_status_UNCONNECTED[7:1],\^core_status }),
        .coreclk(coreclk),
        .correction_timer({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr({NLW_ten_gig_eth_pcs_pma_ip_core_drp_daddr_UNCONNECTED[15:9],\^drp_daddr_o ,NLW_ten_gig_eth_pcs_pma_ip_core_drp_daddr_UNCONNECTED[7:0]}),
        .drp_den(drp_den_o),
        .drp_di(NLW_ten_gig_eth_pcs_pma_ip_core_drp_di_UNCONNECTED[15:0]),
        .drp_drdy(drp_drdy_i),
        .drp_drpdo(drp_drpdo_i),
        .drp_dwe(drp_dwe_o),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .fr_clk(1'b0),
        .gt_latclk(1'b0),
        .gt_progdiv_reset(NLW_ten_gig_eth_pcs_pma_ip_core_gt_progdiv_reset_UNCONNECTED),
        .gt_rxc({1'b0,1'b0,1'b0,1'b0,gt_rxc_d1}),
        .gt_rxd(gt_rxd_d1),
        .gt_rxstartofseq(1'b0),
        .gt_slip(gt0_rxgearboxslip_i),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .is_eval(NLW_ten_gig_eth_pcs_pma_ip_core_is_eval_UNCONNECTED),
        .lfreset(1'b0),
        .loopback_ctrl(NLW_ten_gig_eth_pcs_pma_ip_core_loopback_ctrl_UNCONNECTED[2:0]),
        .mdc(1'b0),
        .mdio_in(1'b0),
        .mdio_out(NLW_ten_gig_eth_pcs_pma_ip_core_mdio_out_UNCONNECTED),
        .mdio_tri(NLW_ten_gig_eth_pcs_pma_ip_core_mdio_tri_UNCONNECTED),
        .pcs_resetout(NLW_ten_gig_eth_pcs_pma_ip_core_pcs_resetout_UNCONNECTED),
        .pma_pmd_type(pma_pmd_type),
        .pma_resetout(NLW_ten_gig_eth_pcs_pma_ip_core_pma_resetout_UNCONNECTED),
        .prtad({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .reset(coreclk_reset_tx),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxphy_correction_timer(NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_correction_timer_UNCONNECTED[63:0]),
        .rxphy_ns_field(NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_ns_field_UNCONNECTED[35:0]),
        .rxphy_s_field(NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_s_field_UNCONNECTED[47:0]),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect_comb),
        .sim_speedup_control(1'b0),
        .status_vector({NLW_ten_gig_eth_pcs_pma_ip_core_status_vector_UNCONNECTED[447:304],\^status_vector [303:251],\^status_vector [231:227],NLW_ten_gig_eth_pcs_pma_ip_core_status_vector_UNCONNECTED[245:227],\^status_vector [226:44],\^status_vector [23:20],\^status_vector [39:24],NLW_ten_gig_eth_pcs_pma_ip_core_status_vector_UNCONNECTED[23:19],\^status_vector [18:15],NLW_ten_gig_eth_pcs_pma_ip_core_status_vector_UNCONNECTED[14:0]}),
        .systemtimer_ns_field({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .systemtimer_s_field({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .training_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .training_drp_cs(1'b0),
        .training_enable(1'b0),
        .training_ipif_cs(1'b0),
        .training_rdack(NLW_ten_gig_eth_pcs_pma_ip_core_training_rdack_UNCONNECTED),
        .training_rddata(NLW_ten_gig_eth_pcs_pma_ip_core_training_rddata_UNCONNECTED[15:0]),
        .training_rnw(1'b0),
        .training_wrack(NLW_ten_gig_eth_pcs_pma_ip_core_training_wrack_UNCONNECTED),
        .training_wrdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_disable(tx_disable),
        .tx_fault(1'b0),
        .tx_prbs31_en(tx_prbs31_en),
        .txdiffctrl(NLW_ten_gig_eth_pcs_pma_ip_core_txdiffctrl_UNCONNECTED[4:0]),
        .txphy_async_gb_latency(NLW_ten_gig_eth_pcs_pma_ip_core_txphy_async_gb_latency_UNCONNECTED[15:0]),
        .txreset_txusrclk2(txreset_txusrclk2),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_local_clock_and_reset ten_gig_eth_pcs_pma_ip_local_clock_reset_block
       (.AS(coreclk_reset_tx),
        .CLK(rxusrclk2),
        .D(rx_resetdone),
        .areset(areset),
        .areset_rxusrclk2(areset_rxusrclk2),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .gt0_gtrxreset_i_reg(gt0_gtrxreset_i),
        .gt0_rxuserrdy_i(gt0_rxuserrdy_i),
        .pma_resetout_rising_reg(pma_resetout_rising),
        .pma_resetout_rising_rxusrclk2(pma_resetout_rising_rxusrclk2),
        .qplllock_rxusrclk2(qplllock_rxusrclk2),
        .rxrecclk_out(rxrecclk_out),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .signal_detect(signal_detect),
        .sim_speedup_control(sim_speedup_control),
        .tx_resetdone(tx_resetdone),
        .txreset_txusrclk2(txreset_txusrclk2),
        .txusrclk2(txusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_cable_pull_logic" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_cable_pull_logic
   (cable_is_pulled,
    gt0_gtrxreset_c,
    CLK,
    coreclk,
    gt0_rxresetdone_i_reg_rxusrclk2,
    pma_resetout_rising_rxusrclk2,
    areset_rxusrclk2,
    reset_counter_done,
    signal_detect_coreclk,
    master_watchdog_barking_reg,
    gtrxreset_coreclk,
    cable_pull_rising,
    AS,
    qplllock_coreclk,
    cable_pull_falling,
    SS,
    D);
  output cable_is_pulled;
  output gt0_gtrxreset_c;
  input CLK;
  input coreclk;
  input gt0_rxresetdone_i_reg_rxusrclk2;
  input pma_resetout_rising_rxusrclk2;
  input areset_rxusrclk2;
  input reset_counter_done;
  input signal_detect_coreclk;
  input master_watchdog_barking_reg;
  input gtrxreset_coreclk;
  input cable_pull_rising;
  input [0:0]AS;
  input qplllock_coreclk;
  input cable_pull_falling;
  input [0:0]SS;
  input [3:0]D;

  wire [0:0]AS;
  wire CLK;
  wire [3:0]D;
  wire [0:0]SS;
  wire areset_rxusrclk2;
  wire cable_is_pulled;
  wire cable_pull_falling;
  wire cable_pull_reset;
  wire cable_pull_reset_i_2_n_0;
  wire cable_pull_reset_i_3_n_0;
  wire cable_pull_reset_i_4_n_0;
  wire cable_pull_reset_i_5_n_0;
  wire cable_pull_reset_reg__0;
  wire cable_pull_reset_reg_reg;
  wire cable_pull_reset_rising;
  wire cable_pull_reset_rising_reg__0;
  wire cable_pull_reset_rising_rxusrclk2;
  wire cable_pull_reset_rising_rxusrclk2_sync_i_n_1;
  wire cable_pull_reset_rising_rxusrclk2_sync_i_n_2;
  wire cable_pull_reset_sync_i_n_1;
  wire cable_pull_rising;
  wire \cable_pull_watchdog[0]_i_4_n_0 ;
  wire \cable_pull_watchdog[0]_i_5_n_0 ;
  wire \cable_pull_watchdog[0]_i_6_n_0 ;
  wire \cable_pull_watchdog[0]_i_7_n_0 ;
  wire \cable_pull_watchdog[12]_i_2_n_0 ;
  wire \cable_pull_watchdog[12]_i_3_n_0 ;
  wire \cable_pull_watchdog[12]_i_4_n_0 ;
  wire \cable_pull_watchdog[12]_i_5_n_0 ;
  wire \cable_pull_watchdog[16]_i_2_n_0 ;
  wire \cable_pull_watchdog[16]_i_3_n_0 ;
  wire \cable_pull_watchdog[16]_i_4_n_0 ;
  wire \cable_pull_watchdog[16]_i_5_n_0 ;
  wire \cable_pull_watchdog[4]_i_2_n_0 ;
  wire \cable_pull_watchdog[4]_i_3_n_0 ;
  wire \cable_pull_watchdog[4]_i_4_n_0 ;
  wire \cable_pull_watchdog[4]_i_5_n_0 ;
  wire \cable_pull_watchdog[8]_i_2_n_0 ;
  wire \cable_pull_watchdog[8]_i_3_n_0 ;
  wire \cable_pull_watchdog[8]_i_4_n_0 ;
  wire \cable_pull_watchdog[8]_i_5_n_0 ;
  wire [1:0]cable_pull_watchdog_event;
  wire cable_pull_watchdog_event0;
  wire cable_pull_watchdog_event1__2;
  wire \cable_pull_watchdog_event[0]_i_1_n_0 ;
  wire \cable_pull_watchdog_event[1]_i_1_n_0 ;
  wire \cable_pull_watchdog_event[1]_i_3_n_0 ;
  wire [19:0]cable_pull_watchdog_reg;
  wire \cable_pull_watchdog_reg[0]_i_3_n_0 ;
  wire \cable_pull_watchdog_reg[0]_i_3_n_1 ;
  wire \cable_pull_watchdog_reg[0]_i_3_n_2 ;
  wire \cable_pull_watchdog_reg[0]_i_3_n_3 ;
  wire \cable_pull_watchdog_reg[0]_i_3_n_4 ;
  wire \cable_pull_watchdog_reg[0]_i_3_n_5 ;
  wire \cable_pull_watchdog_reg[0]_i_3_n_6 ;
  wire \cable_pull_watchdog_reg[0]_i_3_n_7 ;
  wire \cable_pull_watchdog_reg[12]_i_1_n_0 ;
  wire \cable_pull_watchdog_reg[12]_i_1_n_1 ;
  wire \cable_pull_watchdog_reg[12]_i_1_n_2 ;
  wire \cable_pull_watchdog_reg[12]_i_1_n_3 ;
  wire \cable_pull_watchdog_reg[12]_i_1_n_4 ;
  wire \cable_pull_watchdog_reg[12]_i_1_n_5 ;
  wire \cable_pull_watchdog_reg[12]_i_1_n_6 ;
  wire \cable_pull_watchdog_reg[12]_i_1_n_7 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_1 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_2 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_3 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_4 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_5 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_6 ;
  wire \cable_pull_watchdog_reg[16]_i_1_n_7 ;
  wire \cable_pull_watchdog_reg[4]_i_1_n_0 ;
  wire \cable_pull_watchdog_reg[4]_i_1_n_1 ;
  wire \cable_pull_watchdog_reg[4]_i_1_n_2 ;
  wire \cable_pull_watchdog_reg[4]_i_1_n_3 ;
  wire \cable_pull_watchdog_reg[4]_i_1_n_4 ;
  wire \cable_pull_watchdog_reg[4]_i_1_n_5 ;
  wire \cable_pull_watchdog_reg[4]_i_1_n_6 ;
  wire \cable_pull_watchdog_reg[4]_i_1_n_7 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_0 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_1 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_2 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_3 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_4 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_5 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_6 ;
  wire \cable_pull_watchdog_reg[8]_i_1_n_7 ;
  wire cable_unpull_enable_i_1_n_0;
  wire cable_unpull_reset1;
  wire cable_unpull_reset_reg__0;
  wire cable_unpull_reset_reg_n_0;
  wire cable_unpull_reset_reg_reg;
  wire cable_unpull_reset_rising;
  wire cable_unpull_reset_rising_reg__0;
  wire cable_unpull_reset_rising_rxusrclk2_sync_i_n_0;
  wire cable_unpull_reset_rising_rxusrclk2_sync_i_n_1;
  wire cable_unpull_reset_rising_rxusrclk2_sync_i_n_2;
  wire cable_unpull_reset_sync_i_n_1;
  wire \cable_unpull_watchdog[0]_i_10_n_0 ;
  wire \cable_unpull_watchdog[0]_i_11_n_0 ;
  wire \cable_unpull_watchdog[0]_i_12_n_0 ;
  wire \cable_unpull_watchdog[0]_i_4_n_0 ;
  wire \cable_unpull_watchdog[0]_i_5_n_0 ;
  wire \cable_unpull_watchdog[0]_i_6_n_0 ;
  wire \cable_unpull_watchdog[0]_i_7_n_0 ;
  wire \cable_unpull_watchdog[0]_i_8_n_0 ;
  wire \cable_unpull_watchdog[0]_i_9_n_0 ;
  wire \cable_unpull_watchdog[12]_i_2_n_0 ;
  wire \cable_unpull_watchdog[12]_i_3_n_0 ;
  wire \cable_unpull_watchdog[12]_i_4_n_0 ;
  wire \cable_unpull_watchdog[12]_i_5_n_0 ;
  wire \cable_unpull_watchdog[16]_i_2_n_0 ;
  wire \cable_unpull_watchdog[16]_i_3_n_0 ;
  wire \cable_unpull_watchdog[16]_i_4_n_0 ;
  wire \cable_unpull_watchdog[16]_i_5_n_0 ;
  wire \cable_unpull_watchdog[4]_i_2_n_0 ;
  wire \cable_unpull_watchdog[4]_i_3_n_0 ;
  wire \cable_unpull_watchdog[4]_i_4_n_0 ;
  wire \cable_unpull_watchdog[4]_i_5_n_0 ;
  wire \cable_unpull_watchdog[8]_i_2_n_0 ;
  wire \cable_unpull_watchdog[8]_i_3_n_0 ;
  wire \cable_unpull_watchdog[8]_i_4_n_0 ;
  wire \cable_unpull_watchdog[8]_i_5_n_0 ;
  wire cable_unpull_watchdog_event;
  wire \cable_unpull_watchdog_event[10]_i_4_n_0 ;
  wire \cable_unpull_watchdog_event_reg_n_0_[0] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[1] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[2] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[3] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[4] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[5] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[6] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[7] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[8] ;
  wire \cable_unpull_watchdog_event_reg_n_0_[9] ;
  wire [19:0]cable_unpull_watchdog_reg;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_0 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_1 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_2 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_3 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_4 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_5 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_6 ;
  wire \cable_unpull_watchdog_reg[0]_i_3_n_7 ;
  wire \cable_unpull_watchdog_reg[12]_i_1_n_0 ;
  wire \cable_unpull_watchdog_reg[12]_i_1_n_1 ;
  wire \cable_unpull_watchdog_reg[12]_i_1_n_2 ;
  wire \cable_unpull_watchdog_reg[12]_i_1_n_3 ;
  wire \cable_unpull_watchdog_reg[12]_i_1_n_4 ;
  wire \cable_unpull_watchdog_reg[12]_i_1_n_5 ;
  wire \cable_unpull_watchdog_reg[12]_i_1_n_6 ;
  wire \cable_unpull_watchdog_reg[12]_i_1_n_7 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_1 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_2 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_3 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_4 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_5 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_6 ;
  wire \cable_unpull_watchdog_reg[16]_i_1_n_7 ;
  wire \cable_unpull_watchdog_reg[4]_i_1_n_0 ;
  wire \cable_unpull_watchdog_reg[4]_i_1_n_1 ;
  wire \cable_unpull_watchdog_reg[4]_i_1_n_2 ;
  wire \cable_unpull_watchdog_reg[4]_i_1_n_3 ;
  wire \cable_unpull_watchdog_reg[4]_i_1_n_4 ;
  wire \cable_unpull_watchdog_reg[4]_i_1_n_5 ;
  wire \cable_unpull_watchdog_reg[4]_i_1_n_6 ;
  wire \cable_unpull_watchdog_reg[4]_i_1_n_7 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_0 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_1 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_2 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_3 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_4 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_5 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_6 ;
  wire \cable_unpull_watchdog_reg[8]_i_1_n_7 ;
  wire coreclk;
  wire gearboxslipignore;
  wire gearboxslipignore_i_1_n_0;
  wire [0:0]gearboxslipignorecount0;
  wire \gearboxslipignorecount[1]_i_1_n_0 ;
  wire \gearboxslipignorecount[2]_i_1_n_0 ;
  wire \gearboxslipignorecount[3]_i_1_n_0 ;
  wire \gearboxslipignorecount[3]_i_2_n_0 ;
  wire [3:0]gearboxslipignorecount_reg__0;
  wire gt0_gtrxreset_c;
  wire gt0_gtrxreset_i_i_2_n_0;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  wire gtrxreset_coreclk;
  wire master_watchdog_barking_reg;
  wire [10:0]p_0_in;
  wire p_1_in;
  wire pma_resetout_rising_rxusrclk2;
  wire qplllock_coreclk;
  wire reset_counter_done;
  wire [3:0]rx_sample;
  wire \rx_sample[3]_i_1_n_0 ;
  wire [3:0]rx_sample_prev;
  wire signal_detect_coreclk;
  wire [3:3]\NLW_cable_pull_watchdog_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cable_unpull_watchdog_reg[16]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    cable_pull_reset_i_2
       (.I0(cable_pull_watchdog_reg[2]),
        .I1(cable_pull_watchdog_reg[1]),
        .I2(cable_pull_watchdog_reg[0]),
        .I3(cable_pull_watchdog_reg[3]),
        .I4(cable_pull_watchdog_reg[4]),
        .I5(cable_pull_reset_i_4_n_0),
        .O(cable_pull_reset_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    cable_pull_reset_i_3
       (.I0(cable_pull_watchdog_reg[17]),
        .I1(cable_pull_watchdog_reg[16]),
        .I2(cable_pull_watchdog_reg[15]),
        .I3(cable_pull_watchdog_reg[19]),
        .I4(cable_pull_watchdog_reg[18]),
        .I5(cable_pull_reset_i_5_n_0),
        .O(cable_pull_reset_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    cable_pull_reset_i_4
       (.I0(cable_pull_watchdog_reg[9]),
        .I1(cable_pull_watchdog_reg[8]),
        .I2(cable_pull_watchdog_reg[5]),
        .I3(cable_pull_watchdog_reg[6]),
        .I4(cable_pull_watchdog_reg[7]),
        .O(cable_pull_reset_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cable_pull_reset_i_5
       (.I0(cable_pull_watchdog_reg[12]),
        .I1(cable_pull_watchdog_reg[10]),
        .I2(cable_pull_watchdog_reg[11]),
        .I3(cable_pull_watchdog_reg[14]),
        .I4(cable_pull_watchdog_reg[13]),
        .O(cable_pull_reset_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cable_pull_reset_rising_rxusrclk2_sync_i_n_2),
        .Q(cable_pull_reset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reset_reg_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_reset_reg__0),
        .Q(cable_pull_reset_reg_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reset_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_reset_sync_i_n_1),
        .Q(cable_pull_reset_rising),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reset_rising_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_reset_rising),
        .Q(cable_pull_reset_rising_reg__0),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_19 cable_pull_reset_rising_rxusrclk2_sync_i
       (.AS(cable_pull_reset_rising),
        .CLK(CLK),
        .cable_pull_reset(cable_pull_reset),
        .cable_pull_reset_reg(cable_pull_reset_rising_rxusrclk2_sync_i_n_2),
        .cable_pull_reset_rising_rxusrclk2(cable_pull_reset_rising_rxusrclk2),
        .cable_pull_watchdog_event(cable_pull_watchdog_event),
        .\cable_pull_watchdog_reg[0] (cable_pull_reset_rising_rxusrclk2_sync_i_n_1),
        .\cable_pull_watchdog_reg[17] (cable_pull_reset_i_3_n_0),
        .\cable_pull_watchdog_reg[2] (cable_pull_reset_i_2_n_0),
        .cable_unpull_enable_reg(cable_is_pulled),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_20 cable_pull_reset_sync_i
       (.cable_pull_reset(cable_pull_reset),
        .cable_pull_reset_reg(cable_pull_reset_reg__0),
        .cable_pull_reset_reg_reg(cable_pull_reset_reg_reg),
        .cable_pull_reset_rising_reg(cable_pull_reset_sync_i_n_1),
        .coreclk(coreclk));
  LUT3 #(
    .INIT(8'h02)) 
    \cable_pull_watchdog[0]_i_2 
       (.I0(gt0_rxresetdone_i_reg_rxusrclk2),
        .I1(cable_is_pulled),
        .I2(cable_pull_reset),
        .O(cable_pull_watchdog_event0));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_4 
       (.I0(cable_pull_watchdog_reg[3]),
        .O(\cable_pull_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_5 
       (.I0(cable_pull_watchdog_reg[2]),
        .O(\cable_pull_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_6 
       (.I0(cable_pull_watchdog_reg[1]),
        .O(\cable_pull_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[0]_i_7 
       (.I0(cable_pull_watchdog_reg[0]),
        .O(\cable_pull_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[12]_i_2 
       (.I0(cable_pull_watchdog_reg[15]),
        .O(\cable_pull_watchdog[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[12]_i_3 
       (.I0(cable_pull_watchdog_reg[14]),
        .O(\cable_pull_watchdog[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[12]_i_4 
       (.I0(cable_pull_watchdog_reg[13]),
        .O(\cable_pull_watchdog[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[12]_i_5 
       (.I0(cable_pull_watchdog_reg[12]),
        .O(\cable_pull_watchdog[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[16]_i_2 
       (.I0(cable_pull_watchdog_reg[19]),
        .O(\cable_pull_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[16]_i_3 
       (.I0(cable_pull_watchdog_reg[18]),
        .O(\cable_pull_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[16]_i_4 
       (.I0(cable_pull_watchdog_reg[17]),
        .O(\cable_pull_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[16]_i_5 
       (.I0(cable_pull_watchdog_reg[16]),
        .O(\cable_pull_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[4]_i_2 
       (.I0(cable_pull_watchdog_reg[7]),
        .O(\cable_pull_watchdog[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[4]_i_3 
       (.I0(cable_pull_watchdog_reg[6]),
        .O(\cable_pull_watchdog[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[4]_i_4 
       (.I0(cable_pull_watchdog_reg[5]),
        .O(\cable_pull_watchdog[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[4]_i_5 
       (.I0(cable_pull_watchdog_reg[4]),
        .O(\cable_pull_watchdog[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_2 
       (.I0(cable_pull_watchdog_reg[11]),
        .O(\cable_pull_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_3 
       (.I0(cable_pull_watchdog_reg[10]),
        .O(\cable_pull_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_4 
       (.I0(cable_pull_watchdog_reg[9]),
        .O(\cable_pull_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_pull_watchdog[8]_i_5 
       (.I0(cable_pull_watchdog_reg[8]),
        .O(\cable_pull_watchdog[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00002622)) 
    \cable_pull_watchdog_event[0]_i_1 
       (.I0(cable_pull_watchdog_event[0]),
        .I1(cable_pull_watchdog_event0),
        .I2(cable_pull_watchdog_event[1]),
        .I3(cable_pull_watchdog_event1__2),
        .I4(cable_pull_reset_rising_rxusrclk2),
        .O(\cable_pull_watchdog_event[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00006222)) 
    \cable_pull_watchdog_event[1]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event0),
        .I2(cable_pull_watchdog_event[0]),
        .I3(cable_pull_watchdog_event1__2),
        .I4(cable_pull_reset_rising_rxusrclk2),
        .O(\cable_pull_watchdog_event[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F06E0F0EFF6EFF6)) 
    \cable_pull_watchdog_event[1]_i_2 
       (.I0(rx_sample[0]),
        .I1(rx_sample[2]),
        .I2(rx_sample[3]),
        .I3(rx_sample[1]),
        .I4(rx_sample_prev[3]),
        .I5(\cable_pull_watchdog_event[1]_i_3_n_0 ),
        .O(cable_pull_watchdog_event1__2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cable_pull_watchdog_event[1]_i_3 
       (.I0(rx_sample[0]),
        .I1(rx_sample_prev[0]),
        .I2(rx_sample_prev[2]),
        .I3(rx_sample[2]),
        .I4(rx_sample_prev[1]),
        .I5(rx_sample[1]),
        .O(\cable_pull_watchdog_event[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_event_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cable_pull_watchdog_event[0]_i_1_n_0 ),
        .Q(cable_pull_watchdog_event[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_event_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cable_pull_watchdog_event[1]_i_1_n_0 ),
        .Q(cable_pull_watchdog_event[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[0] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_3_n_7 ),
        .Q(cable_pull_watchdog_reg[0]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  CARRY4 \cable_pull_watchdog_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\cable_pull_watchdog_reg[0]_i_3_n_0 ,\cable_pull_watchdog_reg[0]_i_3_n_1 ,\cable_pull_watchdog_reg[0]_i_3_n_2 ,\cable_pull_watchdog_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_pull_watchdog_reg[0]_i_3_n_4 ,\cable_pull_watchdog_reg[0]_i_3_n_5 ,\cable_pull_watchdog_reg[0]_i_3_n_6 ,\cable_pull_watchdog_reg[0]_i_3_n_7 }),
        .S({\cable_pull_watchdog[0]_i_4_n_0 ,\cable_pull_watchdog[0]_i_5_n_0 ,\cable_pull_watchdog[0]_i_6_n_0 ,\cable_pull_watchdog[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[10] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_5 ),
        .Q(cable_pull_watchdog_reg[10]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[11] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_4 ),
        .Q(cable_pull_watchdog_reg[11]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[12] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[12]_i_1_n_7 ),
        .Q(cable_pull_watchdog_reg[12]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  CARRY4 \cable_pull_watchdog_reg[12]_i_1 
       (.CI(\cable_pull_watchdog_reg[8]_i_1_n_0 ),
        .CO({\cable_pull_watchdog_reg[12]_i_1_n_0 ,\cable_pull_watchdog_reg[12]_i_1_n_1 ,\cable_pull_watchdog_reg[12]_i_1_n_2 ,\cable_pull_watchdog_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_pull_watchdog_reg[12]_i_1_n_4 ,\cable_pull_watchdog_reg[12]_i_1_n_5 ,\cable_pull_watchdog_reg[12]_i_1_n_6 ,\cable_pull_watchdog_reg[12]_i_1_n_7 }),
        .S({\cable_pull_watchdog[12]_i_2_n_0 ,\cable_pull_watchdog[12]_i_3_n_0 ,\cable_pull_watchdog[12]_i_4_n_0 ,\cable_pull_watchdog[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[13] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[12]_i_1_n_6 ),
        .Q(cable_pull_watchdog_reg[13]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[14] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[12]_i_1_n_5 ),
        .Q(cable_pull_watchdog_reg[14]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[15] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[12]_i_1_n_4 ),
        .Q(cable_pull_watchdog_reg[15]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[16] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[16]_i_1_n_7 ),
        .Q(cable_pull_watchdog_reg[16]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  CARRY4 \cable_pull_watchdog_reg[16]_i_1 
       (.CI(\cable_pull_watchdog_reg[12]_i_1_n_0 ),
        .CO({\NLW_cable_pull_watchdog_reg[16]_i_1_CO_UNCONNECTED [3],\cable_pull_watchdog_reg[16]_i_1_n_1 ,\cable_pull_watchdog_reg[16]_i_1_n_2 ,\cable_pull_watchdog_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\cable_pull_watchdog_reg[16]_i_1_n_4 ,\cable_pull_watchdog_reg[16]_i_1_n_5 ,\cable_pull_watchdog_reg[16]_i_1_n_6 ,\cable_pull_watchdog_reg[16]_i_1_n_7 }),
        .S({\cable_pull_watchdog[16]_i_2_n_0 ,\cable_pull_watchdog[16]_i_3_n_0 ,\cable_pull_watchdog[16]_i_4_n_0 ,\cable_pull_watchdog[16]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \cable_pull_watchdog_reg[17] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[16]_i_1_n_6 ),
        .Q(cable_pull_watchdog_reg[17]),
        .S(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[18] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[16]_i_1_n_5 ),
        .Q(cable_pull_watchdog_reg[18]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[19] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[16]_i_1_n_4 ),
        .Q(cable_pull_watchdog_reg[19]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[1] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_3_n_6 ),
        .Q(cable_pull_watchdog_reg[1]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[2] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_3_n_5 ),
        .Q(cable_pull_watchdog_reg[2]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[3] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[0]_i_3_n_4 ),
        .Q(cable_pull_watchdog_reg[3]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[4] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[4]_i_1_n_7 ),
        .Q(cable_pull_watchdog_reg[4]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  CARRY4 \cable_pull_watchdog_reg[4]_i_1 
       (.CI(\cable_pull_watchdog_reg[0]_i_3_n_0 ),
        .CO({\cable_pull_watchdog_reg[4]_i_1_n_0 ,\cable_pull_watchdog_reg[4]_i_1_n_1 ,\cable_pull_watchdog_reg[4]_i_1_n_2 ,\cable_pull_watchdog_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_pull_watchdog_reg[4]_i_1_n_4 ,\cable_pull_watchdog_reg[4]_i_1_n_5 ,\cable_pull_watchdog_reg[4]_i_1_n_6 ,\cable_pull_watchdog_reg[4]_i_1_n_7 }),
        .S({\cable_pull_watchdog[4]_i_2_n_0 ,\cable_pull_watchdog[4]_i_3_n_0 ,\cable_pull_watchdog[4]_i_4_n_0 ,\cable_pull_watchdog[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[5] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[4]_i_1_n_6 ),
        .Q(cable_pull_watchdog_reg[5]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[6] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[4]_i_1_n_5 ),
        .Q(cable_pull_watchdog_reg[6]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[7] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[4]_i_1_n_4 ),
        .Q(cable_pull_watchdog_reg[7]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[8] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_7 ),
        .Q(cable_pull_watchdog_reg[8]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  CARRY4 \cable_pull_watchdog_reg[8]_i_1 
       (.CI(\cable_pull_watchdog_reg[4]_i_1_n_0 ),
        .CO({\cable_pull_watchdog_reg[8]_i_1_n_0 ,\cable_pull_watchdog_reg[8]_i_1_n_1 ,\cable_pull_watchdog_reg[8]_i_1_n_2 ,\cable_pull_watchdog_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_pull_watchdog_reg[8]_i_1_n_4 ,\cable_pull_watchdog_reg[8]_i_1_n_5 ,\cable_pull_watchdog_reg[8]_i_1_n_6 ,\cable_pull_watchdog_reg[8]_i_1_n_7 }),
        .S({\cable_pull_watchdog[8]_i_2_n_0 ,\cable_pull_watchdog[8]_i_3_n_0 ,\cable_pull_watchdog[8]_i_4_n_0 ,\cable_pull_watchdog[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_pull_watchdog_reg[9] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\cable_pull_watchdog_reg[8]_i_1_n_6 ),
        .Q(cable_pull_watchdog_reg[9]),
        .R(cable_pull_reset_rising_rxusrclk2_sync_i_n_1));
  LUT5 #(
    .INIT(32'h000000F2)) 
    cable_unpull_enable_i_1
       (.I0(cable_is_pulled),
        .I1(cable_unpull_reset_reg_n_0),
        .I2(cable_pull_reset),
        .I3(pma_resetout_rising_rxusrclk2),
        .I4(areset_rxusrclk2),
        .O(cable_unpull_enable_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_enable_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cable_unpull_enable_i_1_n_0),
        .Q(cable_is_pulled),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cable_unpull_reset_rising_rxusrclk2_sync_i_n_2),
        .Q(cable_unpull_reset_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_reset_reg_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_unpull_reset_reg__0),
        .Q(cable_unpull_reset_reg_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_reset_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_unpull_reset_sync_i_n_1),
        .Q(cable_unpull_reset_rising),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cable_unpull_reset_rising_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_unpull_reset_rising),
        .Q(cable_unpull_reset_rising_reg__0),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_21 cable_unpull_reset_rising_rxusrclk2_sync_i
       (.AS(cable_unpull_reset_rising),
        .CLK(CLK),
        .Q(p_1_in),
        .SR(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1),
        .cable_unpull_enable_reg(cable_is_pulled),
        .cable_unpull_reset_reg(cable_unpull_reset_rising_rxusrclk2_sync_i_n_2),
        .cable_unpull_reset_reg_0(cable_unpull_reset_reg_n_0),
        .\cable_unpull_watchdog_reg[0] (cable_unpull_reset_rising_rxusrclk2_sync_i_n_0),
        .\cable_unpull_watchdog_reg[12] (\cable_unpull_watchdog[0]_i_4_n_0 ),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_22 cable_unpull_reset_sync_i
       (.cable_unpull_reset_reg(cable_unpull_reset_reg__0),
        .cable_unpull_reset_reg_0(cable_unpull_reset_reg_n_0),
        .cable_unpull_reset_reg_reg(cable_unpull_reset_reg_reg),
        .cable_unpull_reset_rising_reg(cable_unpull_reset_sync_i_n_1),
        .coreclk(coreclk));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cable_unpull_watchdog[0]_i_10 
       (.I0(cable_unpull_watchdog_reg[18]),
        .I1(cable_unpull_watchdog_reg[19]),
        .I2(cable_unpull_watchdog_reg[15]),
        .I3(cable_unpull_watchdog_reg[16]),
        .I4(cable_unpull_watchdog_reg[17]),
        .O(\cable_unpull_watchdog[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cable_unpull_watchdog[0]_i_11 
       (.I0(cable_unpull_watchdog_reg[9]),
        .I1(cable_unpull_watchdog_reg[8]),
        .I2(cable_unpull_watchdog_reg[5]),
        .I3(cable_unpull_watchdog_reg[6]),
        .I4(cable_unpull_watchdog_reg[7]),
        .O(\cable_unpull_watchdog[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cable_unpull_watchdog[0]_i_12 
       (.I0(cable_unpull_watchdog_reg[4]),
        .I1(cable_unpull_watchdog_reg[3]),
        .I2(cable_unpull_watchdog_reg[0]),
        .I3(cable_unpull_watchdog_reg[1]),
        .I4(cable_unpull_watchdog_reg[2]),
        .O(\cable_unpull_watchdog[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cable_unpull_watchdog[0]_i_2 
       (.I0(cable_unpull_reset_reg_n_0),
        .I1(cable_is_pulled),
        .I2(gt0_rxresetdone_i_reg_rxusrclk2),
        .O(cable_unpull_reset1));
  LUT4 #(
    .INIT(16'h4000)) 
    \cable_unpull_watchdog[0]_i_4 
       (.I0(\cable_unpull_watchdog[0]_i_9_n_0 ),
        .I1(\cable_unpull_watchdog[0]_i_10_n_0 ),
        .I2(\cable_unpull_watchdog[0]_i_11_n_0 ),
        .I3(\cable_unpull_watchdog[0]_i_12_n_0 ),
        .O(\cable_unpull_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_5 
       (.I0(cable_unpull_watchdog_reg[3]),
        .O(\cable_unpull_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_6 
       (.I0(cable_unpull_watchdog_reg[2]),
        .O(\cable_unpull_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_7 
       (.I0(cable_unpull_watchdog_reg[1]),
        .O(\cable_unpull_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[0]_i_8 
       (.I0(cable_unpull_watchdog_reg[0]),
        .O(\cable_unpull_watchdog[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cable_unpull_watchdog[0]_i_9 
       (.I0(cable_unpull_watchdog_reg[12]),
        .I1(cable_unpull_watchdog_reg[10]),
        .I2(cable_unpull_watchdog_reg[11]),
        .I3(cable_unpull_watchdog_reg[14]),
        .I4(cable_unpull_watchdog_reg[13]),
        .O(\cable_unpull_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[12]_i_2 
       (.I0(cable_unpull_watchdog_reg[15]),
        .O(\cable_unpull_watchdog[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[12]_i_3 
       (.I0(cable_unpull_watchdog_reg[14]),
        .O(\cable_unpull_watchdog[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[12]_i_4 
       (.I0(cable_unpull_watchdog_reg[13]),
        .O(\cable_unpull_watchdog[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[12]_i_5 
       (.I0(cable_unpull_watchdog_reg[12]),
        .O(\cable_unpull_watchdog[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[16]_i_2 
       (.I0(cable_unpull_watchdog_reg[19]),
        .O(\cable_unpull_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[16]_i_3 
       (.I0(cable_unpull_watchdog_reg[18]),
        .O(\cable_unpull_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[16]_i_4 
       (.I0(cable_unpull_watchdog_reg[17]),
        .O(\cable_unpull_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[16]_i_5 
       (.I0(cable_unpull_watchdog_reg[16]),
        .O(\cable_unpull_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[4]_i_2 
       (.I0(cable_unpull_watchdog_reg[7]),
        .O(\cable_unpull_watchdog[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[4]_i_3 
       (.I0(cable_unpull_watchdog_reg[6]),
        .O(\cable_unpull_watchdog[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[4]_i_4 
       (.I0(cable_unpull_watchdog_reg[5]),
        .O(\cable_unpull_watchdog[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[4]_i_5 
       (.I0(cable_unpull_watchdog_reg[4]),
        .O(\cable_unpull_watchdog[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_2 
       (.I0(cable_unpull_watchdog_reg[11]),
        .O(\cable_unpull_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_3 
       (.I0(cable_unpull_watchdog_reg[10]),
        .O(\cable_unpull_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_4 
       (.I0(cable_unpull_watchdog_reg[9]),
        .O(\cable_unpull_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog[8]_i_5 
       (.I0(cable_unpull_watchdog_reg[8]),
        .O(\cable_unpull_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cable_unpull_watchdog_event[0]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    \cable_unpull_watchdog_event[10]_i_2 
       (.I0(gt0_rxresetdone_i_reg_rxusrclk2),
        .I1(cable_is_pulled),
        .I2(cable_unpull_reset_reg_n_0),
        .I3(cable_pull_watchdog_event1__2),
        .O(cable_unpull_watchdog_event));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cable_unpull_watchdog_event[10]_i_3 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[8] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .I2(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[9] ),
        .I5(p_1_in),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cable_unpull_watchdog_event[10]_i_4 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[5] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .I5(\cable_unpull_watchdog_event_reg_n_0_[4] ),
        .O(\cable_unpull_watchdog_event[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cable_unpull_watchdog_event[1]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \cable_unpull_watchdog_event[2]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cable_unpull_watchdog_event[3]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cable_unpull_watchdog_event[4]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[4] ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cable_unpull_watchdog_event[5]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[4] ),
        .I5(\cable_unpull_watchdog_event_reg_n_0_[5] ),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cable_unpull_watchdog_event[6]_i_1 
       (.I0(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h78)) 
    \cable_unpull_watchdog_event[7]_i_1 
       (.I0(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I1(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cable_unpull_watchdog_event[8]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .I1(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[8] ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cable_unpull_watchdog_event[9]_i_1 
       (.I0(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .I1(\cable_unpull_watchdog_event[10]_i_4_n_0 ),
        .I2(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .I3(\cable_unpull_watchdog_event_reg_n_0_[8] ),
        .I4(\cable_unpull_watchdog_event_reg_n_0_[9] ),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[0] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[0]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[0] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[10] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[10]),
        .Q(p_1_in),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[1] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[1]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[1] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[2] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[2]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[2] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[3] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[3]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[3] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[4] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[4]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[4] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[5] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[5]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[5] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[6] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[6]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[6] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[7] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[7]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[7] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[8] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[8]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[8] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_event_reg[9] 
       (.C(CLK),
        .CE(cable_unpull_watchdog_event),
        .D(p_0_in[9]),
        .Q(\cable_unpull_watchdog_event_reg_n_0_[9] ),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[0] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_7 ),
        .Q(cable_unpull_watchdog_reg[0]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  CARRY4 \cable_unpull_watchdog_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\cable_unpull_watchdog_reg[0]_i_3_n_0 ,\cable_unpull_watchdog_reg[0]_i_3_n_1 ,\cable_unpull_watchdog_reg[0]_i_3_n_2 ,\cable_unpull_watchdog_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_unpull_watchdog_reg[0]_i_3_n_4 ,\cable_unpull_watchdog_reg[0]_i_3_n_5 ,\cable_unpull_watchdog_reg[0]_i_3_n_6 ,\cable_unpull_watchdog_reg[0]_i_3_n_7 }),
        .S({\cable_unpull_watchdog[0]_i_5_n_0 ,\cable_unpull_watchdog[0]_i_6_n_0 ,\cable_unpull_watchdog[0]_i_7_n_0 ,\cable_unpull_watchdog[0]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[10] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_5 ),
        .Q(cable_unpull_watchdog_reg[10]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[11] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_4 ),
        .Q(cable_unpull_watchdog_reg[11]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[12] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[12]_i_1_n_7 ),
        .Q(cable_unpull_watchdog_reg[12]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  CARRY4 \cable_unpull_watchdog_reg[12]_i_1 
       (.CI(\cable_unpull_watchdog_reg[8]_i_1_n_0 ),
        .CO({\cable_unpull_watchdog_reg[12]_i_1_n_0 ,\cable_unpull_watchdog_reg[12]_i_1_n_1 ,\cable_unpull_watchdog_reg[12]_i_1_n_2 ,\cable_unpull_watchdog_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_unpull_watchdog_reg[12]_i_1_n_4 ,\cable_unpull_watchdog_reg[12]_i_1_n_5 ,\cable_unpull_watchdog_reg[12]_i_1_n_6 ,\cable_unpull_watchdog_reg[12]_i_1_n_7 }),
        .S({\cable_unpull_watchdog[12]_i_2_n_0 ,\cable_unpull_watchdog[12]_i_3_n_0 ,\cable_unpull_watchdog[12]_i_4_n_0 ,\cable_unpull_watchdog[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[13] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[12]_i_1_n_6 ),
        .Q(cable_unpull_watchdog_reg[13]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[14] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[12]_i_1_n_5 ),
        .Q(cable_unpull_watchdog_reg[14]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[15] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[12]_i_1_n_4 ),
        .Q(cable_unpull_watchdog_reg[15]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[16] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[16]_i_1_n_7 ),
        .Q(cable_unpull_watchdog_reg[16]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  CARRY4 \cable_unpull_watchdog_reg[16]_i_1 
       (.CI(\cable_unpull_watchdog_reg[12]_i_1_n_0 ),
        .CO({\NLW_cable_unpull_watchdog_reg[16]_i_1_CO_UNCONNECTED [3],\cable_unpull_watchdog_reg[16]_i_1_n_1 ,\cable_unpull_watchdog_reg[16]_i_1_n_2 ,\cable_unpull_watchdog_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\cable_unpull_watchdog_reg[16]_i_1_n_4 ,\cable_unpull_watchdog_reg[16]_i_1_n_5 ,\cable_unpull_watchdog_reg[16]_i_1_n_6 ,\cable_unpull_watchdog_reg[16]_i_1_n_7 }),
        .S({\cable_unpull_watchdog[16]_i_2_n_0 ,\cable_unpull_watchdog[16]_i_3_n_0 ,\cable_unpull_watchdog[16]_i_4_n_0 ,\cable_unpull_watchdog[16]_i_5_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \cable_unpull_watchdog_reg[17] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[16]_i_1_n_6 ),
        .Q(cable_unpull_watchdog_reg[17]),
        .S(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[18] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[16]_i_1_n_5 ),
        .Q(cable_unpull_watchdog_reg[18]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[19] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[16]_i_1_n_4 ),
        .Q(cable_unpull_watchdog_reg[19]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[1] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_6 ),
        .Q(cable_unpull_watchdog_reg[1]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[2] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_5 ),
        .Q(cable_unpull_watchdog_reg[2]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[3] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[0]_i_3_n_4 ),
        .Q(cable_unpull_watchdog_reg[3]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[4] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[4]_i_1_n_7 ),
        .Q(cable_unpull_watchdog_reg[4]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  CARRY4 \cable_unpull_watchdog_reg[4]_i_1 
       (.CI(\cable_unpull_watchdog_reg[0]_i_3_n_0 ),
        .CO({\cable_unpull_watchdog_reg[4]_i_1_n_0 ,\cable_unpull_watchdog_reg[4]_i_1_n_1 ,\cable_unpull_watchdog_reg[4]_i_1_n_2 ,\cable_unpull_watchdog_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_unpull_watchdog_reg[4]_i_1_n_4 ,\cable_unpull_watchdog_reg[4]_i_1_n_5 ,\cable_unpull_watchdog_reg[4]_i_1_n_6 ,\cable_unpull_watchdog_reg[4]_i_1_n_7 }),
        .S({\cable_unpull_watchdog[4]_i_2_n_0 ,\cable_unpull_watchdog[4]_i_3_n_0 ,\cable_unpull_watchdog[4]_i_4_n_0 ,\cable_unpull_watchdog[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[5] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[4]_i_1_n_6 ),
        .Q(cable_unpull_watchdog_reg[5]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[6] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[4]_i_1_n_5 ),
        .Q(cable_unpull_watchdog_reg[6]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[7] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[4]_i_1_n_4 ),
        .Q(cable_unpull_watchdog_reg[7]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[8] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_7 ),
        .Q(cable_unpull_watchdog_reg[8]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  CARRY4 \cable_unpull_watchdog_reg[8]_i_1 
       (.CI(\cable_unpull_watchdog_reg[4]_i_1_n_0 ),
        .CO({\cable_unpull_watchdog_reg[8]_i_1_n_0 ,\cable_unpull_watchdog_reg[8]_i_1_n_1 ,\cable_unpull_watchdog_reg[8]_i_1_n_2 ,\cable_unpull_watchdog_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\cable_unpull_watchdog_reg[8]_i_1_n_4 ,\cable_unpull_watchdog_reg[8]_i_1_n_5 ,\cable_unpull_watchdog_reg[8]_i_1_n_6 ,\cable_unpull_watchdog_reg[8]_i_1_n_7 }),
        .S({\cable_unpull_watchdog[8]_i_2_n_0 ,\cable_unpull_watchdog[8]_i_3_n_0 ,\cable_unpull_watchdog[8]_i_4_n_0 ,\cable_unpull_watchdog[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cable_unpull_watchdog_reg[9] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\cable_unpull_watchdog_reg[8]_i_1_n_6 ),
        .Q(cable_unpull_watchdog_reg[9]),
        .R(cable_unpull_reset_rising_rxusrclk2_sync_i_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    gearboxslipignore_i_1
       (.I0(gearboxslipignorecount_reg__0[3]),
        .I1(gearboxslipignorecount_reg__0[2]),
        .I2(gearboxslipignorecount_reg__0[0]),
        .I3(gearboxslipignorecount_reg__0[1]),
        .I4(gearboxslipignore),
        .I5(SS),
        .O(gearboxslipignore_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gearboxslipignore_reg
       (.C(CLK),
        .CE(1'b1),
        .D(gearboxslipignore_i_1_n_0),
        .Q(gearboxslipignore),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gearboxslipignorecount[0]_i_1 
       (.I0(gearboxslipignorecount_reg__0[0]),
        .O(gearboxslipignorecount0));
  LUT2 #(
    .INIT(4'h9)) 
    \gearboxslipignorecount[1]_i_1 
       (.I0(gearboxslipignorecount_reg__0[0]),
        .I1(gearboxslipignorecount_reg__0[1]),
        .O(\gearboxslipignorecount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \gearboxslipignorecount[2]_i_1 
       (.I0(gearboxslipignorecount_reg__0[1]),
        .I1(gearboxslipignorecount_reg__0[0]),
        .I2(gearboxslipignorecount_reg__0[2]),
        .O(\gearboxslipignorecount[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gearboxslipignorecount[3]_i_1 
       (.I0(gearboxslipignorecount_reg__0[1]),
        .I1(gearboxslipignorecount_reg__0[0]),
        .I2(gearboxslipignorecount_reg__0[2]),
        .I3(gearboxslipignorecount_reg__0[3]),
        .O(\gearboxslipignorecount[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \gearboxslipignorecount[3]_i_2 
       (.I0(gearboxslipignorecount_reg__0[2]),
        .I1(gearboxslipignorecount_reg__0[0]),
        .I2(gearboxslipignorecount_reg__0[1]),
        .I3(gearboxslipignorecount_reg__0[3]),
        .O(\gearboxslipignorecount[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gearboxslipignorecount_reg[0] 
       (.C(CLK),
        .CE(\gearboxslipignorecount[3]_i_1_n_0 ),
        .D(gearboxslipignorecount0),
        .Q(gearboxslipignorecount_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \gearboxslipignorecount_reg[1] 
       (.C(CLK),
        .CE(\gearboxslipignorecount[3]_i_1_n_0 ),
        .D(\gearboxslipignorecount[1]_i_1_n_0 ),
        .Q(gearboxslipignorecount_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \gearboxslipignorecount_reg[2] 
       (.C(CLK),
        .CE(\gearboxslipignorecount[3]_i_1_n_0 ),
        .D(\gearboxslipignorecount[2]_i_1_n_0 ),
        .Q(gearboxslipignorecount_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \gearboxslipignorecount_reg[3] 
       (.C(CLK),
        .CE(\gearboxslipignorecount[3]_i_1_n_0 ),
        .D(\gearboxslipignorecount[3]_i_2_n_0 ),
        .Q(gearboxslipignorecount_reg__0[3]),
        .S(SS));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    gt0_gtrxreset_i_i_1
       (.I0(reset_counter_done),
        .I1(gt0_gtrxreset_i_i_2_n_0),
        .I2(signal_detect_coreclk),
        .I3(master_watchdog_barking_reg),
        .I4(gtrxreset_coreclk),
        .I5(cable_pull_reset_rising_reg__0),
        .O(gt0_gtrxreset_c));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    gt0_gtrxreset_i_i_2
       (.I0(cable_unpull_reset_rising_reg__0),
        .I1(cable_pull_rising),
        .I2(AS),
        .I3(qplllock_coreclk),
        .I4(cable_pull_falling),
        .O(gt0_gtrxreset_i_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_sample[3]_i_1 
       (.I0(gearboxslipignore),
        .O(\rx_sample[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_prev_reg[0] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(rx_sample[0]),
        .Q(rx_sample_prev[0]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_prev_reg[1] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(rx_sample[1]),
        .Q(rx_sample_prev[1]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_prev_reg[2] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(rx_sample[2]),
        .Q(rx_sample_prev[2]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_prev_reg[3] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(rx_sample[3]),
        .Q(rx_sample_prev[3]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_reg[0] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(D[0]),
        .Q(rx_sample[0]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_reg[1] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(D[1]),
        .Q(rx_sample[1]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_reg[2] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(D[2]),
        .Q(rx_sample[2]),
        .R(cable_pull_reset_rising_rxusrclk2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_sample_reg[3] 
       (.C(CLK),
        .CE(\rx_sample[3]_i_1_n_0 ),
        .D(D[3]),
        .Q(rx_sample[3]),
        .R(cable_pull_reset_rising_rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer
   (cable_pull_coreclk_sync,
    cable_pull_rising_reg,
    cable_pull_falling_reg,
    coreclk,
    cable_pull_reg,
    D);
  output cable_pull_coreclk_sync;
  output cable_pull_rising_reg;
  output cable_pull_falling_reg;
  input coreclk;
  input cable_pull_reg;
  input [0:0]D;

  wire [0:0]D;
  wire cable_pull_coreclk_sync;
  wire cable_pull_falling_reg;
  wire cable_pull_reg;
  wire cable_pull_rising_reg;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cable_pull_falling_i_1
       (.I0(cable_pull_reg),
        .I1(cable_pull_coreclk_sync),
        .O(cable_pull_falling_reg));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cable_pull_rising_i_1
       (.I0(cable_pull_coreclk_sync),
        .I1(cable_pull_reg),
        .O(cable_pull_rising_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(cable_pull_coreclk_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_0
   (gt0_rxresetdone_i_reg_rxusrclk2,
    CLK,
    D);
  output gt0_rxresetdone_i_reg_rxusrclk2;
  input CLK;
  input [0:0]D;

  wire CLK;
  wire [0:0]D;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(gt0_rxresetdone_i_reg_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_1
   (rx_resetdone,
    \master_watchdog_reg[28] ,
    coreclk,
    core_in_testmode,
    core_status,
    data_out_reg_0,
    D);
  output rx_resetdone;
  output \master_watchdog_reg[28] ;
  input coreclk;
  input core_in_testmode;
  input [0:0]core_status;
  input data_out_reg_0;
  input [0:0]D;

  wire [0:0]D;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire coreclk;
  wire data_out_reg_0;
  wire \master_watchdog_reg[28] ;
  wire rx_resetdone;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(rx_resetdone),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \master_watchdog[0]_i_1 
       (.I0(core_in_testmode),
        .I1(core_status),
        .I2(rx_resetdone),
        .I3(data_out_reg_0),
        .O(\master_watchdog_reg[28] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_16
   (rx_resetdone_dclk,
    dclk,
    D);
  output rx_resetdone_dclk;
  input dclk;
  input [0:0]D;

  wire [0:0]D;
  wire dclk;
  wire rx_resetdone_dclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(rx_resetdone_dclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_17
   (signal_detect_coreclk,
    coreclk,
    signal_detect);
  output signal_detect_coreclk;
  input coreclk;
  input signal_detect;

  wire coreclk;
  wire signal_detect;
  wire signal_detect_coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(signal_detect_coreclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(signal_detect),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_18
   (signal_detect_dclk,
    dclk,
    signal_detect);
  output signal_detect_dclk;
  input dclk;
  input signal_detect;

  wire dclk;
  wire signal_detect;
  wire signal_detect_dclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(signal_detect_dclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(signal_detect),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_2
   (tx_resetdone,
    resetdone,
    coreclk,
    D,
    gt0_txresetdone_reg1_reg);
  output tx_resetdone;
  output resetdone;
  input coreclk;
  input [0:0]D;
  input [0:0]gt0_txresetdone_reg1_reg;

  wire [0:0]D;
  wire coreclk;
  wire [0:0]gt0_txresetdone_reg1_reg;
  wire resetdone;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire tx_resetdone;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(tx_resetdone),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(gt0_txresetdone_reg1_reg),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ten_gig_eth_pcs_pma_ip_core_i_1
       (.I0(tx_resetdone),
        .I1(D),
        .O(resetdone));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_20
   (cable_pull_reset_reg,
    cable_pull_reset_rising_reg,
    coreclk,
    cable_pull_reset_reg_reg,
    cable_pull_reset);
  output cable_pull_reset_reg;
  output cable_pull_reset_rising_reg;
  input coreclk;
  input cable_pull_reset_reg_reg;
  input cable_pull_reset;

  wire cable_pull_reset;
  wire cable_pull_reset_reg;
  wire cable_pull_reset_reg_reg;
  wire cable_pull_reset_rising_reg;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  LUT2 #(
    .INIT(4'h2)) 
    cable_pull_reset_rising_i_1
       (.I0(cable_pull_reset_reg),
        .I1(cable_pull_reset_reg_reg),
        .O(cable_pull_reset_rising_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(cable_pull_reset_reg),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_pull_reset),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_22
   (cable_unpull_reset_reg,
    cable_unpull_reset_rising_reg,
    coreclk,
    cable_unpull_reset_reg_reg,
    cable_unpull_reset_reg_0);
  output cable_unpull_reset_reg;
  output cable_unpull_reset_rising_reg;
  input coreclk;
  input cable_unpull_reset_reg_reg;
  input cable_unpull_reset_reg_0;

  wire cable_unpull_reset_reg;
  wire cable_unpull_reset_reg_0;
  wire cable_unpull_reset_reg_reg;
  wire cable_unpull_reset_rising_reg;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  LUT2 #(
    .INIT(4'h2)) 
    cable_unpull_reset_rising_i_1
       (.I0(cable_unpull_reset_reg),
        .I1(cable_unpull_reset_reg_reg),
        .O(cable_unpull_reset_rising_reg));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(cable_unpull_reset_reg),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(cable_unpull_reset_reg_0),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_5
   (signal_detect_coreclk,
    coreclk,
    signal_detect);
  output signal_detect_coreclk;
  input coreclk;
  input signal_detect;

  wire coreclk;
  wire signal_detect;
  wire signal_detect_coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(signal_detect_coreclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(signal_detect),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_6
   (signal_detect_comb_reg,
    CLK,
    cable_is_pulled,
    signal_detect);
  output signal_detect_comb_reg;
  input CLK;
  input cable_is_pulled;
  input signal_detect;

  wire CLK;
  wire cable_is_pulled;
  wire signal_detect;
  wire signal_detect_comb_reg;
  wire signal_detect_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(signal_detect_rxusrclk2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    signal_detect_comb_i_1
       (.I0(signal_detect_rxusrclk2),
        .I1(cable_is_pulled),
        .O(signal_detect_comb_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(signal_detect),
        .Q(sync1_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(sync1_r[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst
   (gtrxreset_coreclk,
    coreclk,
    gtrxreset);
  output gtrxreset_coreclk;
  input coreclk;
  input gtrxreset;

  wire coreclk;
  wire gtrxreset;
  wire gtrxreset_coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(gtrxreset_coreclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtrxreset),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(gtrxreset),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(gtrxreset),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(gtrxreset),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(gtrxreset),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_10
   (AS,
    coreclk,
    data_out_reg_0);
  output [0:0]AS;
  input coreclk;
  input [0:0]data_out_reg_0;

  wire [0:0]AS;
  wire coreclk;
  wire [0:0]data_out_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(AS),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(data_out_reg_0),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_11
   (dclk_areset,
    dclk,
    areset);
  output dclk_areset;
  input dclk;
  input areset;

  wire areset;
  wire dclk;
  wire dclk_areset;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(dclk_areset),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(areset),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_12
   (dclk_reset,
    dclk,
    AS);
  output dclk_reset;
  input dclk;
  input [0:0]AS;

  wire [0:0]AS;
  wire dclk;
  wire dclk_reset;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(dclk_reset),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_13
   (gtrxreset_rxusrclk2,
    \rxuserrdy_counter_reg[23] ,
    gt0_gtrxreset_i_reg,
    qplllock_rxusrclk2,
    gt0_gtrxreset_i_reg_0);
  output gtrxreset_rxusrclk2;
  output \rxuserrdy_counter_reg[23] ;
  input gt0_gtrxreset_i_reg;
  input qplllock_rxusrclk2;
  input [0:0]gt0_gtrxreset_i_reg_0;

  wire gt0_gtrxreset_i_reg;
  wire [0:0]gt0_gtrxreset_i_reg_0;
  wire gtrxreset_rxusrclk2;
  wire qplllock_rxusrclk2;
  wire \rxuserrdy_counter_reg[23] ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(gtrxreset_rxusrclk2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \rxuserrdy_counter[0]_i_1 
       (.I0(gtrxreset_rxusrclk2),
        .I1(qplllock_rxusrclk2),
        .O(\rxuserrdy_counter_reg[23] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gt0_gtrxreset_i_reg_0),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(gt0_gtrxreset_i_reg_0),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(gt0_gtrxreset_i_reg_0),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(gt0_gtrxreset_i_reg_0),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(gt0_gtrxreset_i_reg_0),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_14
   (pma_resetout_rising_rxusrclk2,
    gt0_gtrxreset_i_reg,
    pma_resetout_rising_reg);
  output pma_resetout_rising_rxusrclk2;
  input gt0_gtrxreset_i_reg;
  input [0:0]pma_resetout_rising_reg;

  wire gt0_gtrxreset_i_reg;
  wire [0:0]pma_resetout_rising_reg;
  wire pma_resetout_rising_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(pma_resetout_rising_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(1'b0),
        .PRE(pma_resetout_rising_reg),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(pma_resetout_rising_reg),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(pma_resetout_rising_reg),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(pma_resetout_rising_reg),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(pma_resetout_rising_reg),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_15
   (rxreset_rxusrclk2,
    gt0_gtrxreset_i_reg,
    AS);
  output rxreset_rxusrclk2;
  input gt0_gtrxreset_i_reg;
  input [0:0]AS;

  wire [0:0]AS;
  wire gt0_gtrxreset_i_reg;
  wire rxreset_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(rxreset_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_19
   (cable_pull_reset_rising_rxusrclk2,
    \cable_pull_watchdog_reg[0] ,
    cable_pull_reset_reg,
    CLK,
    cable_pull_watchdog_event,
    gt0_rxresetdone_i_reg_rxusrclk2,
    cable_unpull_enable_reg,
    cable_pull_reset,
    \cable_pull_watchdog_reg[2] ,
    \cable_pull_watchdog_reg[17] ,
    AS);
  output cable_pull_reset_rising_rxusrclk2;
  output \cable_pull_watchdog_reg[0] ;
  output cable_pull_reset_reg;
  input CLK;
  input [1:0]cable_pull_watchdog_event;
  input gt0_rxresetdone_i_reg_rxusrclk2;
  input cable_unpull_enable_reg;
  input cable_pull_reset;
  input \cable_pull_watchdog_reg[2] ;
  input \cable_pull_watchdog_reg[17] ;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire cable_pull_reset;
  wire cable_pull_reset_reg;
  wire cable_pull_reset_rising_rxusrclk2;
  wire [1:0]cable_pull_watchdog_event;
  wire \cable_pull_watchdog_reg[0] ;
  wire \cable_pull_watchdog_reg[17] ;
  wire \cable_pull_watchdog_reg[2] ;
  wire cable_unpull_enable_reg;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  LUT6 #(
    .INIT(64'h00000000AABAAAAA)) 
    cable_pull_reset_i_1
       (.I0(cable_pull_reset),
        .I1(cable_unpull_enable_reg),
        .I2(gt0_rxresetdone_i_reg_rxusrclk2),
        .I3(\cable_pull_watchdog_reg[2] ),
        .I4(\cable_pull_watchdog_reg[17] ),
        .I5(cable_pull_reset_rising_rxusrclk2),
        .O(cable_pull_reset_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    \cable_pull_watchdog[0]_i_1 
       (.I0(cable_pull_reset_rising_rxusrclk2),
        .I1(cable_pull_watchdog_event[1]),
        .I2(cable_pull_watchdog_event[0]),
        .I3(gt0_rxresetdone_i_reg_rxusrclk2),
        .I4(cable_unpull_enable_reg),
        .I5(cable_pull_reset),
        .O(\cable_pull_watchdog_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(cable_pull_reset_rising_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_21
   (\cable_unpull_watchdog_reg[0] ,
    SR,
    cable_unpull_reset_reg,
    CLK,
    \cable_unpull_watchdog_reg[12] ,
    Q,
    cable_unpull_reset_reg_0,
    cable_unpull_enable_reg,
    gt0_rxresetdone_i_reg_rxusrclk2,
    AS);
  output \cable_unpull_watchdog_reg[0] ;
  output [0:0]SR;
  output cable_unpull_reset_reg;
  input CLK;
  input \cable_unpull_watchdog_reg[12] ;
  input [0:0]Q;
  input cable_unpull_reset_reg_0;
  input cable_unpull_enable_reg;
  input gt0_rxresetdone_i_reg_rxusrclk2;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cable_unpull_enable_reg;
  wire cable_unpull_reset_reg;
  wire cable_unpull_reset_reg_0;
  wire cable_unpull_reset_rising_rxusrclk2;
  wire \cable_unpull_watchdog_reg[0] ;
  wire \cable_unpull_watchdog_reg[12] ;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  LUT5 #(
    .INIT(32'h0000EAAA)) 
    cable_unpull_reset_i_1
       (.I0(cable_unpull_reset_reg_0),
        .I1(gt0_rxresetdone_i_reg_rxusrclk2),
        .I2(cable_unpull_enable_reg),
        .I3(Q),
        .I4(cable_unpull_reset_rising_rxusrclk2),
        .O(cable_unpull_reset_reg));
  LUT6 #(
    .INIT(64'hAAFEAAAAAAAAAAAA)) 
    \cable_unpull_watchdog[0]_i_1 
       (.I0(cable_unpull_reset_rising_rxusrclk2),
        .I1(\cable_unpull_watchdog_reg[12] ),
        .I2(Q),
        .I3(cable_unpull_reset_reg_0),
        .I4(cable_unpull_enable_reg),
        .I5(gt0_rxresetdone_i_reg_rxusrclk2),
        .O(\cable_unpull_watchdog_reg[0] ));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \cable_unpull_watchdog_event[10]_i_1 
       (.I0(cable_unpull_reset_rising_rxusrclk2),
        .I1(\cable_unpull_watchdog_reg[12] ),
        .I2(cable_unpull_reset_reg_0),
        .I3(cable_unpull_enable_reg),
        .I4(gt0_rxresetdone_i_reg_rxusrclk2),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(cable_unpull_reset_rising_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_7
   (areset_rxusrclk2,
    gt0_gtrxreset_i_reg,
    areset);
  output areset_rxusrclk2;
  input gt0_gtrxreset_i_reg;
  input areset;

  wire areset;
  wire areset_rxusrclk2;
  wire gt0_gtrxreset_i_reg;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(areset_rxusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(gt0_gtrxreset_i_reg),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(areset),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_8
   (AS,
    \sync1_r_reg[0]_0 ,
    coreclk,
    D,
    signal_detect_coreclk,
    tx_resetdone,
    areset);
  output [0:0]AS;
  output [0:0]\sync1_r_reg[0]_0 ;
  input coreclk;
  input [0:0]D;
  input signal_detect_coreclk;
  input tx_resetdone;
  input areset;

  wire [0:0]AS;
  wire [0:0]D;
  wire areset;
  wire coreclk;
  wire coreclk_areset;
  wire signal_detect_coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire [0:0]\sync1_r_reg[0]_0 ;
  wire tx_resetdone;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(coreclk_areset),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sync1_r[4]_i_1 
       (.I0(D),
        .I1(coreclk_areset),
        .I2(signal_detect_coreclk),
        .O(AS));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sync1_r[4]_i_1__1 
       (.I0(coreclk_areset),
        .I1(tx_resetdone),
        .O(\sync1_r_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(areset),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_9
   (AS,
    coreclk,
    data_out_reg_0);
  output [0:0]AS;
  input coreclk;
  input [0:0]data_out_reg_0;

  wire [0:0]AS;
  wire coreclk;
  wire [0:0]data_out_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(AS),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(data_out_reg_0),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(data_out_reg_0),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0
   (txreset_txusrclk2,
    txusrclk2,
    AS);
  output txreset_txusrclk2;
  input txusrclk2;
  input [0:0]AS;

  wire [0:0]AS;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [6:0]sync1_r;
  wire txreset_txusrclk2;
  wire txusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[6]),
        .Q(txreset_txusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[3]),
        .PRE(AS),
        .Q(sync1_r[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[5] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[4]),
        .PRE(AS),
        .Q(sync1_r[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \sync1_r_reg[6] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[5]),
        .PRE(AS),
        .Q(sync1_r[6]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1
   (qplllock_coreclk,
    gt0_gttxreset_c,
    coreclk,
    reset_counter_done,
    gttxreset,
    AS,
    AR);
  output qplllock_coreclk;
  output gt0_gttxreset_c;
  input coreclk;
  input reset_counter_done;
  input gttxreset;
  input [0:0]AS;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]AS;
  wire coreclk;
  wire gt0_gttxreset_c;
  wire gttxreset;
  wire qplllock_coreclk;
  wire reset_counter_done;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(qplllock_coreclk),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA8AA)) 
    gt0_gttxreset_i_i_1
       (.I0(reset_counter_done),
        .I1(gttxreset),
        .I2(AS),
        .I3(qplllock_coreclk),
        .O(gt0_gttxreset_c));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[3]),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1_3
   (qplllock_rxusrclk2,
    AR,
    CLK,
    qplllock);
  output qplllock_rxusrclk2;
  output [0:0]AR;
  input CLK;
  input qplllock;

  wire [0:0]AR;
  wire CLK;
  wire qplllock;
  wire qplllock_rxusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(qplllock_rxusrclk2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sync1_r[4]_i_1__0 
       (.I0(qplllock),
        .O(AR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[3]),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1_4
   (qplllock_txusrclk2,
    txusrclk2,
    AR);
  output qplllock_txusrclk2;
  input txusrclk2;
  input [0:0]AR;

  wire [0:0]AR;
  wire qplllock_txusrclk2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]sync1_r;
  wire txusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    data_out_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[4]),
        .Q(qplllock_txusrclk2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(sync1_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \sync1_r_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[3]),
        .Q(sync1_r[4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT
   (drp_drdy_o,
    txn,
    txp,
    rxrecclk_out,
    txoutclk,
    drp_drpdo_o,
    D,
    \gt_rxd_d1_reg[31] ,
    gt0_rxbufreset_i0,
    gt0_rxresetdone_reg_reg0,
    gt0_txresetdone_reg0,
    dclk,
    drp_den_i,
    drp_dwe_i,
    rxn,
    rxp,
    AS,
    gt0_gttxreset_i,
    qplloutclk,
    qplloutrefclk,
    gt0_rxbufreset_i,
    gt_slip,
    pcs_resetout_rising,
    clear_rx_prbs_err_count,
    gt0_rxuserrdy_i,
    CLK,
    tx_disable,
    txuserrdy,
    txusrclk,
    txusrclk2,
    drp_di_i,
    configuration_vector,
    rx_prbs31_en,
    gt_txc,
    tx_prbs31_en,
    gt_txd,
    drp_daddr_i,
    gt0_rxresetdone_i_reg_rxusrclk2,
    qplllock_rxusrclk2,
    qplllock_txusrclk2);
  output drp_drdy_o;
  output txn;
  output txp;
  output rxrecclk_out;
  output txoutclk;
  output [15:0]drp_drpdo_o;
  output [3:0]D;
  output [31:0]\gt_rxd_d1_reg[31] ;
  output gt0_rxbufreset_i0;
  output gt0_rxresetdone_reg_reg0;
  output gt0_txresetdone_reg0;
  input dclk;
  input drp_den_i;
  input drp_dwe_i;
  input rxn;
  input rxp;
  input [0:0]AS;
  input gt0_gttxreset_i;
  input qplloutclk;
  input qplloutrefclk;
  input gt0_rxbufreset_i;
  input gt_slip;
  input pcs_resetout_rising;
  input clear_rx_prbs_err_count;
  input gt0_rxuserrdy_i;
  input CLK;
  input tx_disable;
  input txuserrdy;
  input txusrclk;
  input txusrclk2;
  input [15:0]drp_di_i;
  input [0:0]configuration_vector;
  input rx_prbs31_en;
  input [7:0]gt_txc;
  input tx_prbs31_en;
  input [31:0]gt_txd;
  input [8:0]drp_daddr_i;
  input gt0_rxresetdone_i_reg_rxusrclk2;
  input qplllock_rxusrclk2;
  input qplllock_txusrclk2;

  wire [0:0]AS;
  wire CLK;
  wire [3:0]D;
  wire clear_rx_prbs_err_count;
  wire [0:0]configuration_vector;
  wire dclk;
  wire [8:0]drp_daddr_i;
  wire drp_den_i;
  wire [15:0]drp_di_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire gt0_gttxreset_i;
  wire gt0_rxbufreset_i;
  wire gt0_rxbufreset_i0;
  wire [2:2]gt0_rxbufstatus_i;
  wire gt0_rxresetdone_i;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  wire gt0_rxresetdone_reg_reg0;
  wire gt0_rxuserrdy_i;
  wire gt0_txresetdone_i;
  wire gt0_txresetdone_reg0;
  wire [31:0]\gt_rxd_d1_reg[31] ;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire gthe2_i_n_112;
  wire gthe2_i_n_113;
  wire gthe2_i_n_115;
  wire gthe2_i_n_116;
  wire gthe2_i_n_33;
  wire gthe2_i_n_34;
  wire gthe2_i_n_4;
  wire gthe2_i_n_46;
  wire gthe2_i_n_47;
  wire gthe2_i_n_57;
  wire gthe2_i_n_58;
  wire gthe2_i_n_59;
  wire gthe2_i_n_60;
  wire gthe2_i_n_61;
  wire gthe2_i_n_62;
  wire gthe2_i_n_63;
  wire gthe2_i_n_64;
  wire gthe2_i_n_65;
  wire gthe2_i_n_66;
  wire gthe2_i_n_67;
  wire gthe2_i_n_68;
  wire gthe2_i_n_69;
  wire gthe2_i_n_70;
  wire gthe2_i_n_71;
  wire pcs_resetout_rising;
  wire qplllock_rxusrclk2;
  wire qplllock_txusrclk2;
  wire qplloutclk;
  wire qplloutrefclk;
  wire rx_prbs31_en;
  wire rxn;
  wire rxp;
  wire rxrecclk_out;
  wire tx_disable;
  wire tx_prbs31_en;
  wire txn;
  wire txoutclk;
  wire txp;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_CPLLLOCK_UNCONNECTED;
  wire NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:2]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:1]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [6:0]NLW_gthe2_i_RXMONITOROUT_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    gt0_rxbufreset_i_i_1
       (.I0(gt0_rxbufstatus_i),
        .I1(gt0_rxresetdone_i_reg_rxusrclk2),
        .O(gt0_rxbufreset_i0));
  LUT2 #(
    .INIT(4'h8)) 
    gt0_rxresetdone_reg_i_1
       (.I0(gt0_rxresetdone_i),
        .I1(qplllock_rxusrclk2),
        .O(gt0_rxresetdone_reg_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    gt0_txresetdone_reg_i_1
       (.I0(gt0_txresetdone_i),
        .I1(qplllock_txusrclk2),
        .O(gt0_txresetdone_reg0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0001111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(19),
    .CLK_COR_MIN_LAT(15),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b001),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C208001A),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(32),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("TRUE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(32),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED),
        .CPLLLOCK(NLW_gthe2_i_CPLLLOCK_UNCONNECTED),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({gthe2_i_n_57,gthe2_i_n_58,gthe2_i_n_59,gthe2_i_n_60,gthe2_i_n_61,gthe2_i_n_62,gthe2_i_n_63,gthe2_i_n_64,gthe2_i_n_65,gthe2_i_n_66,gthe2_i_n_67,gthe2_i_n_68,gthe2_i_n_69,gthe2_i_n_70,gthe2_i_n_71}),
        .DRPADDR(drp_daddr_i),
        .DRPCLK(dclk),
        .DRPDI(drp_di_i),
        .DRPDO(drp_drpdo_o),
        .DRPEN(drp_den_i),
        .DRPRDY(drp_drdy_o),
        .DRPWE(drp_dwe_i),
        .EYESCANDATAERROR(gthe2_i_n_4),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(rxn),
        .GTHRXP(rxp),
        .GTHTXN(txn),
        .GTHTXP(txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(AS),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gt0_gttxreset_i),
        .LOOPBACK({1'b0,configuration_vector,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(qplloutclk),
        .QPLLREFCLK(qplloutrefclk),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b0),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(gt0_rxbufreset_i),
        .RXBUFSTATUS({gt0_rxbufstatus_i,gthe2_i_n_115,gthe2_i_n_116}),
        .RXBYTEISALIGNED(NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(NLW_gthe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK(NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:0]),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],\gt_rxd_d1_reg[31] [0],\gt_rxd_d1_reg[31] [1],\gt_rxd_d1_reg[31] [2],\gt_rxd_d1_reg[31] [3],\gt_rxd_d1_reg[31] [4],\gt_rxd_d1_reg[31] [5],\gt_rxd_d1_reg[31] [6],\gt_rxd_d1_reg[31] [7],\gt_rxd_d1_reg[31] [8],\gt_rxd_d1_reg[31] [9],\gt_rxd_d1_reg[31] [10],\gt_rxd_d1_reg[31] [11],\gt_rxd_d1_reg[31] [12],\gt_rxd_d1_reg[31] [13],\gt_rxd_d1_reg[31] [14],\gt_rxd_d1_reg[31] [15],\gt_rxd_d1_reg[31] [16],\gt_rxd_d1_reg[31] [17],\gt_rxd_d1_reg[31] [18],\gt_rxd_d1_reg[31] [19],\gt_rxd_d1_reg[31] [20],\gt_rxd_d1_reg[31] [21],\gt_rxd_d1_reg[31] [22],\gt_rxd_d1_reg[31] [23],\gt_rxd_d1_reg[31] [24],\gt_rxd_d1_reg[31] [25],\gt_rxd_d1_reg[31] [26],\gt_rxd_d1_reg[31] [27],\gt_rxd_d1_reg[31] [28],\gt_rxd_d1_reg[31] [29],\gt_rxd_d1_reg[31] [30],\gt_rxd_d1_reg[31] [31]}),
        .RXDATAVALID({NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1],D[2]}),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:0]),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(gt_slip),
        .RXHEADER({NLW_gthe2_i_RXHEADER_UNCONNECTED[5:2],D[0],D[1]}),
        .RXHEADERVALID({NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1],D[3]}),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT(NLW_gthe2_i_RXMONITOROUT_UNCONNECTED[6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:0]),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxrecclk_out),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(pcs_resetout_rising),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(gthe2_i_n_33),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(clear_rx_prbs_err_count),
        .RXPRBSERR(gthe2_i_n_34),
        .RXPRBSSEL({rx_prbs31_en,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt0_rxresetdone_i),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b1,1'b1}),
        .RXUSERRDY(gt0_rxuserrdy_i),
        .RXUSRCLK(CLK),
        .RXUSRCLK2(CLK),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS({gthe2_i_n_112,gthe2_i_n_113}),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_txd[0],gt_txd[1],gt_txd[2],gt_txd[3],gt_txd[4],gt_txd[5],gt_txd[6],gt_txd[7],gt_txd[8],gt_txd[9],gt_txd[10],gt_txd[11],gt_txd[12],gt_txd[13],gt_txd[14],gt_txd[15],gt_txd[16],gt_txd[17],gt_txd[18],gt_txd[19],gt_txd[20],gt_txd[21],gt_txd[22],gt_txd[23],gt_txd[24],gt_txd[25],gt_txd[26],gt_txd[27],gt_txd[28],gt_txd[29],gt_txd[30],gt_txd[31]}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,gt_txc[0],gt_txc[1]}),
        .TXINHIBIT(tx_disable),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(txoutclk),
        .TXOUTCLKFABRIC(gthe2_i_n_46),
        .TXOUTCLKPCS(gthe2_i_n_47),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(pcs_resetout_rising),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({tx_prbs31_en,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt0_txresetdone_i),
        .TXSEQUENCE({1'b0,gt_txc[7:2]}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b1,1'b1}),
        .TXUSERRDY(txuserrdy),
        .TXUSRCLK(txusrclk),
        .TXUSRCLK2(txusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT
   (drp_drdy_o,
    txn,
    txp,
    rxrecclk_out,
    txoutclk,
    drp_drpdo_o,
    D,
    \gt_rxd_d1_reg[31] ,
    gt0_rxbufreset_i0,
    gt0_rxresetdone_reg_reg0,
    gt0_txresetdone_reg0,
    dclk,
    drp_den_i,
    drp_dwe_i,
    rxn,
    rxp,
    AS,
    gt0_gttxreset_i,
    qplloutclk,
    qplloutrefclk,
    gt0_rxbufreset_i,
    gt_slip,
    pcs_resetout_rising,
    clear_rx_prbs_err_count,
    gt0_rxuserrdy_i,
    CLK,
    tx_disable,
    txuserrdy,
    txusrclk,
    txusrclk2,
    drp_di_i,
    configuration_vector,
    rx_prbs31_en,
    gt_txc,
    tx_prbs31_en,
    gt_txd,
    drp_daddr_i,
    gt0_rxresetdone_i_reg_rxusrclk2,
    qplllock_rxusrclk2,
    qplllock_txusrclk2);
  output drp_drdy_o;
  output txn;
  output txp;
  output rxrecclk_out;
  output txoutclk;
  output [15:0]drp_drpdo_o;
  output [3:0]D;
  output [31:0]\gt_rxd_d1_reg[31] ;
  output gt0_rxbufreset_i0;
  output gt0_rxresetdone_reg_reg0;
  output gt0_txresetdone_reg0;
  input dclk;
  input drp_den_i;
  input drp_dwe_i;
  input rxn;
  input rxp;
  input [0:0]AS;
  input gt0_gttxreset_i;
  input qplloutclk;
  input qplloutrefclk;
  input gt0_rxbufreset_i;
  input gt_slip;
  input pcs_resetout_rising;
  input clear_rx_prbs_err_count;
  input gt0_rxuserrdy_i;
  input CLK;
  input tx_disable;
  input txuserrdy;
  input txusrclk;
  input txusrclk2;
  input [15:0]drp_di_i;
  input [0:0]configuration_vector;
  input rx_prbs31_en;
  input [7:0]gt_txc;
  input tx_prbs31_en;
  input [31:0]gt_txd;
  input [8:0]drp_daddr_i;
  input gt0_rxresetdone_i_reg_rxusrclk2;
  input qplllock_rxusrclk2;
  input qplllock_txusrclk2;

  wire [0:0]AS;
  wire CLK;
  wire [3:0]D;
  wire clear_rx_prbs_err_count;
  wire [0:0]configuration_vector;
  wire dclk;
  wire [8:0]drp_daddr_i;
  wire drp_den_i;
  wire [15:0]drp_di_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire gt0_gttxreset_i;
  wire gt0_rxbufreset_i;
  wire gt0_rxbufreset_i0;
  wire gt0_rxresetdone_i_reg_rxusrclk2;
  wire gt0_rxresetdone_reg_reg0;
  wire gt0_rxuserrdy_i;
  wire gt0_txresetdone_reg0;
  wire [31:0]\gt_rxd_d1_reg[31] ;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire pcs_resetout_rising;
  wire qplllock_rxusrclk2;
  wire qplllock_txusrclk2;
  wire qplloutclk;
  wire qplloutrefclk;
  wire rx_prbs31_en;
  wire rxn;
  wire rxp;
  wire rxrecclk_out;
  wire tx_disable;
  wire tx_prbs31_en;
  wire txn;
  wire txoutclk;
  wire txp;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT gt0_gtwizard_gth_10gbaser_i
       (.AS(AS),
        .CLK(CLK),
        .D(D),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .configuration_vector(configuration_vector),
        .dclk(dclk),
        .drp_daddr_i(drp_daddr_i),
        .drp_den_i(drp_den_i),
        .drp_di_i(drp_di_i),
        .drp_drdy_o(drp_drdy_o),
        .drp_drpdo_o(drp_drpdo_o),
        .drp_dwe_i(drp_dwe_i),
        .gt0_gttxreset_i(gt0_gttxreset_i),
        .gt0_rxbufreset_i(gt0_rxbufreset_i),
        .gt0_rxbufreset_i0(gt0_rxbufreset_i0),
        .gt0_rxresetdone_i_reg_rxusrclk2(gt0_rxresetdone_i_reg_rxusrclk2),
        .gt0_rxresetdone_reg_reg0(gt0_rxresetdone_reg_reg0),
        .gt0_rxuserrdy_i(gt0_rxuserrdy_i),
        .gt0_txresetdone_reg0(gt0_txresetdone_reg0),
        .\gt_rxd_d1_reg[31] (\gt_rxd_d1_reg[31] ),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .pcs_resetout_rising(pcs_resetout_rising),
        .qplllock_rxusrclk2(qplllock_rxusrclk2),
        .qplllock_txusrclk2(qplllock_txusrclk2),
        .qplloutclk(qplloutclk),
        .qplloutrefclk(qplloutrefclk),
        .rx_prbs31_en(rx_prbs31_en),
        .rxn(rxn),
        .rxp(rxp),
        .rxrecclk_out(rxrecclk_out),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .txn(txn),
        .txoutclk(txoutclk),
        .txp(txp),
        .txuserrdy(txuserrdy),
        .txusrclk(txusrclk),
        .txusrclk2(txusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_local_clock_and_reset" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_local_clock_and_reset
   (CLK,
    AS,
    txreset_txusrclk2,
    dclk_reset,
    rxreset_rxusrclk2,
    areset_rxusrclk2,
    pma_resetout_rising_rxusrclk2,
    gt0_rxuserrdy_i,
    rxrecclk_out,
    sim_speedup_control,
    coreclk,
    dclk,
    txusrclk2,
    D,
    qplllock_rxusrclk2,
    tx_resetdone,
    areset,
    signal_detect,
    pma_resetout_rising_reg,
    gt0_gtrxreset_i_reg);
  output CLK;
  output [0:0]AS;
  output txreset_txusrclk2;
  output dclk_reset;
  output rxreset_rxusrclk2;
  output areset_rxusrclk2;
  output pma_resetout_rising_rxusrclk2;
  output gt0_rxuserrdy_i;
  input rxrecclk_out;
  input sim_speedup_control;
  input coreclk;
  input dclk;
  input txusrclk2;
  input [0:0]D;
  input qplllock_rxusrclk2;
  input tx_resetdone;
  input areset;
  input signal_detect;
  input [0:0]pma_resetout_rising_reg;
  input [0:0]gt0_gtrxreset_i_reg;

  wire [0:0]AS;
  wire CLK;
  wire [0:0]D;
  wire areset;
  wire areset_rxusrclk2;
  wire coreclk;
  wire coreclk_areset_sync_i_n_1;
  wire coreclk_reset_rx_tmp;
  wire data_out;
  wire dclk;
  wire dclk_areset;
  wire dclk_reset;
  wire dclk_reset_rx_tmp__0;
  wire [0:0]gt0_gtrxreset_i_reg;
  wire gt0_rxuserrdy_i;
  wire gtrxreset_rxusrclk2;
  wire gtrxreset_rxusrclk2_sync_i_n_1;
  wire [0:0]pma_resetout_rising_reg;
  wire pma_resetout_rising_rxusrclk2;
  wire qplllock_rxusrclk2;
  wire rx_resetdone_dclk;
  wire rxrecclk_out;
  wire rxreset_rxusrclk2;
  wire rxuserrdy_counter1_carry__0_i_1_n_0;
  wire rxuserrdy_counter1_carry__0_n_0;
  wire rxuserrdy_counter1_carry__0_n_1;
  wire rxuserrdy_counter1_carry__0_n_2;
  wire rxuserrdy_counter1_carry__0_n_3;
  wire rxuserrdy_counter1_carry_n_0;
  wire rxuserrdy_counter1_carry_n_1;
  wire rxuserrdy_counter1_carry_n_2;
  wire rxuserrdy_counter1_carry_n_3;
  wire \rxuserrdy_counter[0]_i_3_n_0 ;
  wire [23:0]rxuserrdy_counter_reg;
  wire \rxuserrdy_counter_reg[0]_i_2_n_0 ;
  wire \rxuserrdy_counter_reg[0]_i_2_n_1 ;
  wire \rxuserrdy_counter_reg[0]_i_2_n_2 ;
  wire \rxuserrdy_counter_reg[0]_i_2_n_3 ;
  wire \rxuserrdy_counter_reg[0]_i_2_n_4 ;
  wire \rxuserrdy_counter_reg[0]_i_2_n_5 ;
  wire \rxuserrdy_counter_reg[0]_i_2_n_6 ;
  wire \rxuserrdy_counter_reg[0]_i_2_n_7 ;
  wire \rxuserrdy_counter_reg[12]_i_1_n_0 ;
  wire \rxuserrdy_counter_reg[12]_i_1_n_1 ;
  wire \rxuserrdy_counter_reg[12]_i_1_n_2 ;
  wire \rxuserrdy_counter_reg[12]_i_1_n_3 ;
  wire \rxuserrdy_counter_reg[12]_i_1_n_4 ;
  wire \rxuserrdy_counter_reg[12]_i_1_n_5 ;
  wire \rxuserrdy_counter_reg[12]_i_1_n_6 ;
  wire \rxuserrdy_counter_reg[12]_i_1_n_7 ;
  wire \rxuserrdy_counter_reg[16]_i_1_n_0 ;
  wire \rxuserrdy_counter_reg[16]_i_1_n_1 ;
  wire \rxuserrdy_counter_reg[16]_i_1_n_2 ;
  wire \rxuserrdy_counter_reg[16]_i_1_n_3 ;
  wire \rxuserrdy_counter_reg[16]_i_1_n_4 ;
  wire \rxuserrdy_counter_reg[16]_i_1_n_5 ;
  wire \rxuserrdy_counter_reg[16]_i_1_n_6 ;
  wire \rxuserrdy_counter_reg[16]_i_1_n_7 ;
  wire \rxuserrdy_counter_reg[20]_i_1_n_1 ;
  wire \rxuserrdy_counter_reg[20]_i_1_n_2 ;
  wire \rxuserrdy_counter_reg[20]_i_1_n_3 ;
  wire \rxuserrdy_counter_reg[20]_i_1_n_4 ;
  wire \rxuserrdy_counter_reg[20]_i_1_n_5 ;
  wire \rxuserrdy_counter_reg[20]_i_1_n_6 ;
  wire \rxuserrdy_counter_reg[20]_i_1_n_7 ;
  wire \rxuserrdy_counter_reg[4]_i_1_n_0 ;
  wire \rxuserrdy_counter_reg[4]_i_1_n_1 ;
  wire \rxuserrdy_counter_reg[4]_i_1_n_2 ;
  wire \rxuserrdy_counter_reg[4]_i_1_n_3 ;
  wire \rxuserrdy_counter_reg[4]_i_1_n_4 ;
  wire \rxuserrdy_counter_reg[4]_i_1_n_5 ;
  wire \rxuserrdy_counter_reg[4]_i_1_n_6 ;
  wire \rxuserrdy_counter_reg[4]_i_1_n_7 ;
  wire \rxuserrdy_counter_reg[8]_i_1_n_0 ;
  wire \rxuserrdy_counter_reg[8]_i_1_n_1 ;
  wire \rxuserrdy_counter_reg[8]_i_1_n_2 ;
  wire \rxuserrdy_counter_reg[8]_i_1_n_3 ;
  wire \rxuserrdy_counter_reg[8]_i_1_n_4 ;
  wire \rxuserrdy_counter_reg[8]_i_1_n_5 ;
  wire \rxuserrdy_counter_reg[8]_i_1_n_6 ;
  wire \rxuserrdy_counter_reg[8]_i_1_n_7 ;
  wire sel;
  wire signal_detect;
  wire signal_detect_coreclk;
  wire signal_detect_dclk;
  wire sim_speedup_control;
  wire sim_speedup_controller_inst_n_0;
  wire sim_speedup_controller_inst_n_1;
  wire sim_speedup_controller_inst_n_2;
  wire sim_speedup_controller_inst_n_3;
  wire sim_speedup_controller_inst_n_4;
  wire sim_speedup_controller_inst_n_5;
  wire sim_speedup_controller_inst_n_6;
  wire sim_speedup_controller_inst_n_7;
  wire tx_resetdone;
  wire txreset_txusrclk2;
  wire txusrclk2;
  wire [3:0]NLW_rxuserrdy_counter1_carry_O_UNCONNECTED;
  wire [3:0]NLW_rxuserrdy_counter1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_rxuserrdy_counter1_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_rxuserrdy_counter1_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED ;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_7 areset_rxusrclk2_sync_i
       (.areset(areset),
        .areset_rxusrclk2(areset_rxusrclk2),
        .gt0_gtrxreset_i_reg(CLK));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_8 coreclk_areset_sync_i
       (.AS(coreclk_reset_rx_tmp),
        .D(D),
        .areset(areset),
        .coreclk(coreclk),
        .signal_detect_coreclk(signal_detect_coreclk),
        .\sync1_r_reg[0]_0 (coreclk_areset_sync_i_n_1),
        .tx_resetdone(tx_resetdone));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_9 coreclk_reset_rx_sync_i
       (.AS(data_out),
        .coreclk(coreclk),
        .data_out_reg_0(coreclk_reset_rx_tmp));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_10 coreclk_reset_tx_sync_i
       (.AS(AS),
        .coreclk(coreclk),
        .data_out_reg_0(coreclk_areset_sync_i_n_1));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_11 dclk_areset_sync_i
       (.areset(areset),
        .dclk(dclk),
        .dclk_areset(dclk_areset));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_12 dclk_reset_rx_sync_i
       (.AS(dclk_reset_rx_tmp__0),
        .dclk(dclk),
        .dclk_reset(dclk_reset));
  LUT3 #(
    .INIT(8'hBF)) 
    dclk_reset_rx_tmp
       (.I0(dclk_areset),
        .I1(rx_resetdone_dclk),
        .I2(signal_detect_dclk),
        .O(dclk_reset_rx_tmp__0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_13 gtrxreset_rxusrclk2_sync_i
       (.gt0_gtrxreset_i_reg(CLK),
        .gt0_gtrxreset_i_reg_0(gt0_gtrxreset_i_reg),
        .gtrxreset_rxusrclk2(gtrxreset_rxusrclk2),
        .qplllock_rxusrclk2(qplllock_rxusrclk2),
        .\rxuserrdy_counter_reg[23] (gtrxreset_rxusrclk2_sync_i_n_1));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_14 pma_resetout_rising_rxusrclk2_sync_i
       (.gt0_gtrxreset_i_reg(CLK),
        .pma_resetout_rising_reg(pma_resetout_rising_reg),
        .pma_resetout_rising_rxusrclk2(pma_resetout_rising_rxusrclk2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH rxoutclk_bufh_i
       (.I(rxrecclk_out),
        .O(CLK));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_15 rxreset_rxusrclk2_sync_i
       (.AS(data_out),
        .gt0_gtrxreset_i_reg(CLK),
        .rxreset_rxusrclk2(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_16 rxresetdone_dclk_sync_i
       (.D(D),
        .dclk(dclk),
        .rx_resetdone_dclk(rx_resetdone_dclk));
  CARRY4 rxuserrdy_counter1_carry
       (.CI(1'b0),
        .CO({rxuserrdy_counter1_carry_n_0,rxuserrdy_counter1_carry_n_1,rxuserrdy_counter1_carry_n_2,rxuserrdy_counter1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxuserrdy_counter1_carry_O_UNCONNECTED[3:0]),
        .S({sim_speedup_controller_inst_n_0,sim_speedup_controller_inst_n_1,sim_speedup_controller_inst_n_2,sim_speedup_controller_inst_n_3}));
  CARRY4 rxuserrdy_counter1_carry__0
       (.CI(rxuserrdy_counter1_carry_n_0),
        .CO({rxuserrdy_counter1_carry__0_n_0,rxuserrdy_counter1_carry__0_n_1,rxuserrdy_counter1_carry__0_n_2,rxuserrdy_counter1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxuserrdy_counter1_carry__0_O_UNCONNECTED[3:0]),
        .S({rxuserrdy_counter1_carry__0_i_1_n_0,sim_speedup_controller_inst_n_4,sim_speedup_controller_inst_n_5,sim_speedup_controller_inst_n_6}));
  LUT3 #(
    .INIT(8'h01)) 
    rxuserrdy_counter1_carry__0_i_1
       (.I0(rxuserrdy_counter_reg[23]),
        .I1(rxuserrdy_counter_reg[22]),
        .I2(rxuserrdy_counter_reg[21]),
        .O(rxuserrdy_counter1_carry__0_i_1_n_0));
  CARRY4 rxuserrdy_counter1_carry__1
       (.CI(rxuserrdy_counter1_carry__0_n_0),
        .CO(NLW_rxuserrdy_counter1_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_rxuserrdy_counter1_carry__1_O_UNCONNECTED[3:1],sel}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \rxuserrdy_counter[0]_i_3 
       (.I0(rxuserrdy_counter_reg[0]),
        .O(\rxuserrdy_counter[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[0] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[0]_i_2_n_7 ),
        .Q(rxuserrdy_counter_reg[0]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  CARRY4 \rxuserrdy_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rxuserrdy_counter_reg[0]_i_2_n_0 ,\rxuserrdy_counter_reg[0]_i_2_n_1 ,\rxuserrdy_counter_reg[0]_i_2_n_2 ,\rxuserrdy_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rxuserrdy_counter_reg[0]_i_2_n_4 ,\rxuserrdy_counter_reg[0]_i_2_n_5 ,\rxuserrdy_counter_reg[0]_i_2_n_6 ,\rxuserrdy_counter_reg[0]_i_2_n_7 }),
        .S({rxuserrdy_counter_reg[3:1],\rxuserrdy_counter[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[10] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[8]_i_1_n_5 ),
        .Q(rxuserrdy_counter_reg[10]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[11] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[8]_i_1_n_4 ),
        .Q(rxuserrdy_counter_reg[11]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[12] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[12]_i_1_n_7 ),
        .Q(rxuserrdy_counter_reg[12]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  CARRY4 \rxuserrdy_counter_reg[12]_i_1 
       (.CI(\rxuserrdy_counter_reg[8]_i_1_n_0 ),
        .CO({\rxuserrdy_counter_reg[12]_i_1_n_0 ,\rxuserrdy_counter_reg[12]_i_1_n_1 ,\rxuserrdy_counter_reg[12]_i_1_n_2 ,\rxuserrdy_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxuserrdy_counter_reg[12]_i_1_n_4 ,\rxuserrdy_counter_reg[12]_i_1_n_5 ,\rxuserrdy_counter_reg[12]_i_1_n_6 ,\rxuserrdy_counter_reg[12]_i_1_n_7 }),
        .S(rxuserrdy_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[13] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[12]_i_1_n_6 ),
        .Q(rxuserrdy_counter_reg[13]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[14] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[12]_i_1_n_5 ),
        .Q(rxuserrdy_counter_reg[14]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[15] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[12]_i_1_n_4 ),
        .Q(rxuserrdy_counter_reg[15]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[16] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[16]_i_1_n_7 ),
        .Q(rxuserrdy_counter_reg[16]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  CARRY4 \rxuserrdy_counter_reg[16]_i_1 
       (.CI(\rxuserrdy_counter_reg[12]_i_1_n_0 ),
        .CO({\rxuserrdy_counter_reg[16]_i_1_n_0 ,\rxuserrdy_counter_reg[16]_i_1_n_1 ,\rxuserrdy_counter_reg[16]_i_1_n_2 ,\rxuserrdy_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxuserrdy_counter_reg[16]_i_1_n_4 ,\rxuserrdy_counter_reg[16]_i_1_n_5 ,\rxuserrdy_counter_reg[16]_i_1_n_6 ,\rxuserrdy_counter_reg[16]_i_1_n_7 }),
        .S(rxuserrdy_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[17] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[16]_i_1_n_6 ),
        .Q(rxuserrdy_counter_reg[17]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[18] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[16]_i_1_n_5 ),
        .Q(rxuserrdy_counter_reg[18]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[19] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[16]_i_1_n_4 ),
        .Q(rxuserrdy_counter_reg[19]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[1] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[0]_i_2_n_6 ),
        .Q(rxuserrdy_counter_reg[1]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[20] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[20]_i_1_n_7 ),
        .Q(rxuserrdy_counter_reg[20]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  CARRY4 \rxuserrdy_counter_reg[20]_i_1 
       (.CI(\rxuserrdy_counter_reg[16]_i_1_n_0 ),
        .CO({\NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED [3],\rxuserrdy_counter_reg[20]_i_1_n_1 ,\rxuserrdy_counter_reg[20]_i_1_n_2 ,\rxuserrdy_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxuserrdy_counter_reg[20]_i_1_n_4 ,\rxuserrdy_counter_reg[20]_i_1_n_5 ,\rxuserrdy_counter_reg[20]_i_1_n_6 ,\rxuserrdy_counter_reg[20]_i_1_n_7 }),
        .S(rxuserrdy_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[21] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[20]_i_1_n_6 ),
        .Q(rxuserrdy_counter_reg[21]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[22] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[20]_i_1_n_5 ),
        .Q(rxuserrdy_counter_reg[22]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[23] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[20]_i_1_n_4 ),
        .Q(rxuserrdy_counter_reg[23]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[2] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[0]_i_2_n_5 ),
        .Q(rxuserrdy_counter_reg[2]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[3] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[0]_i_2_n_4 ),
        .Q(rxuserrdy_counter_reg[3]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[4] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[4]_i_1_n_7 ),
        .Q(rxuserrdy_counter_reg[4]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  CARRY4 \rxuserrdy_counter_reg[4]_i_1 
       (.CI(\rxuserrdy_counter_reg[0]_i_2_n_0 ),
        .CO({\rxuserrdy_counter_reg[4]_i_1_n_0 ,\rxuserrdy_counter_reg[4]_i_1_n_1 ,\rxuserrdy_counter_reg[4]_i_1_n_2 ,\rxuserrdy_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxuserrdy_counter_reg[4]_i_1_n_4 ,\rxuserrdy_counter_reg[4]_i_1_n_5 ,\rxuserrdy_counter_reg[4]_i_1_n_6 ,\rxuserrdy_counter_reg[4]_i_1_n_7 }),
        .S(rxuserrdy_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[5] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[4]_i_1_n_6 ),
        .Q(rxuserrdy_counter_reg[5]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[6] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[4]_i_1_n_5 ),
        .Q(rxuserrdy_counter_reg[6]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[7] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[4]_i_1_n_4 ),
        .Q(rxuserrdy_counter_reg[7]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[8] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[8]_i_1_n_7 ),
        .Q(rxuserrdy_counter_reg[8]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  CARRY4 \rxuserrdy_counter_reg[8]_i_1 
       (.CI(\rxuserrdy_counter_reg[4]_i_1_n_0 ),
        .CO({\rxuserrdy_counter_reg[8]_i_1_n_0 ,\rxuserrdy_counter_reg[8]_i_1_n_1 ,\rxuserrdy_counter_reg[8]_i_1_n_2 ,\rxuserrdy_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxuserrdy_counter_reg[8]_i_1_n_4 ,\rxuserrdy_counter_reg[8]_i_1_n_5 ,\rxuserrdy_counter_reg[8]_i_1_n_6 ,\rxuserrdy_counter_reg[8]_i_1_n_7 }),
        .S(rxuserrdy_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rxuserrdy_counter_reg[9] 
       (.C(CLK),
        .CE(sel),
        .D(\rxuserrdy_counter_reg[8]_i_1_n_6 ),
        .Q(rxuserrdy_counter_reg[9]),
        .R(gtrxreset_rxusrclk2_sync_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sim_speedup_controller_inst_n_7),
        .Q(gt0_rxuserrdy_i),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_17 signal_detect_coreclk_sync_i
       (.coreclk(coreclk),
        .signal_detect(signal_detect),
        .signal_detect_coreclk(signal_detect_coreclk));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_18 signal_detect_dclk_sync_i
       (.dclk(dclk),
        .signal_detect(signal_detect),
        .signal_detect_dclk(signal_detect_dclk));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_sim_speedup_controller sim_speedup_controller_inst
       (.CO(rxuserrdy_counter1_carry__0_n_0),
        .S({sim_speedup_controller_inst_n_0,sim_speedup_controller_inst_n_1,sim_speedup_controller_inst_n_2,sim_speedup_controller_inst_n_3}),
        .coreclk(coreclk),
        .gt0_rxuserrdy_i(gt0_rxuserrdy_i),
        .gtrxreset_rxusrclk2(gtrxreset_rxusrclk2),
        .rxuserrdy_counter_reg(rxuserrdy_counter_reg[20:0]),
        .rxuserrdy_reg({sim_speedup_controller_inst_n_4,sim_speedup_controller_inst_n_5,sim_speedup_controller_inst_n_6}),
        .rxuserrdy_reg_0(sim_speedup_controller_inst_n_7),
        .sim_speedup_control(sim_speedup_control));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0 txreset_txusrclk2_sync_i
       (.AS(AS),
        .txreset_txusrclk2(txreset_txusrclk2),
        .txusrclk2(txusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_sim_speedup_controller" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_sim_speedup_controller
   (S,
    rxuserrdy_reg,
    rxuserrdy_reg_0,
    sim_speedup_control,
    coreclk,
    rxuserrdy_counter_reg,
    gt0_rxuserrdy_i,
    CO,
    gtrxreset_rxusrclk2);
  output [3:0]S;
  output [2:0]rxuserrdy_reg;
  output rxuserrdy_reg_0;
  input sim_speedup_control;
  input coreclk;
  input [20:0]rxuserrdy_counter_reg;
  input gt0_rxuserrdy_i;
  input [0:0]CO;
  input gtrxreset_rxusrclk2;

  wire [0:0]CO;
  wire [3:0]S;
  wire control_reg;
  wire control_reg1;
  wire control_rising;
  wire control_rising_i_1_n_0;
  wire coreclk;
  wire gt0_rxuserrdy_i;
  wire gtrxreset_rxusrclk2;
  wire load_sim_speedup_value;
  wire load_sim_value_control;
  wire load_sim_value_control_del;
  wire [20:0]rxuserrdy_counter_reg;
  wire [2:0]rxuserrdy_reg;
  wire rxuserrdy_reg_0;
  wire sim_speedup_control;

  FDRE #(
    .INIT(1'b1)) 
    control_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(control_reg),
        .Q(control_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    control_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(sim_speedup_control),
        .Q(control_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    control_rising_i_1
       (.I0(control_reg),
        .I1(control_reg1),
        .O(control_rising_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    control_rising_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(control_rising_i_1_n_0),
        .Q(control_rising),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_G_INVERTED(1'b0)) 
    load_sim_speedup_value_reg
       (.CLR(1'b0),
        .D(load_sim_value_control_del),
        .G(load_sim_value_control),
        .GE(1'b1),
        .Q(load_sim_speedup_value));
  LUT4 #(
    .INIT(16'h0014)) 
    rxuserrdy_counter1_carry__0_i_2
       (.I0(rxuserrdy_counter_reg[19]),
        .I1(load_sim_speedup_value),
        .I2(rxuserrdy_counter_reg[20]),
        .I3(rxuserrdy_counter_reg[18]),
        .O(rxuserrdy_reg[2]));
  LUT4 #(
    .INIT(16'h0210)) 
    rxuserrdy_counter1_carry__0_i_3
       (.I0(rxuserrdy_counter_reg[15]),
        .I1(rxuserrdy_counter_reg[17]),
        .I2(load_sim_speedup_value),
        .I3(rxuserrdy_counter_reg[16]),
        .O(rxuserrdy_reg[1]));
  LUT4 #(
    .INIT(16'h0014)) 
    rxuserrdy_counter1_carry__0_i_4
       (.I0(rxuserrdy_counter_reg[14]),
        .I1(load_sim_speedup_value),
        .I2(rxuserrdy_counter_reg[13]),
        .I3(rxuserrdy_counter_reg[12]),
        .O(rxuserrdy_reg[0]));
  LUT4 #(
    .INIT(16'h0900)) 
    rxuserrdy_counter1_carry_i_1
       (.I0(rxuserrdy_counter_reg[9]),
        .I1(load_sim_speedup_value),
        .I2(rxuserrdy_counter_reg[11]),
        .I3(rxuserrdy_counter_reg[10]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h0014)) 
    rxuserrdy_counter1_carry_i_2
       (.I0(rxuserrdy_counter_reg[8]),
        .I1(load_sim_speedup_value),
        .I2(rxuserrdy_counter_reg[7]),
        .I3(rxuserrdy_counter_reg[6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h0810)) 
    rxuserrdy_counter1_carry_i_3
       (.I0(rxuserrdy_counter_reg[3]),
        .I1(load_sim_speedup_value),
        .I2(rxuserrdy_counter_reg[5]),
        .I3(rxuserrdy_counter_reg[4]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h1800)) 
    rxuserrdy_counter1_carry_i_4
       (.I0(rxuserrdy_counter_reg[0]),
        .I1(load_sim_speedup_value),
        .I2(rxuserrdy_counter_reg[2]),
        .I3(rxuserrdy_counter_reg[1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h0E)) 
    rxuserrdy_i_1
       (.I0(gt0_rxuserrdy_i),
        .I1(CO),
        .I2(gtrxreset_rxusrclk2),
        .O(rxuserrdy_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT1 #(
    .INIT(2'h2)) 
    simple_delay_inst
       (.I0(load_sim_value_control),
        .O(load_sim_value_control_del));
  LUT2 #(
    .INIT(4'h8)) 
    simple_delay_inst_i_1
       (.I0(control_rising),
        .I1(sim_speedup_control),
        .O(load_sim_value_control));
endmodule

(* C_1588 = "0" *) (* C_DP_WIDTH = "64" *) (* C_GTIF_WIDTH = "32" *) 
(* C_GTTYPE = "1" *) (* C_HAS_AN = "1'b0" *) (* C_HAS_FEC = "1'b0" *) 
(* C_HAS_MDIO = "1'b0" *) (* C_IS_32BIT = "1'b0" *) (* C_IS_KR = "1'b0" *) 
(* C_NO_EBUFF = "1'b0" *) (* C_REFCLKRATE = "156" *) (* C_SPEED10_25 = "10" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11
   (reset,
    areset_coreclk,
    txreset_txusrclk2,
    rxreset_rxusrclk2,
    areset_rxusrclk2,
    dclk_reset,
    lfreset,
    pma_resetout,
    pcs_resetout,
    coreclk,
    txusrclk2,
    rxusrclk2,
    dclk,
    fr_clk,
    sim_speedup_control,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    mdc,
    mdio_in,
    mdio_out,
    mdio_tri,
    prtad,
    pma_pmd_type,
    configuration_vector,
    status_vector,
    core_status,
    cable_pull,
    resetdone,
    gt_txd,
    gt_txc,
    gt_rxd,
    gt_rxc,
    gt_slip,
    drp_req,
    drp_gnt,
    drp_den,
    drp_dwe,
    drp_daddr,
    drp_di,
    drp_drdy,
    drp_drpdo,
    signal_detect,
    tx_fault,
    tx_disable,
    is_eval,
    gt_progdiv_reset,
    tx_prbs31_en,
    rx_prbs31_en,
    core_in_testmode,
    clear_rx_prbs_err_count,
    loopback_ctrl,
    an_enable,
    coeff_minus_1,
    coeff_plus_1,
    coeff_zero,
    txdiffctrl,
    training_enable,
    training_addr,
    training_rnw,
    training_wrdata,
    training_ipif_cs,
    training_drp_cs,
    training_rddata,
    training_rdack,
    training_wrack,
    systemtimer_s_field,
    systemtimer_ns_field,
    correction_timer,
    rxphy_s_field,
    rxphy_ns_field,
    rxphy_correction_timer,
    txphy_async_gb_latency,
    gt_rxstartofseq,
    gt_latclk);
  input reset;
  input areset_coreclk;
  input txreset_txusrclk2;
  input rxreset_rxusrclk2;
  input areset_rxusrclk2;
  input dclk_reset;
  input lfreset;
  output pma_resetout;
  output pcs_resetout;
  input coreclk;
  input txusrclk2;
  input rxusrclk2;
  input dclk;
  input fr_clk;
  input sim_speedup_control;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input mdc;
  input mdio_in;
  output mdio_out;
  output mdio_tri;
  input [4:0]prtad;
  input [2:0]pma_pmd_type;
  input [535:0]configuration_vector;
  output [447:0]status_vector;
  output [7:0]core_status;
  output cable_pull;
  input resetdone;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  input [31:0]gt_rxd;
  input [7:0]gt_rxc;
  output gt_slip;
  output drp_req;
  input drp_gnt;
  output drp_den;
  output drp_dwe;
  output [15:0]drp_daddr;
  output [15:0]drp_di;
  input drp_drdy;
  input [15:0]drp_drpdo;
  input signal_detect;
  input tx_fault;
  output tx_disable;
  output is_eval;
  output gt_progdiv_reset;
  output tx_prbs31_en;
  output rx_prbs31_en;
  output core_in_testmode;
  output clear_rx_prbs_err_count;
  output [2:0]loopback_ctrl;
  input an_enable;
  output [4:0]coeff_minus_1;
  output [4:0]coeff_plus_1;
  output [6:0]coeff_zero;
  output [4:0]txdiffctrl;
  input training_enable;
  input [20:0]training_addr;
  input training_rnw;
  input [15:0]training_wrdata;
  input training_ipif_cs;
  input training_drp_cs;
  output [15:0]training_rddata;
  output training_rdack;
  output training_wrack;
  input [47:0]systemtimer_s_field;
  input [31:0]systemtimer_ns_field;
  input [63:0]correction_timer;
  output [47:0]rxphy_s_field;
  output [35:0]rxphy_ns_field;
  output [63:0]rxphy_correction_timer;
  output [15:0]txphy_async_gb_latency;
  input gt_rxstartofseq;
  input gt_latclk;

  wire \<const0> ;
  wire cable_pull;
  wire clear_rx_prbs_err_count;
  wire [535:0]configuration_vector;
  wire core_in_testmode;
  wire [0:0]\^core_status ;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire [8:8]\^drp_daddr ;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [7:0]gt_rxc;
  wire [31:0]gt_rxd;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire [2:0]pma_pmd_type;
  wire reset;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire signal_detect;
  wire [303:15]\^status_vector ;
  wire tx_disable;
  wire tx_prbs31_en;
  wire txreset_txusrclk2;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

  assign coeff_minus_1[4] = \<const0> ;
  assign coeff_minus_1[3] = \<const0> ;
  assign coeff_minus_1[2] = \<const0> ;
  assign coeff_minus_1[1] = \<const0> ;
  assign coeff_minus_1[0] = \<const0> ;
  assign coeff_plus_1[4] = \<const0> ;
  assign coeff_plus_1[3] = \<const0> ;
  assign coeff_plus_1[2] = \<const0> ;
  assign coeff_plus_1[1] = \<const0> ;
  assign coeff_plus_1[0] = \<const0> ;
  assign coeff_zero[6] = \<const0> ;
  assign coeff_zero[5] = \<const0> ;
  assign coeff_zero[4] = \<const0> ;
  assign coeff_zero[3] = \<const0> ;
  assign coeff_zero[2] = \<const0> ;
  assign coeff_zero[1] = \<const0> ;
  assign coeff_zero[0] = \<const0> ;
  assign core_status[7] = \<const0> ;
  assign core_status[6] = \<const0> ;
  assign core_status[5] = \<const0> ;
  assign core_status[4] = \<const0> ;
  assign core_status[3] = \<const0> ;
  assign core_status[2] = \<const0> ;
  assign core_status[1] = \<const0> ;
  assign core_status[0] = \^core_status [0];
  assign drp_daddr[15] = \<const0> ;
  assign drp_daddr[14] = \<const0> ;
  assign drp_daddr[13] = \<const0> ;
  assign drp_daddr[12] = \<const0> ;
  assign drp_daddr[11] = \<const0> ;
  assign drp_daddr[10] = \<const0> ;
  assign drp_daddr[9] = \<const0> ;
  assign drp_daddr[8] = \^drp_daddr [8];
  assign drp_daddr[7] = \<const0> ;
  assign drp_daddr[6] = \<const0> ;
  assign drp_daddr[5] = \<const0> ;
  assign drp_daddr[4] = \<const0> ;
  assign drp_daddr[3] = \<const0> ;
  assign drp_daddr[2] = \<const0> ;
  assign drp_daddr[1] = \<const0> ;
  assign drp_daddr[0] = \<const0> ;
  assign drp_di[15] = \<const0> ;
  assign drp_di[14] = \<const0> ;
  assign drp_di[13] = \<const0> ;
  assign drp_di[12] = \<const0> ;
  assign drp_di[11] = \<const0> ;
  assign drp_di[10] = \<const0> ;
  assign drp_di[9] = \<const0> ;
  assign drp_di[8] = \<const0> ;
  assign drp_di[7] = \<const0> ;
  assign drp_di[6] = \<const0> ;
  assign drp_di[5] = \<const0> ;
  assign drp_di[4] = \<const0> ;
  assign drp_di[3] = \<const0> ;
  assign drp_di[2] = \<const0> ;
  assign drp_di[1] = \<const0> ;
  assign drp_di[0] = \<const0> ;
  assign gt_progdiv_reset = \<const0> ;
  assign is_eval = \<const0> ;
  assign loopback_ctrl[2] = \<const0> ;
  assign loopback_ctrl[1] = \<const0> ;
  assign loopback_ctrl[0] = \<const0> ;
  assign mdio_out = \<const0> ;
  assign mdio_tri = \<const0> ;
  assign pcs_resetout = \<const0> ;
  assign pma_resetout = \<const0> ;
  assign rxphy_correction_timer[63] = \<const0> ;
  assign rxphy_correction_timer[62] = \<const0> ;
  assign rxphy_correction_timer[61] = \<const0> ;
  assign rxphy_correction_timer[60] = \<const0> ;
  assign rxphy_correction_timer[59] = \<const0> ;
  assign rxphy_correction_timer[58] = \<const0> ;
  assign rxphy_correction_timer[57] = \<const0> ;
  assign rxphy_correction_timer[56] = \<const0> ;
  assign rxphy_correction_timer[55] = \<const0> ;
  assign rxphy_correction_timer[54] = \<const0> ;
  assign rxphy_correction_timer[53] = \<const0> ;
  assign rxphy_correction_timer[52] = \<const0> ;
  assign rxphy_correction_timer[51] = \<const0> ;
  assign rxphy_correction_timer[50] = \<const0> ;
  assign rxphy_correction_timer[49] = \<const0> ;
  assign rxphy_correction_timer[48] = \<const0> ;
  assign rxphy_correction_timer[47] = \<const0> ;
  assign rxphy_correction_timer[46] = \<const0> ;
  assign rxphy_correction_timer[45] = \<const0> ;
  assign rxphy_correction_timer[44] = \<const0> ;
  assign rxphy_correction_timer[43] = \<const0> ;
  assign rxphy_correction_timer[42] = \<const0> ;
  assign rxphy_correction_timer[41] = \<const0> ;
  assign rxphy_correction_timer[40] = \<const0> ;
  assign rxphy_correction_timer[39] = \<const0> ;
  assign rxphy_correction_timer[38] = \<const0> ;
  assign rxphy_correction_timer[37] = \<const0> ;
  assign rxphy_correction_timer[36] = \<const0> ;
  assign rxphy_correction_timer[35] = \<const0> ;
  assign rxphy_correction_timer[34] = \<const0> ;
  assign rxphy_correction_timer[33] = \<const0> ;
  assign rxphy_correction_timer[32] = \<const0> ;
  assign rxphy_correction_timer[31] = \<const0> ;
  assign rxphy_correction_timer[30] = \<const0> ;
  assign rxphy_correction_timer[29] = \<const0> ;
  assign rxphy_correction_timer[28] = \<const0> ;
  assign rxphy_correction_timer[27] = \<const0> ;
  assign rxphy_correction_timer[26] = \<const0> ;
  assign rxphy_correction_timer[25] = \<const0> ;
  assign rxphy_correction_timer[24] = \<const0> ;
  assign rxphy_correction_timer[23] = \<const0> ;
  assign rxphy_correction_timer[22] = \<const0> ;
  assign rxphy_correction_timer[21] = \<const0> ;
  assign rxphy_correction_timer[20] = \<const0> ;
  assign rxphy_correction_timer[19] = \<const0> ;
  assign rxphy_correction_timer[18] = \<const0> ;
  assign rxphy_correction_timer[17] = \<const0> ;
  assign rxphy_correction_timer[16] = \<const0> ;
  assign rxphy_correction_timer[15] = \<const0> ;
  assign rxphy_correction_timer[14] = \<const0> ;
  assign rxphy_correction_timer[13] = \<const0> ;
  assign rxphy_correction_timer[12] = \<const0> ;
  assign rxphy_correction_timer[11] = \<const0> ;
  assign rxphy_correction_timer[10] = \<const0> ;
  assign rxphy_correction_timer[9] = \<const0> ;
  assign rxphy_correction_timer[8] = \<const0> ;
  assign rxphy_correction_timer[7] = \<const0> ;
  assign rxphy_correction_timer[6] = \<const0> ;
  assign rxphy_correction_timer[5] = \<const0> ;
  assign rxphy_correction_timer[4] = \<const0> ;
  assign rxphy_correction_timer[3] = \<const0> ;
  assign rxphy_correction_timer[2] = \<const0> ;
  assign rxphy_correction_timer[1] = \<const0> ;
  assign rxphy_correction_timer[0] = \<const0> ;
  assign rxphy_ns_field[35] = \<const0> ;
  assign rxphy_ns_field[34] = \<const0> ;
  assign rxphy_ns_field[33] = \<const0> ;
  assign rxphy_ns_field[32] = \<const0> ;
  assign rxphy_ns_field[31] = \<const0> ;
  assign rxphy_ns_field[30] = \<const0> ;
  assign rxphy_ns_field[29] = \<const0> ;
  assign rxphy_ns_field[28] = \<const0> ;
  assign rxphy_ns_field[27] = \<const0> ;
  assign rxphy_ns_field[26] = \<const0> ;
  assign rxphy_ns_field[25] = \<const0> ;
  assign rxphy_ns_field[24] = \<const0> ;
  assign rxphy_ns_field[23] = \<const0> ;
  assign rxphy_ns_field[22] = \<const0> ;
  assign rxphy_ns_field[21] = \<const0> ;
  assign rxphy_ns_field[20] = \<const0> ;
  assign rxphy_ns_field[19] = \<const0> ;
  assign rxphy_ns_field[18] = \<const0> ;
  assign rxphy_ns_field[17] = \<const0> ;
  assign rxphy_ns_field[16] = \<const0> ;
  assign rxphy_ns_field[15] = \<const0> ;
  assign rxphy_ns_field[14] = \<const0> ;
  assign rxphy_ns_field[13] = \<const0> ;
  assign rxphy_ns_field[12] = \<const0> ;
  assign rxphy_ns_field[11] = \<const0> ;
  assign rxphy_ns_field[10] = \<const0> ;
  assign rxphy_ns_field[9] = \<const0> ;
  assign rxphy_ns_field[8] = \<const0> ;
  assign rxphy_ns_field[7] = \<const0> ;
  assign rxphy_ns_field[6] = \<const0> ;
  assign rxphy_ns_field[5] = \<const0> ;
  assign rxphy_ns_field[4] = \<const0> ;
  assign rxphy_ns_field[3] = \<const0> ;
  assign rxphy_ns_field[2] = \<const0> ;
  assign rxphy_ns_field[1] = \<const0> ;
  assign rxphy_ns_field[0] = \<const0> ;
  assign rxphy_s_field[47] = \<const0> ;
  assign rxphy_s_field[46] = \<const0> ;
  assign rxphy_s_field[45] = \<const0> ;
  assign rxphy_s_field[44] = \<const0> ;
  assign rxphy_s_field[43] = \<const0> ;
  assign rxphy_s_field[42] = \<const0> ;
  assign rxphy_s_field[41] = \<const0> ;
  assign rxphy_s_field[40] = \<const0> ;
  assign rxphy_s_field[39] = \<const0> ;
  assign rxphy_s_field[38] = \<const0> ;
  assign rxphy_s_field[37] = \<const0> ;
  assign rxphy_s_field[36] = \<const0> ;
  assign rxphy_s_field[35] = \<const0> ;
  assign rxphy_s_field[34] = \<const0> ;
  assign rxphy_s_field[33] = \<const0> ;
  assign rxphy_s_field[32] = \<const0> ;
  assign rxphy_s_field[31] = \<const0> ;
  assign rxphy_s_field[30] = \<const0> ;
  assign rxphy_s_field[29] = \<const0> ;
  assign rxphy_s_field[28] = \<const0> ;
  assign rxphy_s_field[27] = \<const0> ;
  assign rxphy_s_field[26] = \<const0> ;
  assign rxphy_s_field[25] = \<const0> ;
  assign rxphy_s_field[24] = \<const0> ;
  assign rxphy_s_field[23] = \<const0> ;
  assign rxphy_s_field[22] = \<const0> ;
  assign rxphy_s_field[21] = \<const0> ;
  assign rxphy_s_field[20] = \<const0> ;
  assign rxphy_s_field[19] = \<const0> ;
  assign rxphy_s_field[18] = \<const0> ;
  assign rxphy_s_field[17] = \<const0> ;
  assign rxphy_s_field[16] = \<const0> ;
  assign rxphy_s_field[15] = \<const0> ;
  assign rxphy_s_field[14] = \<const0> ;
  assign rxphy_s_field[13] = \<const0> ;
  assign rxphy_s_field[12] = \<const0> ;
  assign rxphy_s_field[11] = \<const0> ;
  assign rxphy_s_field[10] = \<const0> ;
  assign rxphy_s_field[9] = \<const0> ;
  assign rxphy_s_field[8] = \<const0> ;
  assign rxphy_s_field[7] = \<const0> ;
  assign rxphy_s_field[6] = \<const0> ;
  assign rxphy_s_field[5] = \<const0> ;
  assign rxphy_s_field[4] = \<const0> ;
  assign rxphy_s_field[3] = \<const0> ;
  assign rxphy_s_field[2] = \<const0> ;
  assign rxphy_s_field[1] = \<const0> ;
  assign rxphy_s_field[0] = \<const0> ;
  assign status_vector[447] = \<const0> ;
  assign status_vector[446] = \<const0> ;
  assign status_vector[445] = \<const0> ;
  assign status_vector[444] = \<const0> ;
  assign status_vector[443] = \<const0> ;
  assign status_vector[442] = \<const0> ;
  assign status_vector[441] = \<const0> ;
  assign status_vector[440] = \<const0> ;
  assign status_vector[439] = \<const0> ;
  assign status_vector[438] = \<const0> ;
  assign status_vector[437] = \<const0> ;
  assign status_vector[436] = \<const0> ;
  assign status_vector[435] = \<const0> ;
  assign status_vector[434] = \<const0> ;
  assign status_vector[433] = \<const0> ;
  assign status_vector[432] = \<const0> ;
  assign status_vector[431] = \<const0> ;
  assign status_vector[430] = \<const0> ;
  assign status_vector[429] = \<const0> ;
  assign status_vector[428] = \<const0> ;
  assign status_vector[427] = \<const0> ;
  assign status_vector[426] = \<const0> ;
  assign status_vector[425] = \<const0> ;
  assign status_vector[424] = \<const0> ;
  assign status_vector[423] = \<const0> ;
  assign status_vector[422] = \<const0> ;
  assign status_vector[421] = \<const0> ;
  assign status_vector[420] = \<const0> ;
  assign status_vector[419] = \<const0> ;
  assign status_vector[418] = \<const0> ;
  assign status_vector[417] = \<const0> ;
  assign status_vector[416] = \<const0> ;
  assign status_vector[415] = \<const0> ;
  assign status_vector[414] = \<const0> ;
  assign status_vector[413] = \<const0> ;
  assign status_vector[412] = \<const0> ;
  assign status_vector[411] = \<const0> ;
  assign status_vector[410] = \<const0> ;
  assign status_vector[409] = \<const0> ;
  assign status_vector[408] = \<const0> ;
  assign status_vector[407] = \<const0> ;
  assign status_vector[406] = \<const0> ;
  assign status_vector[405] = \<const0> ;
  assign status_vector[404] = \<const0> ;
  assign status_vector[403] = \<const0> ;
  assign status_vector[402] = \<const0> ;
  assign status_vector[401] = \<const0> ;
  assign status_vector[400] = \<const0> ;
  assign status_vector[399] = \<const0> ;
  assign status_vector[398] = \<const0> ;
  assign status_vector[397] = \<const0> ;
  assign status_vector[396] = \<const0> ;
  assign status_vector[395] = \<const0> ;
  assign status_vector[394] = \<const0> ;
  assign status_vector[393] = \<const0> ;
  assign status_vector[392] = \<const0> ;
  assign status_vector[391] = \<const0> ;
  assign status_vector[390] = \<const0> ;
  assign status_vector[389] = \<const0> ;
  assign status_vector[388] = \<const0> ;
  assign status_vector[387] = \<const0> ;
  assign status_vector[386] = \<const0> ;
  assign status_vector[385] = \<const0> ;
  assign status_vector[384] = \<const0> ;
  assign status_vector[383] = \<const0> ;
  assign status_vector[382] = \<const0> ;
  assign status_vector[381] = \<const0> ;
  assign status_vector[380] = \<const0> ;
  assign status_vector[379] = \<const0> ;
  assign status_vector[378] = \<const0> ;
  assign status_vector[377] = \<const0> ;
  assign status_vector[376] = \<const0> ;
  assign status_vector[375] = \<const0> ;
  assign status_vector[374] = \<const0> ;
  assign status_vector[373] = \<const0> ;
  assign status_vector[372] = \<const0> ;
  assign status_vector[371] = \<const0> ;
  assign status_vector[370] = \<const0> ;
  assign status_vector[369] = \<const0> ;
  assign status_vector[368] = \<const0> ;
  assign status_vector[367] = \<const0> ;
  assign status_vector[366] = \<const0> ;
  assign status_vector[365] = \<const0> ;
  assign status_vector[364] = \<const0> ;
  assign status_vector[363] = \<const0> ;
  assign status_vector[362] = \<const0> ;
  assign status_vector[361] = \<const0> ;
  assign status_vector[360] = \<const0> ;
  assign status_vector[359] = \<const0> ;
  assign status_vector[358] = \<const0> ;
  assign status_vector[357] = \<const0> ;
  assign status_vector[356] = \<const0> ;
  assign status_vector[355] = \<const0> ;
  assign status_vector[354] = \<const0> ;
  assign status_vector[353] = \<const0> ;
  assign status_vector[352] = \<const0> ;
  assign status_vector[351] = \<const0> ;
  assign status_vector[350] = \<const0> ;
  assign status_vector[349] = \<const0> ;
  assign status_vector[348] = \<const0> ;
  assign status_vector[347] = \<const0> ;
  assign status_vector[346] = \<const0> ;
  assign status_vector[345] = \<const0> ;
  assign status_vector[344] = \<const0> ;
  assign status_vector[343] = \<const0> ;
  assign status_vector[342] = \<const0> ;
  assign status_vector[341] = \<const0> ;
  assign status_vector[340] = \<const0> ;
  assign status_vector[339] = \<const0> ;
  assign status_vector[338] = \<const0> ;
  assign status_vector[337] = \<const0> ;
  assign status_vector[336] = \<const0> ;
  assign status_vector[335] = \<const0> ;
  assign status_vector[334] = \<const0> ;
  assign status_vector[333] = \<const0> ;
  assign status_vector[332] = \<const0> ;
  assign status_vector[331] = \<const0> ;
  assign status_vector[330] = \<const0> ;
  assign status_vector[329] = \<const0> ;
  assign status_vector[328] = \<const0> ;
  assign status_vector[327] = \<const0> ;
  assign status_vector[326] = \<const0> ;
  assign status_vector[325] = \<const0> ;
  assign status_vector[324] = \<const0> ;
  assign status_vector[323] = \<const0> ;
  assign status_vector[322] = \<const0> ;
  assign status_vector[321] = \<const0> ;
  assign status_vector[320] = \<const0> ;
  assign status_vector[319] = \<const0> ;
  assign status_vector[318] = \<const0> ;
  assign status_vector[317] = \<const0> ;
  assign status_vector[316] = \<const0> ;
  assign status_vector[315] = \<const0> ;
  assign status_vector[314] = \<const0> ;
  assign status_vector[313] = \<const0> ;
  assign status_vector[312] = \<const0> ;
  assign status_vector[311] = \<const0> ;
  assign status_vector[310] = \<const0> ;
  assign status_vector[309] = \<const0> ;
  assign status_vector[308] = \<const0> ;
  assign status_vector[307] = \<const0> ;
  assign status_vector[306] = \<const0> ;
  assign status_vector[305] = \<const0> ;
  assign status_vector[304] = \<const0> ;
  assign status_vector[303:272] = \^status_vector [303:272];
  assign status_vector[271] = \<const0> ;
  assign status_vector[270] = \<const0> ;
  assign status_vector[269] = \<const0> ;
  assign status_vector[268] = \^status_vector [268];
  assign status_vector[267] = \<const0> ;
  assign status_vector[266] = \<const0> ;
  assign status_vector[265] = \<const0> ;
  assign status_vector[264] = \<const0> ;
  assign status_vector[263] = \<const0> ;
  assign status_vector[262] = \<const0> ;
  assign status_vector[261] = \<const0> ;
  assign status_vector[260] = \<const0> ;
  assign status_vector[259] = \<const0> ;
  assign status_vector[258] = \<const0> ;
  assign status_vector[257:256] = \^status_vector [257:256];
  assign status_vector[255] = \<const0> ;
  assign status_vector[254] = \<const0> ;
  assign status_vector[253] = \<const0> ;
  assign status_vector[252] = \<const0> ;
  assign status_vector[251] = \<const0> ;
  assign status_vector[250] = \^status_vector [250];
  assign status_vector[249] = \<const0> ;
  assign status_vector[248] = \<const0> ;
  assign status_vector[247] = \<const0> ;
  assign status_vector[246] = \<const0> ;
  assign status_vector[245] = \<const0> ;
  assign status_vector[244] = \<const0> ;
  assign status_vector[243] = \<const0> ;
  assign status_vector[242] = \<const0> ;
  assign status_vector[241] = \<const0> ;
  assign status_vector[240] = \<const0> ;
  assign status_vector[239] = \<const0> ;
  assign status_vector[238] = \<const0> ;
  assign status_vector[237] = \<const0> ;
  assign status_vector[236] = \<const0> ;
  assign status_vector[235] = \<const0> ;
  assign status_vector[234] = \<const0> ;
  assign status_vector[233] = \<const0> ;
  assign status_vector[232] = \<const0> ;
  assign status_vector[231] = \<const0> ;
  assign status_vector[230] = \<const0> ;
  assign status_vector[229] = \<const0> ;
  assign status_vector[228] = \<const0> ;
  assign status_vector[227] = \<const0> ;
  assign status_vector[226] = \^status_vector [226];
  assign status_vector[225] = \<const0> ;
  assign status_vector[224] = \<const0> ;
  assign status_vector[223] = \^status_vector [223];
  assign status_vector[222] = \<const0> ;
  assign status_vector[221] = \<const0> ;
  assign status_vector[220] = \<const0> ;
  assign status_vector[219] = \<const0> ;
  assign status_vector[218] = \<const0> ;
  assign status_vector[217] = \<const0> ;
  assign status_vector[216] = \<const0> ;
  assign status_vector[215] = \<const0> ;
  assign status_vector[214] = \<const0> ;
  assign status_vector[213] = \<const0> ;
  assign status_vector[212] = \<const0> ;
  assign status_vector[211] = \<const0> ;
  assign status_vector[210] = \<const0> ;
  assign status_vector[209] = \<const0> ;
  assign status_vector[208] = \<const0> ;
  assign status_vector[207] = \<const0> ;
  assign status_vector[206] = \<const0> ;
  assign status_vector[205] = \<const0> ;
  assign status_vector[204] = \<const0> ;
  assign status_vector[203] = \<const0> ;
  assign status_vector[202] = \<const0> ;
  assign status_vector[201] = \<const0> ;
  assign status_vector[200] = \<const0> ;
  assign status_vector[199] = \<const0> ;
  assign status_vector[198] = \<const0> ;
  assign status_vector[197] = \<const0> ;
  assign status_vector[196] = \<const0> ;
  assign status_vector[195] = \<const0> ;
  assign status_vector[194] = \<const0> ;
  assign status_vector[193] = \<const0> ;
  assign status_vector[192] = \<const0> ;
  assign status_vector[191] = \<const0> ;
  assign status_vector[190] = \<const0> ;
  assign status_vector[189] = \<const0> ;
  assign status_vector[188] = \<const0> ;
  assign status_vector[187] = \<const0> ;
  assign status_vector[186] = \<const0> ;
  assign status_vector[185] = \<const0> ;
  assign status_vector[184] = \<const0> ;
  assign status_vector[183] = \<const0> ;
  assign status_vector[182] = \<const0> ;
  assign status_vector[181] = \<const0> ;
  assign status_vector[180] = \<const0> ;
  assign status_vector[179] = \<const0> ;
  assign status_vector[178] = \<const0> ;
  assign status_vector[177] = \<const0> ;
  assign status_vector[176] = \<const0> ;
  assign status_vector[175] = \<const0> ;
  assign status_vector[174] = \<const0> ;
  assign status_vector[173] = \<const0> ;
  assign status_vector[172] = \<const0> ;
  assign status_vector[171] = \<const0> ;
  assign status_vector[170] = \<const0> ;
  assign status_vector[169] = \<const0> ;
  assign status_vector[168] = \<const0> ;
  assign status_vector[167] = \<const0> ;
  assign status_vector[166] = \<const0> ;
  assign status_vector[165] = \<const0> ;
  assign status_vector[164] = \<const0> ;
  assign status_vector[163] = \<const0> ;
  assign status_vector[162] = \<const0> ;
  assign status_vector[161] = \<const0> ;
  assign status_vector[160] = \<const0> ;
  assign status_vector[159] = \<const0> ;
  assign status_vector[158] = \<const0> ;
  assign status_vector[157] = \<const0> ;
  assign status_vector[156] = \<const0> ;
  assign status_vector[155] = \<const0> ;
  assign status_vector[154] = \<const0> ;
  assign status_vector[153] = \<const0> ;
  assign status_vector[152] = \<const0> ;
  assign status_vector[151] = \<const0> ;
  assign status_vector[150] = \<const0> ;
  assign status_vector[149] = \<const0> ;
  assign status_vector[148] = \<const0> ;
  assign status_vector[147] = \<const0> ;
  assign status_vector[146] = \<const0> ;
  assign status_vector[145] = \<const0> ;
  assign status_vector[144] = \<const0> ;
  assign status_vector[143] = \<const0> ;
  assign status_vector[142] = \<const0> ;
  assign status_vector[141] = \<const0> ;
  assign status_vector[140] = \<const0> ;
  assign status_vector[139] = \<const0> ;
  assign status_vector[138] = \<const0> ;
  assign status_vector[137] = \<const0> ;
  assign status_vector[136] = \<const0> ;
  assign status_vector[135] = \<const0> ;
  assign status_vector[134] = \<const0> ;
  assign status_vector[133] = \<const0> ;
  assign status_vector[132] = \<const0> ;
  assign status_vector[131] = \<const0> ;
  assign status_vector[130] = \<const0> ;
  assign status_vector[129] = \<const0> ;
  assign status_vector[128] = \<const0> ;
  assign status_vector[127] = \<const0> ;
  assign status_vector[126] = \<const0> ;
  assign status_vector[125] = \<const0> ;
  assign status_vector[124] = \<const0> ;
  assign status_vector[123] = \<const0> ;
  assign status_vector[122] = \<const0> ;
  assign status_vector[121] = \<const0> ;
  assign status_vector[120] = \<const0> ;
  assign status_vector[119] = \<const0> ;
  assign status_vector[118] = \<const0> ;
  assign status_vector[117] = \<const0> ;
  assign status_vector[116] = \<const0> ;
  assign status_vector[115] = \<const0> ;
  assign status_vector[114] = \<const0> ;
  assign status_vector[113] = \<const0> ;
  assign status_vector[112] = \<const0> ;
  assign status_vector[111] = \<const0> ;
  assign status_vector[110] = \<const0> ;
  assign status_vector[109] = \<const0> ;
  assign status_vector[108] = \<const0> ;
  assign status_vector[107] = \<const0> ;
  assign status_vector[106] = \<const0> ;
  assign status_vector[105] = \<const0> ;
  assign status_vector[104] = \<const0> ;
  assign status_vector[103] = \<const0> ;
  assign status_vector[102] = \<const0> ;
  assign status_vector[101] = \<const0> ;
  assign status_vector[100] = \<const0> ;
  assign status_vector[99] = \<const0> ;
  assign status_vector[98] = \<const0> ;
  assign status_vector[97] = \<const0> ;
  assign status_vector[96] = \<const0> ;
  assign status_vector[95] = \<const0> ;
  assign status_vector[94] = \<const0> ;
  assign status_vector[93] = \<const0> ;
  assign status_vector[92] = \<const0> ;
  assign status_vector[91] = \<const0> ;
  assign status_vector[90] = \<const0> ;
  assign status_vector[89] = \<const0> ;
  assign status_vector[88] = \<const0> ;
  assign status_vector[87] = \<const0> ;
  assign status_vector[86] = \<const0> ;
  assign status_vector[85] = \<const0> ;
  assign status_vector[84] = \<const0> ;
  assign status_vector[83] = \<const0> ;
  assign status_vector[82] = \<const0> ;
  assign status_vector[81] = \<const0> ;
  assign status_vector[80] = \<const0> ;
  assign status_vector[79] = \<const0> ;
  assign status_vector[78] = \<const0> ;
  assign status_vector[77] = \<const0> ;
  assign status_vector[76] = \<const0> ;
  assign status_vector[75] = \<const0> ;
  assign status_vector[74] = \<const0> ;
  assign status_vector[73] = \<const0> ;
  assign status_vector[72] = \<const0> ;
  assign status_vector[71] = \<const0> ;
  assign status_vector[70] = \<const0> ;
  assign status_vector[69] = \<const0> ;
  assign status_vector[68] = \<const0> ;
  assign status_vector[67] = \<const0> ;
  assign status_vector[66] = \<const0> ;
  assign status_vector[65] = \<const0> ;
  assign status_vector[64] = \<const0> ;
  assign status_vector[63] = \<const0> ;
  assign status_vector[62] = \<const0> ;
  assign status_vector[61] = \<const0> ;
  assign status_vector[60] = \<const0> ;
  assign status_vector[59] = \<const0> ;
  assign status_vector[58] = \<const0> ;
  assign status_vector[57] = \<const0> ;
  assign status_vector[56] = \<const0> ;
  assign status_vector[55] = \<const0> ;
  assign status_vector[54] = \<const0> ;
  assign status_vector[53] = \<const0> ;
  assign status_vector[52] = \<const0> ;
  assign status_vector[51] = \<const0> ;
  assign status_vector[50] = \<const0> ;
  assign status_vector[49] = \<const0> ;
  assign status_vector[48] = \^status_vector [48];
  assign status_vector[47] = \<const0> ;
  assign status_vector[46] = \<const0> ;
  assign status_vector[45] = \<const0> ;
  assign status_vector[44] = \<const0> ;
  assign status_vector[43] = \^status_vector [43];
  assign status_vector[42] = \<const0> ;
  assign status_vector[41] = \<const0> ;
  assign status_vector[40] = \<const0> ;
  assign status_vector[39:37] = \^status_vector [39:37];
  assign status_vector[36] = \<const0> ;
  assign status_vector[35] = \<const0> ;
  assign status_vector[34] = \<const0> ;
  assign status_vector[33] = \<const0> ;
  assign status_vector[32] = \<const0> ;
  assign status_vector[31] = \<const0> ;
  assign status_vector[30] = \<const0> ;
  assign status_vector[29] = \<const0> ;
  assign status_vector[28] = \<const0> ;
  assign status_vector[27] = \<const0> ;
  assign status_vector[26] = \<const0> ;
  assign status_vector[25] = \<const0> ;
  assign status_vector[24] = \<const0> ;
  assign status_vector[23] = \<const0> ;
  assign status_vector[22] = \<const0> ;
  assign status_vector[21] = \<const0> ;
  assign status_vector[20] = \<const0> ;
  assign status_vector[19] = \<const0> ;
  assign status_vector[18] = \^status_vector [18];
  assign status_vector[17] = \<const0> ;
  assign status_vector[16] = \<const0> ;
  assign status_vector[15] = \^status_vector [15];
  assign status_vector[14] = \<const0> ;
  assign status_vector[13] = \<const0> ;
  assign status_vector[12] = \<const0> ;
  assign status_vector[11] = \<const0> ;
  assign status_vector[10] = \<const0> ;
  assign status_vector[9] = \<const0> ;
  assign status_vector[8] = \<const0> ;
  assign status_vector[7] = \<const0> ;
  assign status_vector[6] = \<const0> ;
  assign status_vector[5] = \<const0> ;
  assign status_vector[4] = \<const0> ;
  assign status_vector[3] = \<const0> ;
  assign status_vector[2] = \<const0> ;
  assign status_vector[1] = \<const0> ;
  assign status_vector[0] = \<const0> ;
  assign training_rdack = \<const0> ;
  assign training_rddata[15] = \<const0> ;
  assign training_rddata[14] = \<const0> ;
  assign training_rddata[13] = \<const0> ;
  assign training_rddata[12] = \<const0> ;
  assign training_rddata[11] = \<const0> ;
  assign training_rddata[10] = \<const0> ;
  assign training_rddata[9] = \<const0> ;
  assign training_rddata[8] = \<const0> ;
  assign training_rddata[7] = \<const0> ;
  assign training_rddata[6] = \<const0> ;
  assign training_rddata[5] = \<const0> ;
  assign training_rddata[4] = \<const0> ;
  assign training_rddata[3] = \<const0> ;
  assign training_rddata[2] = \<const0> ;
  assign training_rddata[1] = \<const0> ;
  assign training_rddata[0] = \<const0> ;
  assign training_wrack = \<const0> ;
  assign txdiffctrl[4] = \<const0> ;
  assign txdiffctrl[3] = \<const0> ;
  assign txdiffctrl[2] = \<const0> ;
  assign txdiffctrl[1] = \<const0> ;
  assign txdiffctrl[0] = \<const0> ;
  assign txphy_async_gb_latency[15] = \<const0> ;
  assign txphy_async_gb_latency[14] = \<const0> ;
  assign txphy_async_gb_latency[13] = \<const0> ;
  assign txphy_async_gb_latency[12] = \<const0> ;
  assign txphy_async_gb_latency[11] = \<const0> ;
  assign txphy_async_gb_latency[10] = \<const0> ;
  assign txphy_async_gb_latency[9] = \<const0> ;
  assign txphy_async_gb_latency[8] = \<const0> ;
  assign txphy_async_gb_latency[7] = \<const0> ;
  assign txphy_async_gb_latency[6] = \<const0> ;
  assign txphy_async_gb_latency[5] = \<const0> ;
  assign txphy_async_gb_latency[4] = \<const0> ;
  assign txphy_async_gb_latency[3] = \<const0> ;
  assign txphy_async_gb_latency[2] = \<const0> ;
  assign txphy_async_gb_latency[1] = \<const0> ;
  assign txphy_async_gb_latency[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h7)) 
    \status_vector[37]_INST_0 
       (.I0(pma_pmd_type[1]),
        .I1(pma_pmd_type[2]),
        .O(\^status_vector [37]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \status_vector[38]_INST_0 
       (.I0(pma_pmd_type[2]),
        .I1(pma_pmd_type[1]),
        .I2(pma_pmd_type[0]),
        .O(\^status_vector [38]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \status_vector[39]_INST_0 
       (.I0(pma_pmd_type[0]),
        .I1(pma_pmd_type[2]),
        .I2(pma_pmd_type[1]),
        .O(\^status_vector [39]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_wrapper ten_gig_eth_pcs_pma_inst
       (.D({gt_rxd,gt_rxc[1:0]}),
        .cable_pull(cable_pull),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .configuration_vector({configuration_vector[519:516],configuration_vector[513:512],configuration_vector[399:384],configuration_vector[245:240],configuration_vector[233:176],configuration_vector[169:110],configuration_vector[16:15]}),
        .core_in_testmode(core_in_testmode),
        .core_status(\^core_status ),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(\^drp_daddr ),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc(gt_rxc[3:2]),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .reset(reset),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector({\^status_vector [303:272],\^status_vector [268],\^status_vector [257:256],\^status_vector [250],\^status_vector [226],\^status_vector [223],\^status_vector [48],\^status_vector [43],\^status_vector [18],\^status_vector [15]}),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .txreset_txusrclk2(txreset_txusrclk2),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_asynch_fifo" *) (* WIDTH = "66" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_asynch_fifo
   (wr_clk,
    wr_clk_en,
    wr_reset,
    wr_en,
    wr_data,
    rd_clk,
    rd_clk_en,
    rd_reset,
    rd_en,
    full,
    empty,
    rd_data,
    fifo_wr_addr,
    fifo_rd_addr,
    status);
  input wr_clk;
  input wr_clk_en;
  input wr_reset;
  input wr_en;
  input [65:0]wr_data;
  input rd_clk;
  input rd_clk_en;
  input rd_reset;
  input rd_en;
  output full;
  output empty;
  output [65:0]rd_data;
  output [4:0]fifo_wr_addr;
  output [4:0]fifo_rd_addr;
  output [4:0]status;

  wire ecomp_0;
  wire ecomp_1;
  wire ecomp_2;
  wire ecomp_3;
  wire ecomp_4;
  wire empty;
  wire empty_allow0;
  wire empty_int_i_1_n_0;
  wire emptyg;
  wire emuxcyo_0;
  wire emuxcyo_1;
  wire emuxcyo_2;
  wire emuxcyo_3;
  wire fcomp_0;
  wire fcomp_01;
  wire fcomp_1;
  wire fcomp_2;
  wire fcomp_3;
  wire fcomp_4;
  wire [4:0]fifo_rd_addr;
  wire [4:0]fifo_wr_addr;
  wire fmuxcyo_0;
  wire fmuxcyo_1;
  wire fmuxcyo_2;
  wire fmuxcyo_3;
  wire full;
  wire full_int_i_1_n_0;
  wire fullg;
  wire p_0_in23_in;
  wire p_0_in27_in;
  wire p_0_in31_in;
  wire p_0_in35_in;
  wire p_0_in42_in;
  wire p_0_in46_in;
  wire p_0_in50_in;
  wire p_0_in54_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire p_3_in44_in;
  wire p_3_in48_in;
  wire p_3_in52_in;
  wire p_3_in56_in;
  wire [3:0]p_4_out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync2;
  wire ram_wr_en;
  wire rd_clk;
  wire rd_clk_en;
  wire [65:0]rd_data;
  wire rd_en;
  wire \rd_gray_reg_n_0_[0] ;
  wire [4:0]rd_lastgray;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk2;
  wire rd_nextgray0;
  wire rd_nextgray018_out;
  wire rd_nextgray020_out;
  wire rd_nextgray022_out;
  wire \rd_nextgray_reg_n_0_[0] ;
  wire rd_reset;
  wire [4:0]rd_truegray;
  wire [4:0]status;
  wire [4:1]status0;
  wire \status[0]_i_1_n_0 ;
  wire \status[2]_i_2_n_0 ;
  wire \status[4]_i_3_n_0 ;
  wire [4:0]wr_addr_pipe;
  wire [4:0]wr_addr_pipe0;
  wire [4:0]wr_addr_pipe1;
  wire wr_clk;
  wire wr_clk_en;
  wire [65:0]wr_data;
  wire wr_en;
  wire [4:0]wr_gray;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk2;
  wire \wr_nextgray_reg_n_0_[0] ;
  wire wr_reset;
  wire [3:0]NLW_emuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_emuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_S_UNCONNECTED;
  wire [3:0]NLW_fmuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_fmuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_S_UNCONNECTED;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_dp_ram dp_ram_i
       (.E(ram_wr_en),
        .Q(fifo_rd_addr),
        .empty_int_reg(empty),
        .full_int_reg(full),
        .rd_clk(rd_clk),
        .rd_clk_en(rd_clk_en),
        .rd_data(rd_data),
        .rd_en(rd_en),
        .\wr_addr_reg[4] (fifo_wr_addr),
        .wr_clk(wr_clk),
        .wr_clk_en(wr_clk_en),
        .wr_data(wr_data),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hA8CC)) 
    empty_int_i_1
       (.I0(emptyg),
        .I1(empty),
        .I2(rd_en),
        .I3(rd_clk_en),
        .O(empty_int_i_1_n_0));
  FDSE empty_int_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_int_i_1_n_0),
        .Q(empty),
        .S(rd_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 emuxcy0_CARRY4
       (.CI(1'b0),
        .CO({emuxcyo_3,emuxcyo_2,emuxcyo_1,emuxcyo_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_emuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({ecomp_3,ecomp_2,ecomp_1,ecomp_0}));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy0_i_1
       (.I0(wr_gray_rdclk[0]),
        .I1(\rd_gray_reg_n_0_[0] ),
        .I2(empty),
        .I3(\rd_nextgray_reg_n_0_[0] ),
        .O(ecomp_0));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy1_i_1
       (.I0(wr_gray_rdclk[1]),
        .I1(p_3_in56_in),
        .I2(empty),
        .I3(p_0_in54_in),
        .O(ecomp_1));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy2_i_1
       (.I0(wr_gray_rdclk[2]),
        .I1(p_3_in52_in),
        .I2(empty),
        .I3(p_0_in50_in),
        .O(ecomp_2));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy3_i_1
       (.I0(wr_gray_rdclk[3]),
        .I1(p_3_in48_in),
        .I2(empty),
        .I3(p_0_in46_in),
        .O(ecomp_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 emuxcy4_CARRY4
       (.CI(emuxcyo_3),
        .CO({NLW_emuxcy4_CARRY4_CO_UNCONNECTED[3:1],emptyg}),
        .CYINIT(1'b0),
        .DI({NLW_emuxcy4_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_emuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_emuxcy4_CARRY4_S_UNCONNECTED[3:1],ecomp_4}));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy4_i_1
       (.I0(wr_gray_rdclk[4]),
        .I1(p_3_in44_in),
        .I2(empty),
        .I3(p_0_in42_in),
        .O(ecomp_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 fmuxcy0_CARRY4
       (.CI(1'b0),
        .CO({fmuxcyo_3,fmuxcyo_2,fmuxcyo_1,fmuxcyo_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fmuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({fcomp_3,fcomp_2,fcomp_1,fcomp_0}));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy0_i_1
       (.I0(rd_lastgray_wrclk[0]),
        .I1(wr_gray[0]),
        .I2(full),
        .I3(\wr_nextgray_reg_n_0_[0] ),
        .O(fcomp_0));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy1_i_1
       (.I0(rd_lastgray_wrclk[1]),
        .I1(wr_gray[1]),
        .I2(full),
        .I3(p_0_in35_in),
        .O(fcomp_1));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy2_i_1
       (.I0(rd_lastgray_wrclk[2]),
        .I1(wr_gray[2]),
        .I2(full),
        .I3(p_0_in31_in),
        .O(fcomp_2));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy3_i_1
       (.I0(rd_lastgray_wrclk[3]),
        .I1(wr_gray[3]),
        .I2(full),
        .I3(p_0_in27_in),
        .O(fcomp_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 fmuxcy4_CARRY4
       (.CI(fmuxcyo_3),
        .CO({NLW_fmuxcy4_CARRY4_CO_UNCONNECTED[3:1],fullg}),
        .CYINIT(1'b0),
        .DI({NLW_fmuxcy4_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_fmuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_fmuxcy4_CARRY4_S_UNCONNECTED[3:1],fcomp_4}));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy4_i_1
       (.I0(rd_lastgray_wrclk[4]),
        .I1(wr_gray[4]),
        .I2(full),
        .I3(p_0_in23_in),
        .O(fcomp_4));
  LUT4 #(
    .INIT(16'hA8A0)) 
    full_int_i_1
       (.I0(fullg),
        .I1(wr_en),
        .I2(full),
        .I3(wr_clk_en),
        .O(full_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(full_int_i_1_n_0),
        .Q(full),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[0]),
        .Q(rag_writesync0[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[1]),
        .Q(rag_writesync0[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[2]),
        .Q(rag_writesync0[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[3]),
        .Q(rag_writesync0[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[4]),
        .Q(rag_writesync0[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[0]),
        .Q(rag_writesync1[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[1]),
        .Q(rag_writesync1[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[2]),
        .Q(rag_writesync1[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[3]),
        .Q(rag_writesync1[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[4]),
        .Q(rag_writesync1[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[0]),
        .Q(rag_writesync2[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[1]),
        .Q(rag_writesync2[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[2]),
        .Q(rag_writesync2[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[3]),
        .Q(rag_writesync2[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[4]),
        .Q(rag_writesync2[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[0]),
        .Q(rag_writesync[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[1]),
        .Q(rag_writesync[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[2]),
        .Q(rag_writesync[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[3]),
        .Q(rag_writesync[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[4]),
        .Q(rag_writesync[4]),
        .R(wr_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1 
       (.I0(fifo_rd_addr[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1 
       (.I0(fifo_rd_addr[0]),
        .I1(fifo_rd_addr[1]),
        .O(p_0_in__1[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1 
       (.I0(fifo_rd_addr[0]),
        .I1(fifo_rd_addr[1]),
        .I2(fifo_rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1 
       (.I0(fifo_rd_addr[1]),
        .I1(fifo_rd_addr[0]),
        .I2(fifo_rd_addr[2]),
        .I3(fifo_rd_addr[3]),
        .O(p_0_in__1[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rd_addr[4]_i_1 
       (.I0(empty),
        .I1(rd_en),
        .I2(rd_clk_en),
        .O(empty_allow0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_2 
       (.I0(fifo_rd_addr[2]),
        .I1(fifo_rd_addr[0]),
        .I2(fifo_rd_addr[1]),
        .I3(fifo_rd_addr[3]),
        .I4(fifo_rd_addr[4]),
        .O(p_0_in__1[4]));
  FDRE \rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[0]),
        .Q(fifo_rd_addr[0]),
        .R(rd_reset));
  FDRE \rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[1]),
        .Q(fifo_rd_addr[1]),
        .R(rd_reset));
  FDRE \rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[2]),
        .Q(fifo_rd_addr[2]),
        .R(rd_reset));
  FDRE \rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[3]),
        .Q(fifo_rd_addr[3]),
        .R(rd_reset));
  FDRE \rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[4]),
        .Q(fifo_rd_addr[4]),
        .R(rd_reset));
  FDSE \rd_gray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\rd_nextgray_reg_n_0_[0] ),
        .Q(\rd_gray_reg_n_0_[0] ),
        .S(rd_reset));
  FDRE \rd_gray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in54_in),
        .Q(p_3_in56_in),
        .R(rd_reset));
  FDRE \rd_gray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in50_in),
        .Q(p_3_in52_in),
        .R(rd_reset));
  FDRE \rd_gray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in46_in),
        .Q(p_3_in48_in),
        .R(rd_reset));
  FDSE \rd_gray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in42_in),
        .Q(p_3_in44_in),
        .S(rd_reset));
  FDSE \rd_lastgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\rd_gray_reg_n_0_[0] ),
        .Q(rd_lastgray[0]),
        .S(rd_reset));
  FDSE \rd_lastgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in56_in),
        .Q(rd_lastgray[1]),
        .S(rd_reset));
  FDRE \rd_lastgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in52_in),
        .Q(rd_lastgray[2]),
        .R(rd_reset));
  FDRE \rd_lastgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in48_in),
        .Q(rd_lastgray[3]),
        .R(rd_reset));
  FDSE \rd_lastgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in44_in),
        .Q(rd_lastgray[4]),
        .S(rd_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[0]),
        .Q(rd_lastgray_wrclk0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[1]),
        .Q(rd_lastgray_wrclk0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[2]),
        .Q(rd_lastgray_wrclk0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[3]),
        .Q(rd_lastgray_wrclk0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[4]),
        .Q(rd_lastgray_wrclk0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[0]),
        .Q(rd_lastgray_wrclk1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[1]),
        .Q(rd_lastgray_wrclk1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[2]),
        .Q(rd_lastgray_wrclk1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[3]),
        .Q(rd_lastgray_wrclk1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[4]),
        .Q(rd_lastgray_wrclk1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[0]),
        .Q(rd_lastgray_wrclk2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[1]),
        .Q(rd_lastgray_wrclk2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[2]),
        .Q(rd_lastgray_wrclk2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[3]),
        .Q(rd_lastgray_wrclk2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[4]),
        .Q(rd_lastgray_wrclk2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[0]),
        .Q(rd_lastgray_wrclk[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[1]),
        .Q(rd_lastgray_wrclk[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[2]),
        .Q(rd_lastgray_wrclk[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[3]),
        .Q(rd_lastgray_wrclk[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[4]),
        .Q(rd_lastgray_wrclk[4]),
        .R(1'b0));
  FDRE \rd_nextgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray0),
        .Q(\rd_nextgray_reg_n_0_[0] ),
        .R(rd_reset));
  FDRE \rd_nextgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray018_out),
        .Q(p_0_in54_in),
        .R(rd_reset));
  FDRE \rd_nextgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray020_out),
        .Q(p_0_in50_in),
        .R(rd_reset));
  FDRE \rd_nextgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray022_out),
        .Q(p_0_in46_in),
        .R(rd_reset));
  FDSE \rd_nextgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(fifo_rd_addr[4]),
        .Q(p_0_in42_in),
        .S(rd_reset));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[0]_i_1 
       (.I0(fifo_rd_addr[1]),
        .I1(fifo_rd_addr[0]),
        .O(rd_nextgray0));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[1]_i_1 
       (.I0(fifo_rd_addr[2]),
        .I1(fifo_rd_addr[1]),
        .O(rd_nextgray018_out));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[2]_i_1 
       (.I0(fifo_rd_addr[3]),
        .I1(fifo_rd_addr[2]),
        .O(rd_nextgray020_out));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[3]_i_1 
       (.I0(fifo_rd_addr[4]),
        .I1(fifo_rd_addr[3]),
        .O(rd_nextgray022_out));
  FDRE \rd_truegray_reg[0] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray0),
        .Q(rd_truegray[0]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[1] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray018_out),
        .Q(rd_truegray[1]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[2] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray020_out),
        .Q(rd_truegray[2]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[3] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray022_out),
        .Q(rd_truegray[3]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[4] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(fifo_rd_addr[4]),
        .Q(rd_truegray[4]),
        .R(rd_reset));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \status[0]_i_1 
       (.I0(wr_addr_pipe[0]),
        .I1(rag_writesync[2]),
        .I2(rag_writesync[3]),
        .I3(rag_writesync[4]),
        .I4(rag_writesync[0]),
        .I5(rag_writesync[1]),
        .O(\status[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1DD1E22E)) 
    \status[1]_i_1 
       (.I0(rag_writesync[0]),
        .I1(wr_addr_pipe[0]),
        .I2(rag_writesync[1]),
        .I3(\status[2]_i_2_n_0 ),
        .I4(wr_addr_pipe[1]),
        .O(status0[1]));
  LUT6 #(
    .INIT(64'hA8EF10575710EFA8)) 
    \status[2]_i_1 
       (.I0(wr_addr_pipe[1]),
        .I1(wr_addr_pipe[0]),
        .I2(rag_writesync[0]),
        .I3(rag_writesync[1]),
        .I4(\status[2]_i_2_n_0 ),
        .I5(wr_addr_pipe[2]),
        .O(status0[2]));
  LUT3 #(
    .INIT(8'h69)) 
    \status[2]_i_2 
       (.I0(rag_writesync[2]),
        .I1(rag_writesync[3]),
        .I2(rag_writesync[4]),
        .O(\status[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \status[3]_i_1 
       (.I0(\status[4]_i_3_n_0 ),
        .I1(rag_writesync[4]),
        .I2(rag_writesync[3]),
        .I3(wr_addr_pipe[3]),
        .O(status0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \status[4]_i_1 
       (.I0(full),
        .O(fcomp_01));
  LUT5 #(
    .INIT(32'h4DB22BD4)) 
    \status[4]_i_2 
       (.I0(wr_addr_pipe[3]),
        .I1(\status[4]_i_3_n_0 ),
        .I2(rag_writesync[3]),
        .I3(wr_addr_pipe[4]),
        .I4(rag_writesync[4]),
        .O(status0[4]));
  LUT6 #(
    .INIT(64'h010005075F7F1F0F)) 
    \status[4]_i_3 
       (.I0(wr_addr_pipe[1]),
        .I1(wr_addr_pipe[0]),
        .I2(\status[2]_i_2_n_0 ),
        .I3(rag_writesync[0]),
        .I4(rag_writesync[1]),
        .I5(wr_addr_pipe[2]),
        .O(\status[4]_i_3_n_0 ));
  FDRE \status_reg[0] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(\status[0]_i_1_n_0 ),
        .Q(status[0]),
        .R(wr_reset));
  FDRE \status_reg[1] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[1]),
        .Q(status[1]),
        .R(wr_reset));
  FDRE \status_reg[2] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[2]),
        .Q(status[2]),
        .R(wr_reset));
  FDRE \status_reg[3] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[3]),
        .Q(status[3]),
        .R(wr_reset));
  FDRE \status_reg[4] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[4]),
        .Q(status[4]),
        .R(wr_reset));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1 
       (.I0(fifo_wr_addr[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1 
       (.I0(fifo_wr_addr[0]),
        .I1(fifo_wr_addr[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1 
       (.I0(fifo_wr_addr[0]),
        .I1(fifo_wr_addr[1]),
        .I2(fifo_wr_addr[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1 
       (.I0(fifo_wr_addr[1]),
        .I1(fifo_wr_addr[0]),
        .I2(fifo_wr_addr[2]),
        .I3(fifo_wr_addr[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_2 
       (.I0(fifo_wr_addr[2]),
        .I1(fifo_wr_addr[0]),
        .I2(fifo_wr_addr[1]),
        .I3(fifo_wr_addr[3]),
        .I4(fifo_wr_addr[4]),
        .O(p_0_in__0[4]));
  FDRE \wr_addr_pipe0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[0]),
        .Q(wr_addr_pipe0[0]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[1]),
        .Q(wr_addr_pipe0[1]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[2]),
        .Q(wr_addr_pipe0[2]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[3]),
        .Q(wr_addr_pipe0[3]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[4]),
        .Q(wr_addr_pipe0[4]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[0]),
        .Q(wr_addr_pipe1[0]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[1]),
        .Q(wr_addr_pipe1[1]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[2]),
        .Q(wr_addr_pipe1[2]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[3]),
        .Q(wr_addr_pipe1[3]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[4]),
        .Q(wr_addr_pipe1[4]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[0]),
        .Q(wr_addr_pipe[0]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[1]),
        .Q(wr_addr_pipe[1]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[2]),
        .Q(wr_addr_pipe[2]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[3]),
        .Q(wr_addr_pipe[3]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[4]),
        .Q(wr_addr_pipe[4]),
        .R(wr_reset));
  FDRE \wr_addr_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[0]),
        .Q(fifo_wr_addr[0]),
        .R(wr_reset));
  FDRE \wr_addr_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[1]),
        .Q(fifo_wr_addr[1]),
        .R(wr_reset));
  FDRE \wr_addr_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[2]),
        .Q(fifo_wr_addr[2]),
        .R(wr_reset));
  FDRE \wr_addr_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[3]),
        .Q(fifo_wr_addr[3]),
        .R(wr_reset));
  FDRE \wr_addr_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[4]),
        .Q(fifo_wr_addr[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[0]),
        .Q(wr_gray_rdclk0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[1]),
        .Q(wr_gray_rdclk0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[2]),
        .Q(wr_gray_rdclk0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[3]),
        .Q(wr_gray_rdclk0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[4]),
        .Q(wr_gray_rdclk0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[0]),
        .Q(wr_gray_rdclk1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[1]),
        .Q(wr_gray_rdclk1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[2]),
        .Q(wr_gray_rdclk1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[3]),
        .Q(wr_gray_rdclk1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[4]),
        .Q(wr_gray_rdclk1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[0]),
        .Q(wr_gray_rdclk2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[1]),
        .Q(wr_gray_rdclk2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[2]),
        .Q(wr_gray_rdclk2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[3]),
        .Q(wr_gray_rdclk2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[4]),
        .Q(wr_gray_rdclk2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[0]),
        .Q(wr_gray_rdclk[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[1]),
        .Q(wr_gray_rdclk[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[2]),
        .Q(wr_gray_rdclk[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[3]),
        .Q(wr_gray_rdclk[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[4]),
        .Q(wr_gray_rdclk[4]),
        .R(1'b0));
  FDSE \wr_gray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\wr_nextgray_reg_n_0_[0] ),
        .Q(wr_gray[0]),
        .S(wr_reset));
  FDRE \wr_gray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in35_in),
        .Q(wr_gray[1]),
        .R(wr_reset));
  FDRE \wr_gray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in31_in),
        .Q(wr_gray[2]),
        .R(wr_reset));
  FDRE \wr_gray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in27_in),
        .Q(wr_gray[3]),
        .R(wr_reset));
  FDSE \wr_gray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in23_in),
        .Q(wr_gray[4]),
        .S(wr_reset));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[0]_i_1 
       (.I0(fifo_wr_addr[1]),
        .I1(fifo_wr_addr[0]),
        .O(p_4_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[1]_i_1 
       (.I0(fifo_wr_addr[2]),
        .I1(fifo_wr_addr[1]),
        .O(p_4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[2]_i_1 
       (.I0(fifo_wr_addr[3]),
        .I1(fifo_wr_addr[2]),
        .O(p_4_out[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[3]_i_1 
       (.I0(fifo_wr_addr[4]),
        .I1(fifo_wr_addr[3]),
        .O(p_4_out[3]));
  FDRE \wr_nextgray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[0]),
        .Q(\wr_nextgray_reg_n_0_[0] ),
        .R(wr_reset));
  FDRE \wr_nextgray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[1]),
        .Q(p_0_in35_in),
        .R(wr_reset));
  FDRE \wr_nextgray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[2]),
        .Q(p_0_in31_in),
        .R(wr_reset));
  FDRE \wr_nextgray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[3]),
        .Q(p_0_in27_in),
        .R(wr_reset));
  FDSE \wr_nextgray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(fifo_wr_addr[4]),
        .Q(p_0_in23_in),
        .S(wr_reset));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_asynch_fifo" *) (* WIDTH = "74" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_asynch_fifo__parameterized0
   (wr_clk,
    wr_clk_en,
    wr_reset,
    wr_en,
    wr_data,
    rd_clk,
    rd_clk_en,
    rd_reset,
    rd_en,
    full,
    empty,
    rd_data,
    fifo_wr_addr,
    fifo_rd_addr,
    status);
  input wr_clk;
  input wr_clk_en;
  input wr_reset;
  input wr_en;
  input [73:0]wr_data;
  input rd_clk;
  input rd_clk_en;
  input rd_reset;
  input rd_en;
  output full;
  output empty;
  output [73:0]rd_data;
  output [4:0]fifo_wr_addr;
  output [4:0]fifo_rd_addr;
  output [4:0]status;

  wire ecomp_0;
  wire ecomp_1;
  wire ecomp_2;
  wire ecomp_3;
  wire ecomp_4;
  wire empty;
  wire empty_allow0;
  wire empty_int_i_1_n_0;
  wire emptyg;
  wire emuxcyo_0;
  wire emuxcyo_1;
  wire emuxcyo_2;
  wire emuxcyo_3;
  wire fcomp_0;
  wire fcomp_01;
  wire fcomp_1;
  wire fcomp_2;
  wire fcomp_3;
  wire fcomp_4;
  wire [4:0]fifo_rd_addr;
  wire [4:0]fifo_wr_addr;
  wire fmuxcyo_0;
  wire fmuxcyo_1;
  wire fmuxcyo_2;
  wire fmuxcyo_3;
  wire full;
  wire full_int_i_1_n_0;
  wire fullg;
  wire p_0_in23_in;
  wire p_0_in27_in;
  wire p_0_in31_in;
  wire p_0_in35_in;
  wire p_0_in42_in;
  wire p_0_in46_in;
  wire p_0_in50_in;
  wire p_0_in54_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire p_3_in44_in;
  wire p_3_in48_in;
  wire p_3_in52_in;
  wire p_3_in56_in;
  wire [3:0]p_4_out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rag_writesync2;
  wire ram_wr_en;
  wire rd_clk;
  wire rd_clk_en;
  wire [73:0]rd_data;
  wire rd_en;
  wire \rd_gray_reg_n_0_[0] ;
  wire [4:0]rd_lastgray;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]rd_lastgray_wrclk2;
  wire rd_nextgray0;
  wire rd_nextgray018_out;
  wire rd_nextgray020_out;
  wire rd_nextgray022_out;
  wire \rd_nextgray_reg_n_0_[0] ;
  wire rd_reset;
  wire [4:0]rd_truegray;
  wire [4:0]status;
  wire [4:1]status0;
  wire \status[0]_i_1_n_0 ;
  wire \status[2]_i_2_n_0 ;
  wire \status[4]_i_3_n_0 ;
  wire [4:0]wr_addr_pipe;
  wire [4:0]wr_addr_pipe0;
  wire [4:0]wr_addr_pipe1;
  wire wr_clk;
  wire wr_clk_en;
  wire [73:0]wr_data;
  wire wr_en;
  wire [4:0]wr_gray;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]wr_gray_rdclk2;
  wire \wr_nextgray_reg_n_0_[0] ;
  wire wr_reset;
  wire [3:0]NLW_emuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_emuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_S_UNCONNECTED;
  wire [3:0]NLW_fmuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_fmuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_S_UNCONNECTED;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_dp_ram__parameterized0 dp_ram_i
       (.E(ram_wr_en),
        .Q(fifo_rd_addr),
        .empty_int_reg(empty),
        .full_int_reg(full),
        .rd_clk(rd_clk),
        .rd_clk_en(rd_clk_en),
        .rd_data(rd_data),
        .rd_en(rd_en),
        .\wr_addr_reg[4] (fifo_wr_addr),
        .wr_clk(wr_clk),
        .wr_clk_en(wr_clk_en),
        .wr_data(wr_data),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hA8CC)) 
    empty_int_i_1
       (.I0(emptyg),
        .I1(empty),
        .I2(rd_en),
        .I3(rd_clk_en),
        .O(empty_int_i_1_n_0));
  FDSE empty_int_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_int_i_1_n_0),
        .Q(empty),
        .S(rd_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 emuxcy0_CARRY4
       (.CI(1'b0),
        .CO({emuxcyo_3,emuxcyo_2,emuxcyo_1,emuxcyo_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_emuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({ecomp_3,ecomp_2,ecomp_1,ecomp_0}));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy0_i_1
       (.I0(wr_gray_rdclk[0]),
        .I1(\rd_gray_reg_n_0_[0] ),
        .I2(empty),
        .I3(\rd_nextgray_reg_n_0_[0] ),
        .O(ecomp_0));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy1_i_1
       (.I0(wr_gray_rdclk[1]),
        .I1(p_3_in56_in),
        .I2(empty),
        .I3(p_0_in54_in),
        .O(ecomp_1));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy2_i_1
       (.I0(wr_gray_rdclk[2]),
        .I1(p_3_in52_in),
        .I2(empty),
        .I3(p_0_in50_in),
        .O(ecomp_2));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy3_i_1
       (.I0(wr_gray_rdclk[3]),
        .I1(p_3_in48_in),
        .I2(empty),
        .I3(p_0_in46_in),
        .O(ecomp_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 emuxcy4_CARRY4
       (.CI(emuxcyo_3),
        .CO({NLW_emuxcy4_CARRY4_CO_UNCONNECTED[3:1],emptyg}),
        .CYINIT(1'b0),
        .DI({NLW_emuxcy4_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_emuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_emuxcy4_CARRY4_S_UNCONNECTED[3:1],ecomp_4}));
  LUT4 #(
    .INIT(16'h9A95)) 
    emuxcy4_i_1
       (.I0(wr_gray_rdclk[4]),
        .I1(p_3_in44_in),
        .I2(empty),
        .I3(p_0_in42_in),
        .O(ecomp_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 fmuxcy0_CARRY4
       (.CI(1'b0),
        .CO({fmuxcyo_3,fmuxcyo_2,fmuxcyo_1,fmuxcyo_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_fmuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({fcomp_3,fcomp_2,fcomp_1,fcomp_0}));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy0_i_1
       (.I0(rd_lastgray_wrclk[0]),
        .I1(wr_gray[0]),
        .I2(full),
        .I3(\wr_nextgray_reg_n_0_[0] ),
        .O(fcomp_0));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy1_i_1
       (.I0(rd_lastgray_wrclk[1]),
        .I1(wr_gray[1]),
        .I2(full),
        .I3(p_0_in35_in),
        .O(fcomp_1));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy2_i_1
       (.I0(rd_lastgray_wrclk[2]),
        .I1(wr_gray[2]),
        .I2(full),
        .I3(p_0_in31_in),
        .O(fcomp_2));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy3_i_1
       (.I0(rd_lastgray_wrclk[3]),
        .I1(wr_gray[3]),
        .I2(full),
        .I3(p_0_in27_in),
        .O(fcomp_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 fmuxcy4_CARRY4
       (.CI(fmuxcyo_3),
        .CO({NLW_fmuxcy4_CARRY4_CO_UNCONNECTED[3:1],fullg}),
        .CYINIT(1'b0),
        .DI({NLW_fmuxcy4_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_fmuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_fmuxcy4_CARRY4_S_UNCONNECTED[3:1],fcomp_4}));
  LUT4 #(
    .INIT(16'h9A95)) 
    fmuxcy4_i_1
       (.I0(rd_lastgray_wrclk[4]),
        .I1(wr_gray[4]),
        .I2(full),
        .I3(p_0_in23_in),
        .O(fcomp_4));
  LUT4 #(
    .INIT(16'hA8A0)) 
    full_int_i_1
       (.I0(fullg),
        .I1(wr_en),
        .I2(full),
        .I3(wr_clk_en),
        .O(full_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(full_int_i_1_n_0),
        .Q(full),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[0]),
        .Q(rag_writesync0[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[1]),
        .Q(rag_writesync0[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[2]),
        .Q(rag_writesync0[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[3]),
        .Q(rag_writesync0[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[4]),
        .Q(rag_writesync0[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[0]),
        .Q(rag_writesync1[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[1]),
        .Q(rag_writesync1[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[2]),
        .Q(rag_writesync1[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[3]),
        .Q(rag_writesync1[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[4]),
        .Q(rag_writesync1[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[0]),
        .Q(rag_writesync2[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[1]),
        .Q(rag_writesync2[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[2]),
        .Q(rag_writesync2[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[3]),
        .Q(rag_writesync2[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[4]),
        .Q(rag_writesync2[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[0]),
        .Q(rag_writesync[0]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[1]),
        .Q(rag_writesync[1]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[2]),
        .Q(rag_writesync[2]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[3]),
        .Q(rag_writesync[3]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rag_writesync_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[4]),
        .Q(rag_writesync[4]),
        .R(wr_reset));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1 
       (.I0(fifo_rd_addr[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1 
       (.I0(fifo_rd_addr[0]),
        .I1(fifo_rd_addr[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_addr[2]_i_1 
       (.I0(fifo_rd_addr[0]),
        .I1(fifo_rd_addr[1]),
        .I2(fifo_rd_addr[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_addr[3]_i_1 
       (.I0(fifo_rd_addr[1]),
        .I1(fifo_rd_addr[0]),
        .I2(fifo_rd_addr[2]),
        .I3(fifo_rd_addr[3]),
        .O(p_0_in__1[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \rd_addr[4]_i_1 
       (.I0(empty),
        .I1(rd_en),
        .I2(rd_clk_en),
        .O(empty_allow0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_addr[4]_i_2 
       (.I0(fifo_rd_addr[2]),
        .I1(fifo_rd_addr[0]),
        .I2(fifo_rd_addr[1]),
        .I3(fifo_rd_addr[3]),
        .I4(fifo_rd_addr[4]),
        .O(p_0_in__1[4]));
  FDRE \rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[0]),
        .Q(fifo_rd_addr[0]),
        .R(rd_reset));
  FDRE \rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[1]),
        .Q(fifo_rd_addr[1]),
        .R(rd_reset));
  FDRE \rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[2]),
        .Q(fifo_rd_addr[2]),
        .R(rd_reset));
  FDRE \rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[3]),
        .Q(fifo_rd_addr[3]),
        .R(rd_reset));
  FDRE \rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[4]),
        .Q(fifo_rd_addr[4]),
        .R(rd_reset));
  FDSE \rd_gray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\rd_nextgray_reg_n_0_[0] ),
        .Q(\rd_gray_reg_n_0_[0] ),
        .S(rd_reset));
  FDRE \rd_gray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in54_in),
        .Q(p_3_in56_in),
        .R(rd_reset));
  FDRE \rd_gray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in50_in),
        .Q(p_3_in52_in),
        .R(rd_reset));
  FDRE \rd_gray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in46_in),
        .Q(p_3_in48_in),
        .R(rd_reset));
  FDSE \rd_gray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in42_in),
        .Q(p_3_in44_in),
        .S(rd_reset));
  FDSE \rd_lastgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\rd_gray_reg_n_0_[0] ),
        .Q(rd_lastgray[0]),
        .S(rd_reset));
  FDSE \rd_lastgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in56_in),
        .Q(rd_lastgray[1]),
        .S(rd_reset));
  FDRE \rd_lastgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in52_in),
        .Q(rd_lastgray[2]),
        .R(rd_reset));
  FDRE \rd_lastgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in48_in),
        .Q(rd_lastgray[3]),
        .R(rd_reset));
  FDSE \rd_lastgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in44_in),
        .Q(rd_lastgray[4]),
        .S(rd_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[0]),
        .Q(rd_lastgray_wrclk0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[1]),
        .Q(rd_lastgray_wrclk0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[2]),
        .Q(rd_lastgray_wrclk0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[3]),
        .Q(rd_lastgray_wrclk0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[4]),
        .Q(rd_lastgray_wrclk0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[0]),
        .Q(rd_lastgray_wrclk1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[1]),
        .Q(rd_lastgray_wrclk1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[2]),
        .Q(rd_lastgray_wrclk1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[3]),
        .Q(rd_lastgray_wrclk1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[4]),
        .Q(rd_lastgray_wrclk1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[0]),
        .Q(rd_lastgray_wrclk2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[1]),
        .Q(rd_lastgray_wrclk2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[2]),
        .Q(rd_lastgray_wrclk2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[3]),
        .Q(rd_lastgray_wrclk2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[4]),
        .Q(rd_lastgray_wrclk2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[0]),
        .Q(rd_lastgray_wrclk[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[1]),
        .Q(rd_lastgray_wrclk[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[2]),
        .Q(rd_lastgray_wrclk[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[3]),
        .Q(rd_lastgray_wrclk[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rd_lastgray_wrclk_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[4]),
        .Q(rd_lastgray_wrclk[4]),
        .R(1'b0));
  FDRE \rd_nextgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray0),
        .Q(\rd_nextgray_reg_n_0_[0] ),
        .R(rd_reset));
  FDRE \rd_nextgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray018_out),
        .Q(p_0_in54_in),
        .R(rd_reset));
  FDRE \rd_nextgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray020_out),
        .Q(p_0_in50_in),
        .R(rd_reset));
  FDRE \rd_nextgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray022_out),
        .Q(p_0_in46_in),
        .R(rd_reset));
  FDSE \rd_nextgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(fifo_rd_addr[4]),
        .Q(p_0_in42_in),
        .S(rd_reset));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[0]_i_1 
       (.I0(fifo_rd_addr[1]),
        .I1(fifo_rd_addr[0]),
        .O(rd_nextgray0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[1]_i_1 
       (.I0(fifo_rd_addr[2]),
        .I1(fifo_rd_addr[1]),
        .O(rd_nextgray018_out));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[2]_i_1 
       (.I0(fifo_rd_addr[3]),
        .I1(fifo_rd_addr[2]),
        .O(rd_nextgray020_out));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_truegray[3]_i_1 
       (.I0(fifo_rd_addr[4]),
        .I1(fifo_rd_addr[3]),
        .O(rd_nextgray022_out));
  FDRE \rd_truegray_reg[0] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray0),
        .Q(rd_truegray[0]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[1] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray018_out),
        .Q(rd_truegray[1]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[2] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray020_out),
        .Q(rd_truegray[2]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[3] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray022_out),
        .Q(rd_truegray[3]),
        .R(rd_reset));
  FDRE \rd_truegray_reg[4] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(fifo_rd_addr[4]),
        .Q(rd_truegray[4]),
        .R(rd_reset));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \status[0]_i_1 
       (.I0(wr_addr_pipe[0]),
        .I1(rag_writesync[2]),
        .I2(rag_writesync[3]),
        .I3(rag_writesync[4]),
        .I4(rag_writesync[0]),
        .I5(rag_writesync[1]),
        .O(\status[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1DD1E22E)) 
    \status[1]_i_1 
       (.I0(rag_writesync[0]),
        .I1(wr_addr_pipe[0]),
        .I2(rag_writesync[1]),
        .I3(\status[2]_i_2_n_0 ),
        .I4(wr_addr_pipe[1]),
        .O(status0[1]));
  LUT6 #(
    .INIT(64'hA8EF10575710EFA8)) 
    \status[2]_i_1 
       (.I0(wr_addr_pipe[1]),
        .I1(wr_addr_pipe[0]),
        .I2(rag_writesync[0]),
        .I3(rag_writesync[1]),
        .I4(\status[2]_i_2_n_0 ),
        .I5(wr_addr_pipe[2]),
        .O(status0[2]));
  LUT3 #(
    .INIT(8'h69)) 
    \status[2]_i_2 
       (.I0(rag_writesync[2]),
        .I1(rag_writesync[3]),
        .I2(rag_writesync[4]),
        .O(\status[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \status[3]_i_1 
       (.I0(\status[4]_i_3_n_0 ),
        .I1(rag_writesync[4]),
        .I2(rag_writesync[3]),
        .I3(wr_addr_pipe[3]),
        .O(status0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \status[4]_i_1 
       (.I0(full),
        .O(fcomp_01));
  LUT5 #(
    .INIT(32'h4DB22BD4)) 
    \status[4]_i_2 
       (.I0(wr_addr_pipe[3]),
        .I1(\status[4]_i_3_n_0 ),
        .I2(rag_writesync[3]),
        .I3(wr_addr_pipe[4]),
        .I4(rag_writesync[4]),
        .O(status0[4]));
  LUT6 #(
    .INIT(64'h010005075F7F1F0F)) 
    \status[4]_i_3 
       (.I0(wr_addr_pipe[1]),
        .I1(wr_addr_pipe[0]),
        .I2(\status[2]_i_2_n_0 ),
        .I3(rag_writesync[0]),
        .I4(rag_writesync[1]),
        .I5(wr_addr_pipe[2]),
        .O(\status[4]_i_3_n_0 ));
  FDRE \status_reg[0] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(\status[0]_i_1_n_0 ),
        .Q(status[0]),
        .R(wr_reset));
  FDRE \status_reg[1] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[1]),
        .Q(status[1]),
        .R(wr_reset));
  FDRE \status_reg[2] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[2]),
        .Q(status[2]),
        .R(wr_reset));
  FDRE \status_reg[3] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[3]),
        .Q(status[3]),
        .R(wr_reset));
  FDRE \status_reg[4] 
       (.C(wr_clk),
        .CE(fcomp_01),
        .D(status0[4]),
        .Q(status[4]),
        .R(wr_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1 
       (.I0(fifo_wr_addr[0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1 
       (.I0(fifo_wr_addr[0]),
        .I1(fifo_wr_addr[1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \wr_addr[2]_i_1 
       (.I0(fifo_wr_addr[0]),
        .I1(fifo_wr_addr[1]),
        .I2(fifo_wr_addr[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_addr[3]_i_1 
       (.I0(fifo_wr_addr[1]),
        .I1(fifo_wr_addr[0]),
        .I2(fifo_wr_addr[2]),
        .I3(fifo_wr_addr[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_addr[4]_i_2 
       (.I0(fifo_wr_addr[2]),
        .I1(fifo_wr_addr[0]),
        .I2(fifo_wr_addr[1]),
        .I3(fifo_wr_addr[3]),
        .I4(fifo_wr_addr[4]),
        .O(p_0_in__0[4]));
  FDRE \wr_addr_pipe0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[0]),
        .Q(wr_addr_pipe0[0]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[1]),
        .Q(wr_addr_pipe0[1]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[2]),
        .Q(wr_addr_pipe0[2]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[3]),
        .Q(wr_addr_pipe0[3]),
        .R(wr_reset));
  FDRE \wr_addr_pipe0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(fifo_wr_addr[4]),
        .Q(wr_addr_pipe0[4]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[0]),
        .Q(wr_addr_pipe1[0]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[1]),
        .Q(wr_addr_pipe1[1]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[2]),
        .Q(wr_addr_pipe1[2]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[3]),
        .Q(wr_addr_pipe1[3]),
        .R(wr_reset));
  FDRE \wr_addr_pipe1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[4]),
        .Q(wr_addr_pipe1[4]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[0]),
        .Q(wr_addr_pipe[0]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[1]),
        .Q(wr_addr_pipe[1]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[2]),
        .Q(wr_addr_pipe[2]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[3]),
        .Q(wr_addr_pipe[3]),
        .R(wr_reset));
  FDRE \wr_addr_pipe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[4]),
        .Q(wr_addr_pipe[4]),
        .R(wr_reset));
  FDRE \wr_addr_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[0]),
        .Q(fifo_wr_addr[0]),
        .R(wr_reset));
  FDRE \wr_addr_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[1]),
        .Q(fifo_wr_addr[1]),
        .R(wr_reset));
  FDRE \wr_addr_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[2]),
        .Q(fifo_wr_addr[2]),
        .R(wr_reset));
  FDRE \wr_addr_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[3]),
        .Q(fifo_wr_addr[3]),
        .R(wr_reset));
  FDRE \wr_addr_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[4]),
        .Q(fifo_wr_addr[4]),
        .R(wr_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[0]),
        .Q(wr_gray_rdclk0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[1]),
        .Q(wr_gray_rdclk0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[2]),
        .Q(wr_gray_rdclk0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[3]),
        .Q(wr_gray_rdclk0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk0_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[4]),
        .Q(wr_gray_rdclk0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[0]),
        .Q(wr_gray_rdclk1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[1]),
        .Q(wr_gray_rdclk1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[2]),
        .Q(wr_gray_rdclk1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[3]),
        .Q(wr_gray_rdclk1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk1_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[4]),
        .Q(wr_gray_rdclk1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[0]),
        .Q(wr_gray_rdclk2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[1]),
        .Q(wr_gray_rdclk2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[2]),
        .Q(wr_gray_rdclk2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[3]),
        .Q(wr_gray_rdclk2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk2_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[4]),
        .Q(wr_gray_rdclk2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[0]),
        .Q(wr_gray_rdclk[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[1]),
        .Q(wr_gray_rdclk[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[2]),
        .Q(wr_gray_rdclk[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[3]),
        .Q(wr_gray_rdclk[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \wr_gray_rdclk_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[4]),
        .Q(wr_gray_rdclk[4]),
        .R(1'b0));
  FDSE \wr_gray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\wr_nextgray_reg_n_0_[0] ),
        .Q(wr_gray[0]),
        .S(wr_reset));
  FDRE \wr_gray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in35_in),
        .Q(wr_gray[1]),
        .R(wr_reset));
  FDRE \wr_gray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in31_in),
        .Q(wr_gray[2]),
        .R(wr_reset));
  FDRE \wr_gray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in27_in),
        .Q(wr_gray[3]),
        .R(wr_reset));
  FDSE \wr_gray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in23_in),
        .Q(wr_gray[4]),
        .S(wr_reset));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[0]_i_1 
       (.I0(fifo_wr_addr[1]),
        .I1(fifo_wr_addr[0]),
        .O(p_4_out[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[1]_i_1 
       (.I0(fifo_wr_addr[2]),
        .I1(fifo_wr_addr[1]),
        .O(p_4_out[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[2]_i_1 
       (.I0(fifo_wr_addr[3]),
        .I1(fifo_wr_addr[2]),
        .O(p_4_out[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_nextgray[3]_i_1 
       (.I0(fifo_wr_addr[4]),
        .I1(fifo_wr_addr[3]),
        .O(p_4_out[3]));
  FDRE \wr_nextgray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[0]),
        .Q(\wr_nextgray_reg_n_0_[0] ),
        .R(wr_reset));
  FDRE \wr_nextgray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[1]),
        .Q(p_0_in35_in),
        .R(wr_reset));
  FDRE \wr_nextgray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[2]),
        .Q(p_0_in31_in),
        .R(wr_reset));
  FDRE \wr_nextgray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[3]),
        .Q(p_0_in27_in),
        .R(wr_reset));
  FDSE \wr_nextgray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(fifo_wr_addr[4]),
        .Q(p_0_in23_in),
        .S(wr_reset));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_baser_gen" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_baser_gen
   (drp_den,
    drp_daddr,
    cable_pull,
    rx_prbs31_en,
    tx_disable,
    core_status,
    status_vector,
    tx_prbs31_en,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    drp_req,
    drp_dwe,
    core_in_testmode,
    configuration_vector,
    reset,
    coreclk,
    txusrclk2,
    txreset_txusrclk2,
    rxusrclk2,
    rxreset_rxusrclk2,
    signal_detect,
    drp_drpdo,
    dclk,
    drp_drdy,
    drp_gnt,
    dclk_reset,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    D,
    gt_rxc);
  output drp_den;
  output [0:0]drp_daddr;
  output cable_pull;
  output rx_prbs31_en;
  output tx_disable;
  output [0:0]core_status;
  output [41:0]status_vector;
  output tx_prbs31_en;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output drp_req;
  output drp_dwe;
  output core_in_testmode;
  input [147:0]configuration_vector;
  input reset;
  input coreclk;
  input txusrclk2;
  input txreset_txusrclk2;
  input rxusrclk2;
  input rxreset_rxusrclk2;
  input signal_detect;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input drp_gnt;
  input dclk_reset;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [33:0]D;
  input [1:0]gt_rxc;

  wire [33:0]D;
  wire cable_pull;
  wire clear_rx_prbs_err_count;
  wire [147:0]configuration_vector;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [1:0]gt_rxc;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire reset;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire signal_detect;
  wire [41:0]status_vector;
  wire tx_disable;
  wire tx_prbs31_en;
  wire txreset_txusrclk2;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_baser_top \BASER.ten_gig_eth_pcs_pma_inst 
       (.D(D),
        .cable_pull(cable_pull),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .configuration_vector(configuration_vector),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc(gt_rxc),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .reset(reset),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .txreset_txusrclk2(txreset_txusrclk2),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_baser_top" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_baser_top
   (drp_den,
    drp_daddr,
    cable_pull,
    rx_prbs31_en,
    tx_disable,
    core_status,
    status_vector,
    tx_prbs31_en,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    drp_req,
    drp_dwe,
    core_in_testmode,
    configuration_vector,
    reset,
    coreclk,
    txusrclk2,
    txreset_txusrclk2,
    rxusrclk2,
    rxreset_rxusrclk2,
    signal_detect,
    drp_drpdo,
    dclk,
    drp_drdy,
    drp_gnt,
    dclk_reset,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    D,
    gt_rxc);
  output drp_den;
  output [0:0]drp_daddr;
  output cable_pull;
  output rx_prbs31_en;
  output tx_disable;
  output [0:0]core_status;
  output [41:0]status_vector;
  output tx_prbs31_en;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output drp_req;
  output drp_dwe;
  output core_in_testmode;
  input [147:0]configuration_vector;
  input reset;
  input coreclk;
  input txusrclk2;
  input txreset_txusrclk2;
  input rxusrclk2;
  input rxreset_rxusrclk2;
  input signal_detect;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input drp_gnt;
  input dclk_reset;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [33:0]D;
  input [1:0]gt_rxc;

  wire [33:0]D;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ;
  wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_10 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_11 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_12 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_13 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_14 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_15 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_16 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_17 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_18 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_19 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_20 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_21 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_22 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_23 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_24 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_25 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_26 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_27 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_28 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_29 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_30 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_31 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_32 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_33 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_34 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_35 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_36 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_37 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_38 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_7 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_8 ;
  wire \G_7SERIES_TXFIFO.txratefifo_i_n_9 ;
  wire b_lock;
  wire b_lock_mod_i_1_n_0;
  wire ber_count_inc;
  wire cable_pull;
  wire clear_rx_prbs_err_count;
  wire clear_rx_prbs_err_count0;
  wire clear_test_pattern_err_count;
  wire clear_test_pattern_err_count_reg;
  wire clear_test_pattern_error_count;
  wire [147:0]configuration_vector;
  wire core_in_testmode;
  wire core_in_testmode_i_1_n_0;
  wire [0:0]core_status;
  wire coreclk;
  wire coreclk_rxusrclk2_resyncs_i_n_3;
  wire coreclk_rxusrclk2_resyncs_i_n_4;
  wire coreclk_txusrclk2_resyncs_i_n_2;
  wire dclk;
  wire dclk_reset;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  (* RTL_KEEP = "true" *) wire eq_rxusrclk2_en156;
  wire err_block_count_inc;
  wire [1:0]gt_rxc;
  wire gt_slip;
  wire gt_slip_i_1_n_0;
  wire gt_slip_int;
  wire gt_slip_reg__0;
  wire [7:0]gt_txc;
  wire [1:0]gt_txc_mux;
  wire [31:0]gt_txd;
  wire hiber;
  wire \ieee_registers_i/common_reg_block/reg_3_0_15 ;
  wire mcp1_b_lock_i_1_n_0;
  wire mcp1_ber_count_inc_i_1_n_0;
  wire mcp1_ber_test_sh_i_1_n_0;
  wire mcp1_gt_slip_int_reg;
  wire mcp1_hiber_i_1_n_0;
  wire [65:0]mcp1_rx_66_raw;
  wire mcp1_slip_i_1_n_0;
  wire mcp1_test_sh_i_1_n_0;
  wire pcs_ber_count_control_core_int;
  wire pcs_error_block_count_control_core_int;
  wire pcs_reset_clear_core_intr;
  wire pcs_reset_core_reg;
  wire pcs_rx_link_up_core_reg;
  wire pcs_rxreset_int;
  wire pcs_test_pattern_error_count_control_core_int;
  wire pcs_top_i_n_0;
  wire pcs_top_i_n_22;
  wire pcs_top_i_n_23;
  wire pcs_top_i_n_26;
  wire pcs_top_i_n_28;
  wire pcs_top_i_n_29;
  wire pcs_top_i_n_44;
  wire pcs_top_i_n_45;
  wire pcs_top_i_n_46;
  wire pcs_top_i_n_47;
  wire pcs_top_i_n_48;
  wire pcs_top_i_n_49;
  wire pcs_top_i_n_52;
  wire pcs_top_i_n_54;
  wire pcs_top_i_n_59;
  wire pcs_top_i_n_6;
  wire pcs_top_i_n_60;
  wire pcs_top_i_n_61;
  wire pcs_top_i_n_62;
  wire pcs_top_i_n_63;
  wire pcs_top_i_n_64;
  wire pcs_top_i_n_65;
  wire pcs_top_i_n_66;
  wire pcs_top_i_n_67;
  wire pcs_top_i_n_68;
  wire pcs_top_i_n_70;
  wire pcs_top_i_n_72;
  wire pcs_top_i_n_74;
  wire pcs_top_i_n_77;
  wire pcs_top_i_n_78;
  wire pcs_top_i_n_79;
  wire pcs_top_i_n_80;
  wire pcs_top_i_n_81;
  wire pcs_top_i_n_82;
  wire pcs_top_i_n_83;
  wire pcs_top_i_n_84;
  wire pcs_top_i_n_86;
  wire pcs_top_i_n_88;
  wire pma_pmd_status_tx_fault_core_int;
  wire prbs31_rx_enable_core_int;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire prbs31_rx_enable_core_rega;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire prbs31_rx_enable_core_regb;
  wire prbs31_tx_enable_core_reg;
  wire prbs31_tx_enable_core_reg_i_1_n_0;
  wire reset;
  wire resetdone;
  wire [33:0]rx_66_out_reg;
  wire [65:34]rx_66_raw_int;
  wire [33:0]rx_gt;
  wire \rx_pcs_i/b_lock_mod ;
  wire \rx_pcs_i/rx_block_lock_fsm_i/mcp1_b_lock0_out ;
  wire \rx_pcs_i/rx_block_lock_fsm_i/mcp1_state0 ;
  wire \rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord0 ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord1 ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord3 ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord4 ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord5 ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord6 ;
  wire \rx_pcs_i/rx_decoder_i/mcp1_dec_c0 ;
  wire \rx_pcs_i/rx_decoder_i/mcp1_dec_c1 ;
  wire \rx_pcs_i/rx_decoder_i/mcp1_dec_c2 ;
  wire \rx_pcs_i/rx_decoder_i/mcp1_dec_c4 ;
  wire \rx_pcs_i/rx_decoder_i/mcp1_dec_c5 ;
  wire \rx_pcs_i/rx_decoder_i/mcp1_dec_c6 ;
  wire \rx_pcs_i/rx_decoder_i/mcp1_dec_c7 ;
  wire [19:19]\rx_pcs_i/rx_pcs_fsm_i/b_lock_count_reg ;
  wire rx_prbs31_en;
  wire rx_test_mode_int;
  wire rx_test_mode_int_reg;
  wire rx_test_patt_sel_int;
  wire [7:0]rx_xgmii_ctrl_int;
  wire [63:0]rx_xgmii_data_int;
  wire rxdatavalid;
  wire rxheadervalid;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire rxusrclk2_coreclk_resyncs_i_n_1;
  wire rxusrclk2_coreclk_resyncs_i_n_2;
  wire rxusrclk2_coreclk_resyncs_i_n_3;
  wire rxusrclk2_coreclk_resyncs_i_n_4;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire rxusrclk2_en156;
  wire [6:6]sel0;
  wire signal_detect;
  wire signal_detect_sync;
  wire [41:0]status_vector;
  wire synch_5_n_1;
  wire [65:0]tx_66_scr_int;
  wire tx_disable;
  wire tx_prbs31_en;
  wire txreset_txusrclk2;
  wire [5:0]txsequence;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [7:0]xgmii_txc_reg;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [7:0]xgmii_txc_reg2;
  wire [63:0]xgmii_txd;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [63:0]xgmii_txd_reg;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [63:0]xgmii_txd_reg2;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rxratecounter \G_7SERIES_RXRATECOUNTER.rxratecounter_i 
       (.D(\rx_pcs_i/rx_decoder_i/DecodeWord ),
        .DecodeWord0(\rx_pcs_i/rx_decoder_i/DecodeWord0 ),
        .DecodeWord1(\rx_pcs_i/rx_decoder_i/DecodeWord1 ),
        .DecodeWord3(\rx_pcs_i/rx_decoder_i/DecodeWord3 ),
        .DecodeWord5(\rx_pcs_i/rx_decoder_i/DecodeWord5 ),
        .DecodeWord6(\rx_pcs_i/rx_decoder_i/DecodeWord6 ),
        .E(rxusrclk2_en156),
        .Q(rx_gt),
        .SR(\rx_pcs_i/rx_decoder_i/mcp1_dec_c0 ),
        .\mcp1_dec_c0_reg[7] (\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5 ),
        .\mcp1_dec_c1_reg[7] (\rx_pcs_i/rx_decoder_i/mcp1_dec_c1 ),
        .\mcp1_dec_c2_reg[7] (\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ),
        .\mcp1_dec_c2_reg[7]_0 (\rx_pcs_i/rx_decoder_i/mcp1_dec_c2 ),
        .\mcp1_dec_c4_reg[7] (\rx_pcs_i/rx_decoder_i/mcp1_dec_c4 ),
        .\mcp1_dec_c5_reg[7] (\rx_pcs_i/rx_decoder_i/mcp1_dec_c5 ),
        .\mcp1_dec_c6_reg[7] (\rx_pcs_i/rx_decoder_i/mcp1_dec_c6 ),
        .\mcp1_dec_c7_reg[7] (\rx_pcs_i/rx_decoder_i/mcp1_dec_c7 ),
        .\mcp1_r_type_next_reg_reg[2] (\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13 ),
        .\mcp1_rx_66_enc_reg_reg[22] ({\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 }),
        .\mcp1_rx_66_enc_reg_reg[65] ({\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8 }),
        .\mcp1_rx_66_raw_reg[65] (\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .\mcp1_rx_66_raw_reg[65]_0 ({rx_66_raw_int,rx_66_out_reg}),
        .\mcp1_rx_ebuff_data_reg[0] ({\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4 }),
        .out(eq_rxusrclk2_en156),
        .\rx_66_enc_reg_reg[46] (\rx_pcs_i/rx_decoder_i/DecodeWord4 ),
        .rxdatavalid(rxdatavalid),
        .rxheadervalid(rxheadervalid),
        .rxreset_5_reg(pcs_top_i_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_txratefifo \G_7SERIES_TXFIFO.txratefifo_i 
       (.D({\G_7SERIES_TXFIFO.txratefifo_i_n_8 ,\G_7SERIES_TXFIFO.txratefifo_i_n_9 ,\G_7SERIES_TXFIFO.txratefifo_i_n_10 ,\G_7SERIES_TXFIFO.txratefifo_i_n_11 ,\G_7SERIES_TXFIFO.txratefifo_i_n_12 ,\G_7SERIES_TXFIFO.txratefifo_i_n_13 ,\G_7SERIES_TXFIFO.txratefifo_i_n_14 ,\G_7SERIES_TXFIFO.txratefifo_i_n_15 ,\G_7SERIES_TXFIFO.txratefifo_i_n_16 ,\G_7SERIES_TXFIFO.txratefifo_i_n_17 ,\G_7SERIES_TXFIFO.txratefifo_i_n_18 ,\G_7SERIES_TXFIFO.txratefifo_i_n_19 ,\G_7SERIES_TXFIFO.txratefifo_i_n_20 ,\G_7SERIES_TXFIFO.txratefifo_i_n_21 ,\G_7SERIES_TXFIFO.txratefifo_i_n_22 ,\G_7SERIES_TXFIFO.txratefifo_i_n_23 }),
        .Q(txsequence),
        .coreclk(coreclk),
        .full(pma_pmd_status_tx_fault_core_int),
        .\gt_txc_reg[1] (gt_txc_mux),
        .\gt_txd_reg[0] (\G_7SERIES_TXFIFO.txratefifo_i_n_7 ),
        .\gt_txd_reg[10] (\G_7SERIES_TXFIFO.txratefifo_i_n_28 ),
        .\gt_txd_reg[12] (\G_7SERIES_TXFIFO.txratefifo_i_n_29 ),
        .\gt_txd_reg[14] (\G_7SERIES_TXFIFO.txratefifo_i_n_30 ),
        .\gt_txd_reg[16] (\G_7SERIES_TXFIFO.txratefifo_i_n_31 ),
        .\gt_txd_reg[18] (\G_7SERIES_TXFIFO.txratefifo_i_n_32 ),
        .\gt_txd_reg[20] (\G_7SERIES_TXFIFO.txratefifo_i_n_33 ),
        .\gt_txd_reg[22] (\G_7SERIES_TXFIFO.txratefifo_i_n_34 ),
        .\gt_txd_reg[24] (\G_7SERIES_TXFIFO.txratefifo_i_n_35 ),
        .\gt_txd_reg[26] (\G_7SERIES_TXFIFO.txratefifo_i_n_36 ),
        .\gt_txd_reg[28] (\G_7SERIES_TXFIFO.txratefifo_i_n_37 ),
        .\gt_txd_reg[2] (\G_7SERIES_TXFIFO.txratefifo_i_n_24 ),
        .\gt_txd_reg[30] (\G_7SERIES_TXFIFO.txratefifo_i_n_38 ),
        .\gt_txd_reg[4] (\G_7SERIES_TXFIFO.txratefifo_i_n_25 ),
        .\gt_txd_reg[6] (\G_7SERIES_TXFIFO.txratefifo_i_n_26 ),
        .\gt_txd_reg[8] (\G_7SERIES_TXFIFO.txratefifo_i_n_27 ),
        .reset(reset),
        .sel0(sel0),
        .txreset_txusrclk2(txreset_txusrclk2),
        .txusrclk2(txusrclk2),
        .wr_data({tx_66_scr_int[65:55],pcs_top_i_n_22,pcs_top_i_n_23,tx_66_scr_int[52:51],pcs_top_i_n_26,tx_66_scr_int[49],pcs_top_i_n_28,pcs_top_i_n_29,tx_66_scr_int[46:33],pcs_top_i_n_44,pcs_top_i_n_45,pcs_top_i_n_46,pcs_top_i_n_47,pcs_top_i_n_48,pcs_top_i_n_49,tx_66_scr_int[26:25],pcs_top_i_n_52,tx_66_scr_int[23],pcs_top_i_n_54,tx_66_scr_int[21:18],pcs_top_i_n_59,pcs_top_i_n_60,pcs_top_i_n_61,pcs_top_i_n_62,pcs_top_i_n_63,pcs_top_i_n_64,pcs_top_i_n_65,pcs_top_i_n_66,pcs_top_i_n_67,pcs_top_i_n_68,tx_66_scr_int[7],pcs_top_i_n_70,tx_66_scr_int[5],pcs_top_i_n_72,tx_66_scr_int[3],pcs_top_i_n_74,tx_66_scr_int[1:0]}));
  LUT4 #(
    .INIT(16'hAEAA)) 
    b_lock_mod_i_1
       (.I0(pcs_top_i_n_77),
        .I1(\rx_pcs_i/b_lock_mod ),
        .I2(\rx_pcs_i/rx_pcs_fsm_i/b_lock_count_reg ),
        .I3(b_lock),
        .O(b_lock_mod_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clear_rx_prbs_err_count_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(clear_rx_prbs_err_count0),
        .Q(clear_rx_prbs_err_count),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    clear_test_pattern_err_count_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(clear_test_pattern_err_count),
        .Q(clear_test_pattern_err_count_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    core_in_testmode_i_1
       (.I0(prbs31_rx_enable_core_regb),
        .I1(configuration_vector[122]),
        .I2(configuration_vector[2]),
        .O(core_in_testmode_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    core_in_testmode_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(core_in_testmode_i_1_n_0),
        .Q(core_in_testmode),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer coreclk_rxusrclk2_resets_resyncs_i
       (.in0(pcs_reset_core_reg),
        .pcs_rxreset_int(pcs_rxreset_int),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs_en coreclk_rxusrclk2_resyncs2_i
       (.E(rxusrclk2_en156),
        .d(clear_test_pattern_err_count_reg),
        .q(clear_test_pattern_error_count),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en__parameterized0 coreclk_rxusrclk2_resyncs_i
       (.E(rxusrclk2_en156),
        .b_lock(b_lock),
        .clear_rx_prbs_err_count0(clear_rx_prbs_err_count0),
        .configuration_vector(configuration_vector[122:120]),
        .mcp1_err_block_count_inc_out_reg(coreclk_rxusrclk2_resyncs_i_n_4),
        .out(prbs31_rx_enable_core_rega),
        .\outreg_reg[3]_0 ({rx_prbs31_en,rx_test_mode_int,rx_test_patt_sel_int,coreclk_rxusrclk2_resyncs_i_n_3}),
        .pcs_rxreset_int(pcs_rxreset_int),
        .q(clear_test_pattern_error_count),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__1({\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4 }));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs__parameterized0 coreclk_txusrclk2_resyncs_i
       (.D(txsequence[5]),
        .configuration_vector(configuration_vector[2]),
        .\gt_txd_reg[0] (coreclk_txusrclk2_resyncs_i_n_2),
        .in0(prbs31_tx_enable_core_reg),
        .sel0(sel0),
        .tx_prbs31_en(tx_prbs31_en),
        .txusrclk2(txusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer_wrapper \ebuff_gen.rx_elastic_buffer_i 
       (.Q(rx_xgmii_data_int),
        .configuration_vector(configuration_vector[2]),
        .coreclk(coreclk),
        .\mcp1_rx_ebuff_ctrl_reg[7] (rx_xgmii_ctrl_int),
        .out(eq_rxusrclk2_en156),
        .reset(reset),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .\xgmii_txc_reg2_reg[7] (xgmii_txc_reg2),
        .\xgmii_txd_reg2_reg[63] (xgmii_txd_reg2));
  LUT2 #(
    .INIT(4'h2)) 
    gt_slip_i_1
       (.I0(mcp1_gt_slip_int_reg),
        .I1(gt_slip_reg__0),
        .O(gt_slip_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gt_slip_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_slip_i_1_n_0),
        .Q(gt_slip),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gt_slip_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_gt_slip_int_reg),
        .Q(gt_slip_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txc_mux[0]),
        .Q(gt_txc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txc_mux[1]),
        .Q(gt_txc[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[0]),
        .Q(gt_txc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[1]),
        .Q(gt_txc[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[2]),
        .Q(gt_txc[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[5] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[3]),
        .Q(gt_txc[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[6] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[4]),
        .Q(gt_txc[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txc_reg[7] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[5]),
        .Q(gt_txc[7]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_7 ),
        .Q(gt_txd[0]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[10] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_28 ),
        .Q(gt_txd[10]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[11] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_18 ),
        .Q(gt_txd[11]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[12] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_29 ),
        .Q(gt_txd[12]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[13] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_17 ),
        .Q(gt_txd[13]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[14] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_30 ),
        .Q(gt_txd[14]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[15] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_16 ),
        .Q(gt_txd[15]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[16] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_31 ),
        .Q(gt_txd[16]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[17] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_15 ),
        .Q(gt_txd[17]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[18] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_32 ),
        .Q(gt_txd[18]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[19] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_14 ),
        .Q(gt_txd[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_23 ),
        .Q(gt_txd[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[20] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_33 ),
        .Q(gt_txd[20]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[21] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_13 ),
        .Q(gt_txd[21]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[22] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_34 ),
        .Q(gt_txd[22]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[23] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_12 ),
        .Q(gt_txd[23]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[24] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_35 ),
        .Q(gt_txd[24]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[25] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_11 ),
        .Q(gt_txd[25]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[26] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_36 ),
        .Q(gt_txd[26]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[27] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_10 ),
        .Q(gt_txd[27]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[28] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_37 ),
        .Q(gt_txd[28]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[29] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_9 ),
        .Q(gt_txd[29]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_24 ),
        .Q(gt_txd[2]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[30] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_38 ),
        .Q(gt_txd[30]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[31] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_8 ),
        .Q(gt_txd[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_22 ),
        .Q(gt_txd[3]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_25 ),
        .Q(gt_txd[4]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[5] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_21 ),
        .Q(gt_txd[5]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[6] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_26 ),
        .Q(gt_txd[6]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[7] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_20 ),
        .Q(gt_txd[7]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \gt_txd_reg[8] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_27 ),
        .Q(gt_txd[8]),
        .S(coreclk_txusrclk2_resyncs_i_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gt_txd_reg[9] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(\G_7SERIES_TXFIFO.txratefifo_i_n_19 ),
        .Q(gt_txd[9]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_management_top management_inst
       (.clear_test_pattern_err_count(clear_test_pattern_err_count),
        .configuration_vector({configuration_vector[147:142],configuration_vector[125],configuration_vector[122],configuration_vector[3],configuration_vector[0]}),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .full(pma_pmd_status_tx_fault_core_int),
        .pcs_ber_count_control_core_int(pcs_ber_count_control_core_int),
        .pcs_error_block_count_control_core_int(pcs_error_block_count_control_core_int),
        .pcs_reset_clear_core_intr(pcs_reset_clear_core_intr),
        .pcs_test_pattern_error_count_control_core_int(pcs_test_pattern_error_count_control_core_int),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .q_reg(synch_5_n_1),
        .q_reg_0(rxusrclk2_coreclk_resyncs_i_n_4),
        .q_reg_1(rxusrclk2_coreclk_resyncs_i_n_3),
        .q_reg_2(rxusrclk2_coreclk_resyncs_i_n_2),
        .q_reg_3(rxusrclk2_coreclk_resyncs_i_n_1),
        .reg_3_0_15(\ieee_registers_i/common_reg_block/reg_3_0_15 ),
        .reset(reset),
        .resetdone(resetdone),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector[41:1]),
        .status_vector_15_sp_1(status_vector[0]));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    mcp1_b_lock_i_1
       (.I0(\rx_pcs_i/b_lock_mod ),
        .I1(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_b_lock0_out ),
        .I2(pcs_top_i_n_86),
        .I3(pcs_top_i_n_88),
        .I4(pcs_top_i_n_78),
        .I5(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_state0 ),
        .O(mcp1_b_lock_i_1_n_0));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    mcp1_ber_count_inc_i_1
       (.I0(pcs_top_i_n_81),
        .I1(pcs_top_i_n_83),
        .I2(pcs_top_i_n_82),
        .I3(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ),
        .I4(ber_count_inc),
        .O(mcp1_ber_count_inc_i_1_n_0));
  LUT5 #(
    .INIT(32'h5EFF5E00)) 
    mcp1_ber_test_sh_i_1
       (.I0(pcs_top_i_n_82),
        .I1(pcs_top_i_n_83),
        .I2(pcs_top_i_n_81),
        .I3(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ),
        .I4(pcs_top_i_n_6),
        .O(mcp1_ber_test_sh_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    mcp1_gt_slip_int_reg_reg
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5 ),
        .D(gt_slip_int),
        .Q(mcp1_gt_slip_int_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF7D0020)) 
    mcp1_hiber_i_1
       (.I0(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ),
        .I1(pcs_top_i_n_83),
        .I2(pcs_top_i_n_81),
        .I3(pcs_top_i_n_82),
        .I4(hiber),
        .O(mcp1_hiber_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[0] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[0]),
        .Q(mcp1_rx_66_raw[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[10] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[10]),
        .Q(mcp1_rx_66_raw[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[11] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[11]),
        .Q(mcp1_rx_66_raw[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[12] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[12]),
        .Q(mcp1_rx_66_raw[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[13] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[13]),
        .Q(mcp1_rx_66_raw[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[14] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[14]),
        .Q(mcp1_rx_66_raw[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[15] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[15]),
        .Q(mcp1_rx_66_raw[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[16] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[16]),
        .Q(mcp1_rx_66_raw[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[17] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[17]),
        .Q(mcp1_rx_66_raw[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[18] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[18]),
        .Q(mcp1_rx_66_raw[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[19] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[19]),
        .Q(mcp1_rx_66_raw[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[1] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[1]),
        .Q(mcp1_rx_66_raw[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[20] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[20]),
        .Q(mcp1_rx_66_raw[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[21] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[21]),
        .Q(mcp1_rx_66_raw[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[22] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[22]),
        .Q(mcp1_rx_66_raw[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[23] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[23]),
        .Q(mcp1_rx_66_raw[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[24] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[24]),
        .Q(mcp1_rx_66_raw[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[25] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[25]),
        .Q(mcp1_rx_66_raw[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[26] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[26]),
        .Q(mcp1_rx_66_raw[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[27] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[27]),
        .Q(mcp1_rx_66_raw[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[28] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[28]),
        .Q(mcp1_rx_66_raw[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[29] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[29]),
        .Q(mcp1_rx_66_raw[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[2] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[2]),
        .Q(mcp1_rx_66_raw[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[30] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[30]),
        .Q(mcp1_rx_66_raw[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[31] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[31]),
        .Q(mcp1_rx_66_raw[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[32] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[32]),
        .Q(mcp1_rx_66_raw[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[33] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_out_reg[33]),
        .Q(mcp1_rx_66_raw[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[34] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[34]),
        .Q(mcp1_rx_66_raw[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[35] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[35]),
        .Q(mcp1_rx_66_raw[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[36] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[36]),
        .Q(mcp1_rx_66_raw[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[37] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[37]),
        .Q(mcp1_rx_66_raw[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[38] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[38]),
        .Q(mcp1_rx_66_raw[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[39] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[39]),
        .Q(mcp1_rx_66_raw[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[3] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[3]),
        .Q(mcp1_rx_66_raw[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[40] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[40]),
        .Q(mcp1_rx_66_raw[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[41] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[41]),
        .Q(mcp1_rx_66_raw[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[42] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[42]),
        .Q(mcp1_rx_66_raw[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[43] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[43]),
        .Q(mcp1_rx_66_raw[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[44] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[44]),
        .Q(mcp1_rx_66_raw[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[45] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[45]),
        .Q(mcp1_rx_66_raw[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[46] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[46]),
        .Q(mcp1_rx_66_raw[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[47] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[47]),
        .Q(mcp1_rx_66_raw[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[48] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[48]),
        .Q(mcp1_rx_66_raw[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[49] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[49]),
        .Q(mcp1_rx_66_raw[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[4] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[4]),
        .Q(mcp1_rx_66_raw[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[50] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[50]),
        .Q(mcp1_rx_66_raw[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[51] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[51]),
        .Q(mcp1_rx_66_raw[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[52] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[52]),
        .Q(mcp1_rx_66_raw[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[53] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[53]),
        .Q(mcp1_rx_66_raw[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[54] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[54]),
        .Q(mcp1_rx_66_raw[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[55] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[55]),
        .Q(mcp1_rx_66_raw[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[56] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[56]),
        .Q(mcp1_rx_66_raw[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[57] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[57]),
        .Q(mcp1_rx_66_raw[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[58] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[58]),
        .Q(mcp1_rx_66_raw[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[59] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[59]),
        .Q(mcp1_rx_66_raw[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[5] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[5]),
        .Q(mcp1_rx_66_raw[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[60] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[60]),
        .Q(mcp1_rx_66_raw[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[61] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[61]),
        .Q(mcp1_rx_66_raw[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[62] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[62]),
        .Q(mcp1_rx_66_raw[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[63] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[63]),
        .Q(mcp1_rx_66_raw[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[64] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[64]),
        .Q(mcp1_rx_66_raw[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[65] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11 ),
        .D(rx_66_raw_int[65]),
        .Q(mcp1_rx_66_raw[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[6] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[6]),
        .Q(mcp1_rx_66_raw[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[7] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[7]),
        .Q(mcp1_rx_66_raw[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[8] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[8]),
        .Q(mcp1_rx_66_raw[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_66_raw_reg[9] 
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 ),
        .D(rx_66_out_reg[9]),
        .Q(mcp1_rx_66_raw[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    mcp1_slip_i_1
       (.I0(pcs_top_i_n_80),
        .I1(pcs_top_i_n_79),
        .I2(pcs_top_i_n_86),
        .I3(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ),
        .I4(gt_slip_int),
        .O(mcp1_slip_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    mcp1_test_sh_i_1
       (.I0(pcs_top_i_n_79),
        .I1(pcs_top_i_n_86),
        .I2(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ),
        .I3(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh ),
        .O(mcp1_test_sh_i_1_n_0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync norm_err_block_counter_i
       (.coreclk(coreclk),
        .err_block_count_inc(err_block_count_inc),
        .pcs_error_block_count_control_core_int(pcs_error_block_count_control_core_int),
        .rx_test_mode_int_reg(rx_test_mode_int_reg),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__9(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync_23 pcs_ber_counter_i
       (.ber_count_inc(ber_count_inc),
        .coreclk(coreclk),
        .pcs_ber_count_control_core_int(pcs_ber_count_control_core_int),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__9(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    pcs_reset_core_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(status_vector[4]),
        .Q(pcs_reset_core_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pcs_rx_link_up_core_reg_reg
       (.C(rxusrclk2),
        .CE(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5 ),
        .D(pcs_top_i_n_84),
        .Q(pcs_rx_link_up_core_reg),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pcs_top pcs_top_i
       (.D(xgmii_txc_reg),
        .E(rxusrclk2_en156),
        .\FSM_sequential_mcp1_state_reg[1] (mcp1_ber_test_sh_i_1_n_0),
        .\FSM_sequential_mcp1_state_reg[2] ({pcs_top_i_n_81,pcs_top_i_n_82,pcs_top_i_n_83}),
        .\FSM_sequential_mcp1_state_reg[2]_0 (mcp1_ber_count_inc_i_1_n_0),
        .Q(mcp1_rx_66_raw),
        .SR(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_state0 ),
        .b_lock(b_lock),
        .\b_lock_count_reg[19] (\rx_pcs_i/rx_pcs_fsm_i/b_lock_count_reg ),
        .b_lock_mod(\rx_pcs_i/b_lock_mod ),
        .b_lock_mod_reg(pcs_top_i_n_77),
        .ber_count_inc(ber_count_inc),
        .cable_pull(cable_pull),
        .configuration_vector({configuration_vector[141:126],configuration_vector[123],configuration_vector[121:4]}),
        .coreclk(coreclk),
        .err_block_count_inc(err_block_count_inc),
        .gt_slip_int(gt_slip_int),
        .hiber(hiber),
        .mcp1_b_lock0_out(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_b_lock0_out ),
        .mcp1_b_lock_reg(pcs_top_i_n_88),
        .mcp1_b_lock_reg_0(mcp1_b_lock_i_1_n_0),
        .mcp1_b_lock_reg_1(b_lock_mod_i_1_n_0),
        .mcp1_ber_test_sh_reg(pcs_top_i_n_6),
        .\mcp1_ctrl_pipe_reg[7] (rx_xgmii_ctrl_int),
        .\mcp1_data_pipe_reg[63] (rx_xgmii_data_int),
        .\mcp1_dec_c0_reg[2] (\rx_pcs_i/rx_decoder_i/DecodeWord ),
        .\mcp1_dec_c1_reg[2] (\rx_pcs_i/rx_decoder_i/DecodeWord0 ),
        .\mcp1_dec_c2_reg[2] (\rx_pcs_i/rx_decoder_i/DecodeWord1 ),
        .\mcp1_dec_c4_reg[2] (\rx_pcs_i/rx_decoder_i/DecodeWord3 ),
        .\mcp1_dec_c5_reg[2] (\rx_pcs_i/rx_decoder_i/DecodeWord4 ),
        .\mcp1_dec_c6_reg[2] (\rx_pcs_i/rx_decoder_i/DecodeWord5 ),
        .\mcp1_dec_c7_reg[2] (\rx_pcs_i/rx_decoder_i/DecodeWord6 ),
        .\mcp1_sh_cnt_reg[0] (pcs_top_i_n_78),
        .\mcp1_sh_cnt_reg[0]_0 (pcs_top_i_n_80),
        .\mcp1_state_reg[1] (pcs_top_i_n_79),
        .\mcp1_state_reg[1]_0 (pcs_top_i_n_86),
        .\mcp1_state_reg[1]_1 (mcp1_test_sh_i_1_n_0),
        .\mcp1_state_reg[1]_2 (mcp1_slip_i_1_n_0),
        .mcp1_test_sh(\rx_pcs_i/rx_block_lock_fsm_i/mcp1_test_sh ),
        .out(pcs_top_i_n_0),
        .\outreg_reg[2] ({rx_test_mode_int,rx_test_patt_sel_int,coreclk_rxusrclk2_resyncs_i_n_3}),
        .\outreg_reg[2]_0 (coreclk_rxusrclk2_resyncs_i_n_4),
        .pcs_rx_link_up_core_reg_reg(pcs_top_i_n_84),
        .pcs_rxreset_int(pcs_rxreset_int),
        .reg_3_0_15(\ieee_registers_i/common_reg_block/reg_3_0_15 ),
        .reset(reset),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__0(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5 ),
        .rxusrclk2_en156_reg_rep__2({\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4 }),
        .rxusrclk2_en156_reg_rep__5({\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8 }),
        .rxusrclk2_en156_reg_rep__6({\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9 ,\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10 }),
        .rxusrclk2_en156_reg_rep__9(mcp1_hiber_i_1_n_0),
        .rxusrclk2_en156_reg_rep__9_0(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ),
        .rxusrclk2_en156_reg_rep__9_1(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13 ),
        .rxusrclk2_en156_reg_rep__9_2(\rx_pcs_i/rx_decoder_i/mcp1_dec_c0 ),
        .rxusrclk2_en156_reg_rep__9_3(\rx_pcs_i/rx_decoder_i/mcp1_dec_c1 ),
        .rxusrclk2_en156_reg_rep__9_4(\rx_pcs_i/rx_decoder_i/mcp1_dec_c2 ),
        .rxusrclk2_en156_reg_rep__9_5(\rx_pcs_i/rx_decoder_i/mcp1_dec_c4 ),
        .rxusrclk2_en156_reg_rep__9_6(\rx_pcs_i/rx_decoder_i/mcp1_dec_c5 ),
        .rxusrclk2_en156_reg_rep__9_7(\rx_pcs_i/rx_decoder_i/mcp1_dec_c6 ),
        .rxusrclk2_en156_reg_rep__9_8(\rx_pcs_i/rx_decoder_i/mcp1_dec_c7 ),
        .signal_detect(signal_detect),
        .wr_data({tx_66_scr_int[65:55],pcs_top_i_n_22,pcs_top_i_n_23,tx_66_scr_int[52:51],pcs_top_i_n_26,tx_66_scr_int[49],pcs_top_i_n_28,pcs_top_i_n_29,tx_66_scr_int[46:33],pcs_top_i_n_44,pcs_top_i_n_45,pcs_top_i_n_46,pcs_top_i_n_47,pcs_top_i_n_48,pcs_top_i_n_49,tx_66_scr_int[26:25],pcs_top_i_n_52,tx_66_scr_int[23],pcs_top_i_n_54,tx_66_scr_int[21:18],pcs_top_i_n_59,pcs_top_i_n_60,pcs_top_i_n_61,pcs_top_i_n_62,pcs_top_i_n_63,pcs_top_i_n_64,pcs_top_i_n_65,pcs_top_i_n_66,pcs_top_i_n_67,pcs_top_i_n_68,tx_66_scr_int[7],pcs_top_i_n_70,tx_66_scr_int[5],pcs_top_i_n_72,tx_66_scr_int[3],pcs_top_i_n_74,tx_66_scr_int[1:0]}),
        .\xgmii_txd_reg_reg[63] (xgmii_txd_reg));
  FDRE #(
    .INIT(1'b0)) 
    pma_pmd_reset_clear_core_intr_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(resetdone),
        .Q(pcs_reset_clear_core_intr),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    prbs31_rx_enable_core_rega_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(prbs31_rx_enable_core_int),
        .Q(prbs31_rx_enable_core_rega),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    prbs31_rx_enable_core_regb_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(prbs31_rx_enable_core_int),
        .Q(prbs31_rx_enable_core_regb),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    prbs31_tx_enable_core_reg_i_1
       (.I0(configuration_vector[124]),
        .I1(configuration_vector[123]),
        .O(prbs31_tx_enable_core_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prbs31_tx_enable_core_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(prbs31_tx_enable_core_reg_i_1_n_0),
        .Q(prbs31_tx_enable_core_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[0]),
        .Q(rx_gt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[10]),
        .Q(rx_gt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[11]),
        .Q(rx_gt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[12]),
        .Q(rx_gt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[13]),
        .Q(rx_gt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[14]),
        .Q(rx_gt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[15]),
        .Q(rx_gt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[16]),
        .Q(rx_gt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[17]),
        .Q(rx_gt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[18]),
        .Q(rx_gt[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[19]),
        .Q(rx_gt[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[1]),
        .Q(rx_gt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[20]),
        .Q(rx_gt[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[21]),
        .Q(rx_gt[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[22]),
        .Q(rx_gt[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[23]),
        .Q(rx_gt[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[24]),
        .Q(rx_gt[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[25]),
        .Q(rx_gt[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[26]),
        .Q(rx_gt[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[27]),
        .Q(rx_gt[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[28]),
        .Q(rx_gt[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[29]),
        .Q(rx_gt[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[2]),
        .Q(rx_gt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[30]),
        .Q(rx_gt[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[31]),
        .Q(rx_gt[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[32] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[32]),
        .Q(rx_gt[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[33] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[33]),
        .Q(rx_gt[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[3]),
        .Q(rx_gt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[4]),
        .Q(rx_gt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[5]),
        .Q(rx_gt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[6]),
        .Q(rx_gt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[7]),
        .Q(rx_gt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[8]),
        .Q(rx_gt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rx_gt_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D[9]),
        .Q(rx_gt[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rx_test_mode_int_reg_reg
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156),
        .D(rx_test_mode_int),
        .Q(rx_test_mode_int_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxdatavalid_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxc[0]),
        .Q(rxdatavalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxheadervalid_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxc[1]),
        .Q(rxheadervalid),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs rxusrclk2_coreclk_resyncs_i
       (.b_lock(b_lock),
        .core_status(core_status),
        .coreclk(coreclk),
        .hiber(hiber),
        .in0(pcs_rx_link_up_core_reg),
        .\q_reg[0] (rxusrclk2_coreclk_resyncs_i_n_1),
        .\q_reg[0]_0 (rxusrclk2_coreclk_resyncs_i_n_2),
        .\q_reg[0]_1 (rxusrclk2_coreclk_resyncs_i_n_3),
        .\q_reg[0]_2 (rxusrclk2_coreclk_resyncs_i_n_4),
        .reg_3_0_15(\ieee_registers_i/common_reg_block/reg_3_0_15 ),
        .reset(reset));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_24 synch_4
       (.configuration_vector(configuration_vector[1]),
        .tx_disable(tx_disable),
        .txusrclk2(txusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_25 synch_5
       (.coreclk(coreclk),
        .\q_reg[0] (synch_5_n_1),
        .reset(reset),
        .signal_detect(signal_detect),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector[0]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync_26 test_err_block_counter_i
       (.coreclk(coreclk),
        .err_block_count_inc(err_block_count_inc),
        .\outreg_reg[3] (rx_prbs31_en),
        .pcs_test_pattern_error_count_control_core_int(pcs_test_pattern_error_count_control_core_int),
        .rx_test_mode_int_reg(rx_test_mode_int_reg),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__9(\G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[0]),
        .Q(xgmii_txc_reg2[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[1]),
        .Q(xgmii_txc_reg2[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[2]),
        .Q(xgmii_txc_reg2[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[3]),
        .Q(xgmii_txc_reg2[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[4]),
        .Q(xgmii_txc_reg2[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[5]),
        .Q(xgmii_txc_reg2[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[6]),
        .Q(xgmii_txc_reg2[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg2_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[7]),
        .Q(xgmii_txc_reg2[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[0]),
        .Q(xgmii_txc_reg[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[1]),
        .Q(xgmii_txc_reg[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[2]),
        .Q(xgmii_txc_reg[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[3]),
        .Q(xgmii_txc_reg[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[4]),
        .Q(xgmii_txc_reg[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[5]),
        .Q(xgmii_txc_reg[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[6]),
        .Q(xgmii_txc_reg[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txc_reg_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txc[7]),
        .Q(xgmii_txc_reg[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[0]),
        .Q(xgmii_txd_reg2[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[10]),
        .Q(xgmii_txd_reg2[10]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[11]),
        .Q(xgmii_txd_reg2[11]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[12]),
        .Q(xgmii_txd_reg2[12]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[13]),
        .Q(xgmii_txd_reg2[13]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[14]),
        .Q(xgmii_txd_reg2[14]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[15]),
        .Q(xgmii_txd_reg2[15]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[16]),
        .Q(xgmii_txd_reg2[16]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[17]),
        .Q(xgmii_txd_reg2[17]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[18]),
        .Q(xgmii_txd_reg2[18]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[19]),
        .Q(xgmii_txd_reg2[19]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[1]),
        .Q(xgmii_txd_reg2[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[20]),
        .Q(xgmii_txd_reg2[20]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[21]),
        .Q(xgmii_txd_reg2[21]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[22]),
        .Q(xgmii_txd_reg2[22]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[23]),
        .Q(xgmii_txd_reg2[23]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[24]),
        .Q(xgmii_txd_reg2[24]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[25]),
        .Q(xgmii_txd_reg2[25]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[26]),
        .Q(xgmii_txd_reg2[26]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[27]),
        .Q(xgmii_txd_reg2[27]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[28]),
        .Q(xgmii_txd_reg2[28]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[29]),
        .Q(xgmii_txd_reg2[29]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[2]),
        .Q(xgmii_txd_reg2[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[30]),
        .Q(xgmii_txd_reg2[30]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[31]),
        .Q(xgmii_txd_reg2[31]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[32]),
        .Q(xgmii_txd_reg2[32]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[33]),
        .Q(xgmii_txd_reg2[33]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[34]),
        .Q(xgmii_txd_reg2[34]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[35]),
        .Q(xgmii_txd_reg2[35]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[36]),
        .Q(xgmii_txd_reg2[36]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[37]),
        .Q(xgmii_txd_reg2[37]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[38]),
        .Q(xgmii_txd_reg2[38]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[39]),
        .Q(xgmii_txd_reg2[39]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[3]),
        .Q(xgmii_txd_reg2[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[40]),
        .Q(xgmii_txd_reg2[40]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[41]),
        .Q(xgmii_txd_reg2[41]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[42]),
        .Q(xgmii_txd_reg2[42]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[43]),
        .Q(xgmii_txd_reg2[43]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[44]),
        .Q(xgmii_txd_reg2[44]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[45]),
        .Q(xgmii_txd_reg2[45]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[46]),
        .Q(xgmii_txd_reg2[46]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[47]),
        .Q(xgmii_txd_reg2[47]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[48]),
        .Q(xgmii_txd_reg2[48]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[49]),
        .Q(xgmii_txd_reg2[49]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[4]),
        .Q(xgmii_txd_reg2[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[50]),
        .Q(xgmii_txd_reg2[50]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[51]),
        .Q(xgmii_txd_reg2[51]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[52]),
        .Q(xgmii_txd_reg2[52]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[53]),
        .Q(xgmii_txd_reg2[53]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[54]),
        .Q(xgmii_txd_reg2[54]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[55]),
        .Q(xgmii_txd_reg2[55]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[56]),
        .Q(xgmii_txd_reg2[56]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[57]),
        .Q(xgmii_txd_reg2[57]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[58]),
        .Q(xgmii_txd_reg2[58]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[59]),
        .Q(xgmii_txd_reg2[59]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[5]),
        .Q(xgmii_txd_reg2[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[60]),
        .Q(xgmii_txd_reg2[60]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[61]),
        .Q(xgmii_txd_reg2[61]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[62]),
        .Q(xgmii_txd_reg2[62]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[63]),
        .Q(xgmii_txd_reg2[63]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[6]),
        .Q(xgmii_txd_reg2[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[7]),
        .Q(xgmii_txd_reg2[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[8]),
        .Q(xgmii_txd_reg2[8]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg2_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[9]),
        .Q(xgmii_txd_reg2[9]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[0]),
        .Q(xgmii_txd_reg[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[10]),
        .Q(xgmii_txd_reg[10]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[11]),
        .Q(xgmii_txd_reg[11]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[12]),
        .Q(xgmii_txd_reg[12]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[13]),
        .Q(xgmii_txd_reg[13]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[14]),
        .Q(xgmii_txd_reg[14]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[15]),
        .Q(xgmii_txd_reg[15]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[16]),
        .Q(xgmii_txd_reg[16]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[17]),
        .Q(xgmii_txd_reg[17]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[18]),
        .Q(xgmii_txd_reg[18]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[19]),
        .Q(xgmii_txd_reg[19]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[1]),
        .Q(xgmii_txd_reg[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[20]),
        .Q(xgmii_txd_reg[20]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[21]),
        .Q(xgmii_txd_reg[21]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[22]),
        .Q(xgmii_txd_reg[22]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[23]),
        .Q(xgmii_txd_reg[23]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[24]),
        .Q(xgmii_txd_reg[24]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[25]),
        .Q(xgmii_txd_reg[25]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[26]),
        .Q(xgmii_txd_reg[26]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[27]),
        .Q(xgmii_txd_reg[27]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[28]),
        .Q(xgmii_txd_reg[28]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[29]),
        .Q(xgmii_txd_reg[29]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[2]),
        .Q(xgmii_txd_reg[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[30]),
        .Q(xgmii_txd_reg[30]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[31]),
        .Q(xgmii_txd_reg[31]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[32]),
        .Q(xgmii_txd_reg[32]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[33]),
        .Q(xgmii_txd_reg[33]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[34]),
        .Q(xgmii_txd_reg[34]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[35]),
        .Q(xgmii_txd_reg[35]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[36]),
        .Q(xgmii_txd_reg[36]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[37]),
        .Q(xgmii_txd_reg[37]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[38]),
        .Q(xgmii_txd_reg[38]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[39]),
        .Q(xgmii_txd_reg[39]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[3]),
        .Q(xgmii_txd_reg[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[40]),
        .Q(xgmii_txd_reg[40]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[41]),
        .Q(xgmii_txd_reg[41]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[42]),
        .Q(xgmii_txd_reg[42]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[43]),
        .Q(xgmii_txd_reg[43]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[44]),
        .Q(xgmii_txd_reg[44]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[45]),
        .Q(xgmii_txd_reg[45]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[46]),
        .Q(xgmii_txd_reg[46]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[47]),
        .Q(xgmii_txd_reg[47]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[48]),
        .Q(xgmii_txd_reg[48]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[49]),
        .Q(xgmii_txd_reg[49]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[4]),
        .Q(xgmii_txd_reg[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[50]),
        .Q(xgmii_txd_reg[50]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[51]),
        .Q(xgmii_txd_reg[51]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[52]),
        .Q(xgmii_txd_reg[52]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[53]),
        .Q(xgmii_txd_reg[53]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[54]),
        .Q(xgmii_txd_reg[54]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[55]),
        .Q(xgmii_txd_reg[55]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[56]),
        .Q(xgmii_txd_reg[56]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[57]),
        .Q(xgmii_txd_reg[57]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[58]),
        .Q(xgmii_txd_reg[58]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[59]),
        .Q(xgmii_txd_reg[59]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[5]),
        .Q(xgmii_txd_reg[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[60]),
        .Q(xgmii_txd_reg[60]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[61]),
        .Q(xgmii_txd_reg[61]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[62]),
        .Q(xgmii_txd_reg[62]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[63]),
        .Q(xgmii_txd_reg[63]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[6]),
        .Q(xgmii_txd_reg[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[7]),
        .Q(xgmii_txd_reg[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[8]),
        .Q(xgmii_txd_reg[8]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \xgmii_txd_reg_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(xgmii_txd[9]),
        .Q(xgmii_txd_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en
   (out,
    rxusrclk2,
    configuration_vector,
    E,
    rxusrclk2_en156_reg_rep__0,
    rxusrclk2_en156_reg_rep);
  output [15:0]out;
  input rxusrclk2;
  input [15:0]configuration_vector;
  input [0:0]E;
  input [0:0]rxusrclk2_en156_reg_rep__0;
  input [0:0]rxusrclk2_en156_reg_rep;

  wire [0:0]E;
  wire [1:0]comp_res;
  wire [15:0]configuration_vector;
  (* RTL_KEEP = "true" *) wire [15:0]d4;
  (* RTL_KEEP = "true" *) wire [15:0]d5;
  (* RTL_KEEP = "true" *) wire [15:0]outreg;
  wire [15:0]outreg_in;
  wire rxusrclk2;
  wire [0:0]rxusrclk2_en156_reg_rep;
  wire [0:0]rxusrclk2_en156_reg_rep__0;
  wire stable;
  wire stable_carry__0_i_1_n_0;
  wire stable_carry__0_i_2_n_0;
  wire stable_carry__0_n_3;
  wire stable_carry_i_1_n_0;
  wire stable_carry_i_2_n_0;
  wire stable_carry_i_3_n_0;
  wire stable_carry_i_4_n_0;
  wire stable_carry_n_0;
  wire stable_carry_n_1;
  wire stable_carry_n_2;
  wire stable_carry_n_3;
  wire [3:0]NLW_stable_carry_O_UNCONNECTED;
  wire [3:2]NLW_stable_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_stable_carry__0_O_UNCONNECTED;

  assign out[15:0] = outreg;
  FDRE #(
    .INIT(1'b0)) 
    \comp_res_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep),
        .D(stable),
        .Q(comp_res[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \comp_res_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep),
        .D(comp_res[0]),
        .Q(comp_res[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[0]),
        .Q(d5[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[10] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[10]),
        .Q(d5[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[11] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[11]),
        .Q(d5[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[12] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[12]),
        .Q(d5[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[13] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[13]),
        .Q(d5[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[14] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[14]),
        .Q(d5[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[15] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[15]),
        .Q(d5[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[1]),
        .Q(d5[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[2]),
        .Q(d5[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[3]),
        .Q(d5[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[4]),
        .Q(d5[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[5]),
        .Q(d5[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[6]),
        .Q(d5[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[7]),
        .Q(d5[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[8] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[8]),
        .Q(d5[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[9] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(d4[9]),
        .Q(d5[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[0]_i_1 
       (.I0(d5[0]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[0]),
        .O(outreg_in[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[10]_i_1 
       (.I0(d5[10]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[10]),
        .O(outreg_in[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[11]_i_1 
       (.I0(d5[11]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[11]),
        .O(outreg_in[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[12]_i_1 
       (.I0(d5[12]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[12]),
        .O(outreg_in[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[13]_i_1 
       (.I0(d5[13]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[13]),
        .O(outreg_in[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[14]_i_1 
       (.I0(d5[14]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[14]),
        .O(outreg_in[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[15]_i_1 
       (.I0(d5[15]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[15]),
        .O(outreg_in[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[1]_i_1 
       (.I0(d5[1]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[1]),
        .O(outreg_in[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[2]_i_1 
       (.I0(d5[2]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[2]),
        .O(outreg_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[3]_i_1 
       (.I0(d5[3]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[3]),
        .O(outreg_in[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[4]_i_1 
       (.I0(d5[4]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[4]),
        .O(outreg_in[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[5]_i_1 
       (.I0(d5[5]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[5]),
        .O(outreg_in[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[6]_i_1 
       (.I0(d5[6]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[6]),
        .O(outreg_in[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[7]_i_1 
       (.I0(d5[7]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[7]),
        .O(outreg_in[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[8]_i_1 
       (.I0(d5[8]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[8]),
        .O(outreg_in[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[9]_i_1 
       (.I0(d5[9]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(outreg[9]),
        .O(outreg_in[9]));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[0]),
        .Q(outreg[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[10] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[10]),
        .Q(outreg[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[11] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[11]),
        .Q(outreg[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[12] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[12]),
        .Q(outreg[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[13] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[13]),
        .Q(outreg[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[14] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[14]),
        .Q(outreg[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[15] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[15]),
        .Q(outreg[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[1]),
        .Q(outreg[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[2]),
        .Q(outreg[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[3]),
        .Q(outreg[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[4]),
        .Q(outreg[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[5]),
        .Q(outreg[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[6]),
        .Q(outreg[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[7]),
        .Q(outreg[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[8] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[8]),
        .Q(outreg[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[9] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(outreg_in[9]),
        .Q(outreg[9]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__1 \resynch[0].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[0]),
        .en(E),
        .q(d4[0]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__11 \resynch[10].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[10]),
        .en(E),
        .q(d4[10]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__12 \resynch[11].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[11]),
        .en(E),
        .q(d4[11]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__13 \resynch[12].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[12]),
        .en(E),
        .q(d4[12]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__14 \resynch[13].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[13]),
        .en(E),
        .q(d4[13]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__15 \resynch[14].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[14]),
        .en(E),
        .q(d4[14]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__16 \resynch[15].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[15]),
        .en(E),
        .q(d4[15]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__2 \resynch[1].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[1]),
        .en(E),
        .q(d4[1]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__3 \resynch[2].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[2]),
        .en(E),
        .q(d4[2]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__4 \resynch[3].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[3]),
        .en(E),
        .q(d4[3]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__5 \resynch[4].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[4]),
        .en(E),
        .q(d4[4]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__6 \resynch[5].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[5]),
        .en(E),
        .q(d4[5]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__7 \resynch[6].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[6]),
        .en(E),
        .q(d4[6]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__8 \resynch[7].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[7]),
        .en(E),
        .q(d4[7]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__9 \resynch[8].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[8]),
        .en(E),
        .q(d4[8]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__10 \resynch[9].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[9]),
        .en(E),
        .q(d4[9]));
  CARRY4 stable_carry
       (.CI(1'b0),
        .CO({stable_carry_n_0,stable_carry_n_1,stable_carry_n_2,stable_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_stable_carry_O_UNCONNECTED[3:0]),
        .S({stable_carry_i_1_n_0,stable_carry_i_2_n_0,stable_carry_i_3_n_0,stable_carry_i_4_n_0}));
  CARRY4 stable_carry__0
       (.CI(stable_carry_n_0),
        .CO({NLW_stable_carry__0_CO_UNCONNECTED[3:2],stable,stable_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_stable_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,stable_carry__0_i_1_n_0,stable_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    stable_carry__0_i_1
       (.I0(d5[15]),
        .I1(d4[15]),
        .O(stable_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    stable_carry__0_i_2
       (.I0(d4[14]),
        .I1(d5[14]),
        .I2(d4[12]),
        .I3(d5[12]),
        .I4(d5[13]),
        .I5(d4[13]),
        .O(stable_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    stable_carry_i_1
       (.I0(d4[9]),
        .I1(d5[9]),
        .I2(d4[10]),
        .I3(d5[10]),
        .I4(d5[11]),
        .I5(d4[11]),
        .O(stable_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    stable_carry_i_2
       (.I0(d4[6]),
        .I1(d5[6]),
        .I2(d4[7]),
        .I3(d5[7]),
        .I4(d5[8]),
        .I5(d4[8]),
        .O(stable_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    stable_carry_i_3
       (.I0(d4[3]),
        .I1(d5[3]),
        .I2(d4[4]),
        .I3(d5[4]),
        .I4(d5[5]),
        .I5(d4[5]),
        .O(stable_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    stable_carry_i_4
       (.I0(d4[0]),
        .I1(d5[0]),
        .I2(d4[1]),
        .I3(d5[1]),
        .I4(d5[2]),
        .I5(d4[2]),
        .O(stable_carry_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en__parameterized0
   (\outreg_reg[3]_0 ,
    mcp1_err_block_count_inc_out_reg,
    clear_rx_prbs_err_count0,
    rxusrclk2,
    configuration_vector,
    E,
    out,
    b_lock,
    rxusrclk2_en156_reg_rep__1,
    pcs_rxreset_int,
    rxreset_rxusrclk2,
    q);
  output [3:0]\outreg_reg[3]_0 ;
  output mcp1_err_block_count_inc_out_reg;
  output clear_rx_prbs_err_count0;
  input rxusrclk2;
  input [2:0]configuration_vector;
  input [0:0]E;
  input out;
  input b_lock;
  input [1:0]rxusrclk2_en156_reg_rep__1;
  input pcs_rxreset_int;
  input rxreset_rxusrclk2;
  input q;

  wire [0:0]E;
  wire b_lock;
  wire clear_rx_prbs_err_count0;
  wire [1:0]comp_res;
  wire \comp_res[0]_i_2_n_0 ;
  wire [2:0]configuration_vector;
  (* RTL_KEEP = "true" *) wire [3:0]d4;
  (* RTL_KEEP = "true" *) wire [3:0]d5;
  wire mcp1_err_block_count_inc_out_reg;
  wire out;
  (* RTL_KEEP = "true" *) wire [3:0]outreg;
  wire [3:0]outreg_in;
  wire pcs_rxreset_int;
  wire q;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire [1:0]rxusrclk2_en156_reg_rep__1;
  wire stable;

  assign \outreg_reg[3]_0 [3:0] = outreg;
  LUT5 #(
    .INIT(32'h01000000)) 
    clear_rx_prbs_err_count_i_1
       (.I0(outreg[2]),
        .I1(pcs_rxreset_int),
        .I2(rxreset_rxusrclk2),
        .I3(q),
        .I4(outreg[3]),
        .O(clear_rx_prbs_err_count0));
  LUT3 #(
    .INIT(8'h90)) 
    \comp_res[0]_i_1 
       (.I0(d4[3]),
        .I1(d5[3]),
        .I2(\comp_res[0]_i_2_n_0 ),
        .O(stable));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \comp_res[0]_i_2 
       (.I0(d4[0]),
        .I1(d5[0]),
        .I2(d5[2]),
        .I3(d4[2]),
        .I4(d5[1]),
        .I5(d4[1]),
        .O(\comp_res[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \comp_res_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(stable),
        .Q(comp_res[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \comp_res_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(comp_res[0]),
        .Q(comp_res[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(d4[0]),
        .Q(d5[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(d4[1]),
        .Q(d5[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(d4[2]),
        .Q(d5[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \d5_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(d4[3]),
        .Q(d5[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mcp1_err_block_count_inc_out_i_3
       (.I0(outreg[2]),
        .I1(b_lock),
        .O(mcp1_err_block_count_inc_out_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[0]_i_1__0 
       (.I0(d5[0]),
        .I1(comp_res[0]),
        .I2(comp_res[1]),
        .I3(outreg[0]),
        .O(outreg_in[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[1]_i_1__0 
       (.I0(d5[1]),
        .I1(comp_res[0]),
        .I2(comp_res[1]),
        .I3(outreg[1]),
        .O(outreg_in[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[2]_i_1__0 
       (.I0(d5[2]),
        .I1(comp_res[0]),
        .I2(comp_res[1]),
        .I3(outreg[2]),
        .O(outreg_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \outreg[3]_i_1__0 
       (.I0(d5[3]),
        .I1(comp_res[0]),
        .I2(comp_res[1]),
        .I3(outreg[3]),
        .O(outreg_in[3]));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(outreg_in[0]),
        .Q(outreg[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(outreg_in[1]),
        .Q(outreg[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(outreg_in[2]),
        .Q(outreg[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \outreg_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(outreg_in[3]),
        .Q(outreg[3]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__17 \resynch[0].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[0]),
        .en(E),
        .q(d4[0]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__18 \resynch[1].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[1]),
        .en(E),
        .q(d4[1]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__19 \resynch[2].synchc_inst 
       (.clk(rxusrclk2),
        .d(configuration_vector[2]),
        .en(E),
        .q(d4[2]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__20 \resynch[3].synchc_inst 
       (.clk(rxusrclk2),
        .d(out),
        .en(E),
        .q(d4[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_common_ieee_registers" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_common_ieee_registers
   (status_vector_15_sp_1,
    status_vector,
    reset_local_reg,
    SR,
    clear_test_pattern_err_count,
    configuration_vector,
    coreclk,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    reset,
    signal_detect_sync,
    full,
    q_reg_3,
    D,
    \pcs_ber_count_reg[5] ,
    Q,
    resetdone,
    pcs_reset_clear_core_intr);
  output status_vector_15_sp_1;
  output [40:0]status_vector;
  output reset_local_reg;
  output [0:0]SR;
  output clear_test_pattern_err_count;
  input [7:0]configuration_vector;
  input coreclk;
  input q_reg;
  input q_reg_0;
  input q_reg_1;
  input q_reg_2;
  input reset;
  input signal_detect_sync;
  input full;
  input q_reg_3;
  input [7:0]D;
  input [5:0]\pcs_ber_count_reg[5] ;
  input [15:0]Q;
  input resetdone;
  input pcs_reset_clear_core_intr;

  wire [7:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire clear_test_pattern_err_count;
  wire [7:0]configuration_vector;
  wire coreclk;
  wire full;
  wire [5:0]\pcs_ber_count_reg[5] ;
  wire pcs_reset_clear_core_intr;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire re_prev;
  wire re_prev_0;
  wire re_prev_1;
  wire reg_3_0_15_n_3;
  wire reg_3_0_15_n_4;
  wire reg_3_0_15_n_6;
  wire reg_3_32_1_n_1;
  wire reset;
  wire reset_local_reg;
  wire resetdone;
  wire signal_detect_sync;
  wire [40:0]status_vector;
  wire status_vector_15_sn_1;

  assign status_vector_15_sp_1 = status_vector_15_sn_1;
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register reg_1_0_15
       (.configuration_vector(configuration_vector[0]),
        .coreclk(coreclk),
        .pcs_reset_clear_core_intr(pcs_reset_clear_core_intr),
        .resetdone(resetdone),
        .\status_vector[15] (status_vector_15_sn_1));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5 reg_1_10_0
       (.coreclk(coreclk),
        .q_reg(q_reg),
        .status_vector(status_vector[2]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0 reg_1_1_2
       (.configuration_vector(configuration_vector[2]),
        .coreclk(coreclk),
        .\q_reg[0]_0 (status_vector_15_sn_1),
        .reset(reset),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector[0]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1 reg_1_8_11
       (.configuration_vector(configuration_vector[3]),
        .coreclk(coreclk),
        .full(full),
        .\q_reg[0]_0 (status_vector_15_sn_1),
        .reset(reset),
        .status_vector(status_vector[1]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register_39 reg_3_0_15
       (.SR(SR),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .configuration_vector({configuration_vector[7:5],configuration_vector[1]}),
        .coreclk(coreclk),
        .pcs_reset_clear_core_intr(pcs_reset_clear_core_intr),
        .q_reg(q_reg_3),
        .\q_reg[0]_0 (reg_3_0_15_n_3),
        .\q_reg[0]_1 (reg_3_0_15_n_6),
        .\q_reg[0]_2 (status_vector[5]),
        .\q_reg[15] (reg_3_0_15_n_4),
        .re_prev(re_prev),
        .re_prev_0(re_prev_0),
        .re_prev_1(re_prev_1),
        .reset(reset),
        .reset_local_reg(reset_local_reg),
        .resetdone(resetdone),
        .status_vector(status_vector[3]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0_40 reg_3_1_2
       (.configuration_vector(configuration_vector[4]),
        .coreclk(coreclk),
        .\q_reg[0]_0 (status_vector[8]),
        .\q_reg[0]_1 (reset_local_reg),
        .reset(reset),
        .status_vector(status_vector[4]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_41 reg_3_32_0
       (.coreclk(coreclk),
        .q_reg(q_reg_0),
        .status_vector(status_vector[6]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_42 reg_3_32_1
       (.configuration_vector(configuration_vector[6]),
        .coreclk(coreclk),
        .q_reg(q_reg_1),
        .\q_reg[0]_0 (reg_3_32_1_n_1),
        .\q_reg[0]_1 (reset_local_reg),
        .\q_reg[0]_2 (status_vector[23]),
        .re_prev(re_prev),
        .reset(reset),
        .status_vector(status_vector[7]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_43 reg_3_32_12
       (.coreclk(coreclk),
        .q_reg(q_reg_2),
        .status_vector(status_vector[8]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized2 reg_3_33_13_8
       (.SR(reg_3_0_15_n_3),
        .coreclk(coreclk),
        .\pcs_ber_count_reg[5] (\pcs_ber_count_reg[5] ),
        .status_vector(status_vector[22:17]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_44 reg_3_33_14
       (.coreclk(coreclk),
        .\q_reg[0]_0 (reg_3_32_1_n_1),
        .status_vector(status_vector[23]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0_45 reg_3_33_15
       (.configuration_vector(configuration_vector[6]),
        .coreclk(coreclk),
        .\q_reg[0]_0 (status_vector[6]),
        .\q_reg[0]_1 (reset_local_reg),
        .re_prev(re_prev),
        .reset(reset),
        .status_vector(status_vector[24]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized3 reg_3_33_7_0
       (.D(D),
        .SR(reg_3_0_15_n_3),
        .coreclk(coreclk),
        .status_vector(status_vector[16:9]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized4 reg_3_43_all
       (.Q(Q),
        .SR(reg_3_0_15_n_4),
        .configuration_vector(configuration_vector[7]),
        .coreclk(coreclk),
        .re_prev(re_prev_0),
        .status_vector(status_vector[40:25]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_46 reg_3_8_10
       (.coreclk(coreclk),
        .q_reg(reg_3_0_15_n_6),
        .status_vector(status_vector[5]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_47 reg_3_8_11
       (.configuration_vector(configuration_vector[5]),
        .coreclk(coreclk),
        .re_prev(re_prev_1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_cs_ipif_access" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_cs_ipif_access
   (read_addr,
    prbs31_rx_enable_core_int,
    out,
    D,
    \FSM_sequential_state_reg[1]_0 ,
    reset,
    coreclk,
    drp_ack,
    configuration_vector,
    Q,
    pcs_test_pattern_error_count);
  output [0:0]read_addr;
  output prbs31_rx_enable_core_int;
  output [1:0]out;
  output [15:0]D;
  output [0:0]\FSM_sequential_state_reg[1]_0 ;
  input reset;
  input coreclk;
  input drp_ack;
  input [1:0]configuration_vector;
  input [15:0]Q;
  input [15:0]pcs_test_pattern_error_count;

  wire [15:0]D;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire [15:0]Q;
  wire [1:0]configuration_vector;
  wire coreclk;
  wire drp_ack;
  wire [15:0]mgmt_rddata;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire [15:0]pcs_test_pattern_error_count;
  wire [15:0]prbs31_err_count;
  wire \prbs31_err_count[15]_i_1_n_0 ;
  wire prbs31_rx_enable_core_int;
  wire [0:0]read_addr;
  wire reset;

  LUT4 #(
    .INIT(16'h00E2)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(read_addr),
        .I1(out[1]),
        .I2(drp_ack),
        .I3(out[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00,RDREQ1:01,RDPENDING1:10,RDRESP1:11,WRREQ1:100,WRPENDING1:101,WRRESP1:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(out[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "IDLE:00,RDREQ1:01,RDPENDING1:10,RDRESP1:11,WRREQ1:100,WRPENDING1:101,WRRESP1:110" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[1]_0 ),
        .Q(out[1]),
        .R(reset));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[0]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[0]),
        .O(mgmt_rddata[0]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[10]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[10]),
        .O(mgmt_rddata[10]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[11]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[11]),
        .O(mgmt_rddata[11]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[12]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[12]),
        .O(mgmt_rddata[12]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[13]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[13]),
        .O(mgmt_rddata[13]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[14]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[14]),
        .O(mgmt_rddata[14]));
  LUT6 #(
    .INIT(64'h0000080008000000)) 
    \prbs31_err_count[15]_i_1 
       (.I0(drp_ack),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(read_addr),
        .I4(out[0]),
        .I5(out[1]),
        .O(\prbs31_err_count[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[15]_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[15]),
        .O(mgmt_rddata[15]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[1]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[1]),
        .O(mgmt_rddata[1]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[2]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[2]),
        .O(mgmt_rddata[2]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[3]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[3]),
        .O(mgmt_rddata[3]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[4]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[4]),
        .O(mgmt_rddata[4]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[5]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[5]),
        .O(mgmt_rddata[5]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[6]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[6]),
        .O(mgmt_rddata[6]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[7]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[7]),
        .O(mgmt_rddata[7]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[8]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[8]),
        .O(mgmt_rddata[8]));
  LUT3 #(
    .INIT(8'h60)) 
    \prbs31_err_count[9]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(Q[9]),
        .O(mgmt_rddata[9]));
  FDRE \prbs31_err_count_reg[0] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[0]),
        .Q(prbs31_err_count[0]),
        .R(reset));
  FDRE \prbs31_err_count_reg[10] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[10]),
        .Q(prbs31_err_count[10]),
        .R(reset));
  FDRE \prbs31_err_count_reg[11] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[11]),
        .Q(prbs31_err_count[11]),
        .R(reset));
  FDRE \prbs31_err_count_reg[12] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[12]),
        .Q(prbs31_err_count[12]),
        .R(reset));
  FDRE \prbs31_err_count_reg[13] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[13]),
        .Q(prbs31_err_count[13]),
        .R(reset));
  FDRE \prbs31_err_count_reg[14] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[14]),
        .Q(prbs31_err_count[14]),
        .R(reset));
  FDRE \prbs31_err_count_reg[15] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[15]),
        .Q(prbs31_err_count[15]),
        .R(reset));
  FDRE \prbs31_err_count_reg[1] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[1]),
        .Q(prbs31_err_count[1]),
        .R(reset));
  FDRE \prbs31_err_count_reg[2] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[2]),
        .Q(prbs31_err_count[2]),
        .R(reset));
  FDRE \prbs31_err_count_reg[3] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[3]),
        .Q(prbs31_err_count[3]),
        .R(reset));
  FDRE \prbs31_err_count_reg[4] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[4]),
        .Q(prbs31_err_count[4]),
        .R(reset));
  FDRE \prbs31_err_count_reg[5] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[5]),
        .Q(prbs31_err_count[5]),
        .R(reset));
  FDRE \prbs31_err_count_reg[6] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[6]),
        .Q(prbs31_err_count[6]),
        .R(reset));
  FDRE \prbs31_err_count_reg[7] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[7]),
        .Q(prbs31_err_count[7]),
        .R(reset));
  FDRE \prbs31_err_count_reg[8] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[8]),
        .Q(prbs31_err_count[8]),
        .R(reset));
  FDRE \prbs31_err_count_reg[9] 
       (.C(coreclk),
        .CE(\prbs31_err_count[15]_i_1_n_0 ),
        .D(mgmt_rddata[9]),
        .Q(prbs31_err_count[9]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    prbs31_rx_enable_core_regb_i_1
       (.I0(configuration_vector[1]),
        .I1(configuration_vector[0]),
        .O(prbs31_rx_enable_core_int));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[0]_i_1 
       (.I0(prbs31_err_count[0]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[10]_i_1 
       (.I0(prbs31_err_count[10]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[11]_i_1 
       (.I0(prbs31_err_count[11]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[12]_i_1 
       (.I0(prbs31_err_count[12]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[13]_i_1 
       (.I0(prbs31_err_count[13]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[14]_i_1 
       (.I0(prbs31_err_count[14]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[15]_i_1 
       (.I0(prbs31_err_count[15]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[1]_i_1 
       (.I0(prbs31_err_count[1]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[2]_i_1 
       (.I0(prbs31_err_count[2]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[3]_i_1 
       (.I0(prbs31_err_count[3]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[4]_i_1 
       (.I0(prbs31_err_count[4]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[5]_i_1 
       (.I0(prbs31_err_count[5]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[6]_i_1 
       (.I0(prbs31_err_count[6]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[7]_i_1 
       (.I0(prbs31_err_count[7]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[8]_i_1 
       (.I0(prbs31_err_count[8]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \prbs_err_count[9]_i_1 
       (.I0(prbs31_err_count[9]),
        .I1(configuration_vector[1]),
        .I2(configuration_vector[0]),
        .I3(pcs_test_pattern_error_count[9]),
        .O(D[9]));
  FDRE \read_addr_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(prbs31_rx_enable_core_int),
        .Q(read_addr),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_dp_ram" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_dp_ram
   (E,
    rd_data,
    wr_clk_en,
    full_int_reg,
    wr_en,
    rd_en,
    rd_clk_en,
    empty_int_reg,
    wr_clk,
    wr_data,
    Q,
    \wr_addr_reg[4] ,
    rd_clk);
  output [0:0]E;
  output [65:0]rd_data;
  input wr_clk_en;
  input full_int_reg;
  input wr_en;
  input rd_en;
  input rd_clk_en;
  input empty_int_reg;
  input wr_clk;
  input [65:0]wr_data;
  input [4:0]Q;
  input [4:0]\wr_addr_reg[4] ;
  input rd_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire empty_int_reg;
  wire full_int_reg;
  wire rd_clk;
  wire rd_clk_en;
  wire [65:0]rd_data;
  wire \rd_data[65]_i_1_n_0 ;
  wire [65:0]rd_data_unreg;
  wire rd_en;
  wire [4:0]\wr_addr_reg[4] ;
  wire wr_clk;
  wire wr_clk_en;
  wire [65:0]wr_data;
  wire wr_en;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    \rd_data[65]_i_1 
       (.I0(rd_en),
        .I1(rd_clk_en),
        .I2(empty_int_reg),
        .O(\rd_data[65]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[0] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[0]),
        .Q(rd_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[10] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[10]),
        .Q(rd_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[11] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[11]),
        .Q(rd_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[12] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[12]),
        .Q(rd_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[13] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[13]),
        .Q(rd_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[14] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[14]),
        .Q(rd_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[15] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[15]),
        .Q(rd_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[16] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[16]),
        .Q(rd_data[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[17] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[17]),
        .Q(rd_data[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[18] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[18]),
        .Q(rd_data[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[19] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[19]),
        .Q(rd_data[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[1] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[1]),
        .Q(rd_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[20] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[20]),
        .Q(rd_data[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[21] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[21]),
        .Q(rd_data[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[22] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[22]),
        .Q(rd_data[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[23] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[23]),
        .Q(rd_data[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[24] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[24]),
        .Q(rd_data[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[25] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[25]),
        .Q(rd_data[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[26] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[26]),
        .Q(rd_data[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[27] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[27]),
        .Q(rd_data[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[28] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[28]),
        .Q(rd_data[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[29] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[29]),
        .Q(rd_data[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[2] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[2]),
        .Q(rd_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[30] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[30]),
        .Q(rd_data[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[31] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[31]),
        .Q(rd_data[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[32] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[32]),
        .Q(rd_data[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[33] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[33]),
        .Q(rd_data[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[34] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[34]),
        .Q(rd_data[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[35] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[35]),
        .Q(rd_data[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[36] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[36]),
        .Q(rd_data[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[37] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[37]),
        .Q(rd_data[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[38] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[38]),
        .Q(rd_data[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[39] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[39]),
        .Q(rd_data[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[3] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[3]),
        .Q(rd_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[40] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[40]),
        .Q(rd_data[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[41] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[41]),
        .Q(rd_data[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[42] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[42]),
        .Q(rd_data[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[43] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[43]),
        .Q(rd_data[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[44] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[44]),
        .Q(rd_data[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[45] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[45]),
        .Q(rd_data[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[46] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[46]),
        .Q(rd_data[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[47] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[47]),
        .Q(rd_data[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[48] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[48]),
        .Q(rd_data[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[49] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[49]),
        .Q(rd_data[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[4] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[4]),
        .Q(rd_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[50] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[50]),
        .Q(rd_data[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[51] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[51]),
        .Q(rd_data[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[52] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[52]),
        .Q(rd_data[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[53] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[53]),
        .Q(rd_data[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[54] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[54]),
        .Q(rd_data[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[55] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[55]),
        .Q(rd_data[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[56] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[56]),
        .Q(rd_data[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[57] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[57]),
        .Q(rd_data[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[58] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[58]),
        .Q(rd_data[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[59] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[59]),
        .Q(rd_data[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[5] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[5]),
        .Q(rd_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[60] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[60]),
        .Q(rd_data[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[61] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[61]),
        .Q(rd_data[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[62] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[62]),
        .Q(rd_data[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[63] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[63]),
        .Q(rd_data[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[64] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[64]),
        .Q(rd_data[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[65] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[65]),
        .Q(rd_data[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[6] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[6]),
        .Q(rd_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[7] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[7]),
        .Q(rd_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[8] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[8]),
        .Q(rd_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[9] 
       (.C(rd_clk),
        .CE(\rd_data[65]_i_1_n_0 ),
        .D(rd_data_unreg[9]),
        .Q(rd_data[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_0_5
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[1:0]),
        .DIB(wr_data[3:2]),
        .DIC(wr_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[1:0]),
        .DOB(rd_data_unreg[3:2]),
        .DOC(rd_data_unreg[5:4]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_12_17
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[13:12]),
        .DIB(wr_data[15:14]),
        .DIC(wr_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[13:12]),
        .DOB(rd_data_unreg[15:14]),
        .DOC(rd_data_unreg[17:16]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_18_23
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[19:18]),
        .DIB(wr_data[21:20]),
        .DIC(wr_data[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[19:18]),
        .DOB(rd_data_unreg[21:20]),
        .DOC(rd_data_unreg[23:22]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_24_29
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[25:24]),
        .DIB(wr_data[27:26]),
        .DIC(wr_data[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[25:24]),
        .DOB(rd_data_unreg[27:26]),
        .DOC(rd_data_unreg[29:28]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_30_35
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[31:30]),
        .DIB(wr_data[33:32]),
        .DIC(wr_data[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[31:30]),
        .DOB(rd_data_unreg[33:32]),
        .DOC(rd_data_unreg[35:34]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_36_41
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[37:36]),
        .DIB(wr_data[39:38]),
        .DIC(wr_data[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[37:36]),
        .DOB(rd_data_unreg[39:38]),
        .DOC(rd_data_unreg[41:40]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_42_47
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[43:42]),
        .DIB(wr_data[45:44]),
        .DIC(wr_data[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[43:42]),
        .DOB(rd_data_unreg[45:44]),
        .DOC(rd_data_unreg[47:46]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_48_53
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[49:48]),
        .DIB(wr_data[51:50]),
        .DIC(wr_data[53:52]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[49:48]),
        .DOB(rd_data_unreg[51:50]),
        .DOC(rd_data_unreg[53:52]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_54_59
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[55:54]),
        .DIB(wr_data[57:56]),
        .DIC(wr_data[59:58]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[55:54]),
        .DOB(rd_data_unreg[57:56]),
        .DOC(rd_data_unreg[59:58]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_60_65
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[61:60]),
        .DIB(wr_data[63:62]),
        .DIC(wr_data[65:64]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[61:60]),
        .DOB(rd_data_unreg[63:62]),
        .DOC(rd_data_unreg[65:64]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_6_11
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[7:6]),
        .DIB(wr_data[9:8]),
        .DIC(wr_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[7:6]),
        .DOB(rd_data_unreg[9:8]),
        .DOC(rd_data_unreg[11:10]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  LUT3 #(
    .INIT(8'h20)) 
    \wr_addr[4]_i_1 
       (.I0(wr_clk_en),
        .I1(full_int_reg),
        .I2(wr_en),
        .O(E));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_dp_ram" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_dp_ram__parameterized0
   (E,
    rd_data,
    wr_clk_en,
    full_int_reg,
    wr_en,
    rd_en,
    rd_clk_en,
    empty_int_reg,
    wr_clk,
    wr_data,
    Q,
    \wr_addr_reg[4] ,
    rd_clk);
  output [0:0]E;
  output [73:0]rd_data;
  input wr_clk_en;
  input full_int_reg;
  input wr_en;
  input rd_en;
  input rd_clk_en;
  input empty_int_reg;
  input wr_clk;
  input [73:0]wr_data;
  input [4:0]Q;
  input [4:0]\wr_addr_reg[4] ;
  input rd_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire empty_int_reg;
  wire full_int_reg;
  wire rd_clk;
  wire rd_clk_en;
  wire [73:0]rd_data;
  wire \rd_data[73]_i_1_n_0 ;
  wire [73:0]rd_data_unreg;
  wire rd_en;
  wire [4:0]\wr_addr_reg[4] ;
  wire wr_clk;
  wire wr_clk_en;
  wire [73:0]wr_data;
  wire wr_en;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_72_73_DOB_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_72_73_DOC_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_72_73_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    \rd_data[73]_i_1 
       (.I0(rd_en),
        .I1(rd_clk_en),
        .I2(empty_int_reg),
        .O(\rd_data[73]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[0] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[0]),
        .Q(rd_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[10] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[10]),
        .Q(rd_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[11] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[11]),
        .Q(rd_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[12] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[12]),
        .Q(rd_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[13] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[13]),
        .Q(rd_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[14] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[14]),
        .Q(rd_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[15] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[15]),
        .Q(rd_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[16] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[16]),
        .Q(rd_data[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[17] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[17]),
        .Q(rd_data[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[18] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[18]),
        .Q(rd_data[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[19] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[19]),
        .Q(rd_data[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[1] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[1]),
        .Q(rd_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[20] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[20]),
        .Q(rd_data[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[21] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[21]),
        .Q(rd_data[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[22] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[22]),
        .Q(rd_data[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[23] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[23]),
        .Q(rd_data[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[24] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[24]),
        .Q(rd_data[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[25] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[25]),
        .Q(rd_data[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[26] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[26]),
        .Q(rd_data[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[27] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[27]),
        .Q(rd_data[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[28] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[28]),
        .Q(rd_data[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[29] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[29]),
        .Q(rd_data[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[2] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[2]),
        .Q(rd_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[30] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[30]),
        .Q(rd_data[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[31] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[31]),
        .Q(rd_data[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[32] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[32]),
        .Q(rd_data[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[33] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[33]),
        .Q(rd_data[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[34] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[34]),
        .Q(rd_data[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[35] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[35]),
        .Q(rd_data[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[36] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[36]),
        .Q(rd_data[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[37] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[37]),
        .Q(rd_data[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[38] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[38]),
        .Q(rd_data[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[39] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[39]),
        .Q(rd_data[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[3] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[3]),
        .Q(rd_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[40] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[40]),
        .Q(rd_data[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[41] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[41]),
        .Q(rd_data[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[42] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[42]),
        .Q(rd_data[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[43] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[43]),
        .Q(rd_data[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[44] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[44]),
        .Q(rd_data[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[45] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[45]),
        .Q(rd_data[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[46] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[46]),
        .Q(rd_data[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[47] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[47]),
        .Q(rd_data[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[48] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[48]),
        .Q(rd_data[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[49] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[49]),
        .Q(rd_data[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[4] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[4]),
        .Q(rd_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[50] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[50]),
        .Q(rd_data[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[51] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[51]),
        .Q(rd_data[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[52] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[52]),
        .Q(rd_data[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[53] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[53]),
        .Q(rd_data[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[54] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[54]),
        .Q(rd_data[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[55] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[55]),
        .Q(rd_data[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[56] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[56]),
        .Q(rd_data[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[57] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[57]),
        .Q(rd_data[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[58] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[58]),
        .Q(rd_data[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[59] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[59]),
        .Q(rd_data[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[5] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[5]),
        .Q(rd_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[60] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[60]),
        .Q(rd_data[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[61] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[61]),
        .Q(rd_data[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[62] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[62]),
        .Q(rd_data[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[63] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[63]),
        .Q(rd_data[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[64] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[64]),
        .Q(rd_data[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[65] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[65]),
        .Q(rd_data[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[66] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[66]),
        .Q(rd_data[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[67] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[67]),
        .Q(rd_data[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[68] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[68]),
        .Q(rd_data[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[69] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[69]),
        .Q(rd_data[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[6] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[6]),
        .Q(rd_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[70] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[70]),
        .Q(rd_data[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[71] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[71]),
        .Q(rd_data[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[72] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[72]),
        .Q(rd_data[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[73] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[73]),
        .Q(rd_data[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[7] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[7]),
        .Q(rd_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[8] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[8]),
        .Q(rd_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[9] 
       (.C(rd_clk),
        .CE(\rd_data[73]_i_1_n_0 ),
        .D(rd_data_unreg[9]),
        .Q(rd_data[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_0_5
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[1:0]),
        .DIB(wr_data[3:2]),
        .DIC(wr_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[1:0]),
        .DOB(rd_data_unreg[3:2]),
        .DOC(rd_data_unreg[5:4]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_12_17
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[13:12]),
        .DIB(wr_data[15:14]),
        .DIC(wr_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[13:12]),
        .DOB(rd_data_unreg[15:14]),
        .DOC(rd_data_unreg[17:16]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_18_23
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[19:18]),
        .DIB(wr_data[21:20]),
        .DIC(wr_data[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[19:18]),
        .DOB(rd_data_unreg[21:20]),
        .DOC(rd_data_unreg[23:22]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_24_29
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[25:24]),
        .DIB(wr_data[27:26]),
        .DIC(wr_data[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[25:24]),
        .DOB(rd_data_unreg[27:26]),
        .DOC(rd_data_unreg[29:28]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_30_35
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[31:30]),
        .DIB(wr_data[33:32]),
        .DIC(wr_data[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[31:30]),
        .DOB(rd_data_unreg[33:32]),
        .DOC(rd_data_unreg[35:34]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_36_41
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[37:36]),
        .DIB(wr_data[39:38]),
        .DIC(wr_data[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[37:36]),
        .DOB(rd_data_unreg[39:38]),
        .DOC(rd_data_unreg[41:40]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_42_47
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[43:42]),
        .DIB(wr_data[45:44]),
        .DIC(wr_data[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[43:42]),
        .DOB(rd_data_unreg[45:44]),
        .DOC(rd_data_unreg[47:46]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_48_53
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[49:48]),
        .DIB(wr_data[51:50]),
        .DIC(wr_data[53:52]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[49:48]),
        .DOB(rd_data_unreg[51:50]),
        .DOC(rd_data_unreg[53:52]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_54_59
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[55:54]),
        .DIB(wr_data[57:56]),
        .DIC(wr_data[59:58]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[55:54]),
        .DOB(rd_data_unreg[57:56]),
        .DOC(rd_data_unreg[59:58]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_60_65
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[61:60]),
        .DIB(wr_data[63:62]),
        .DIC(wr_data[65:64]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[61:60]),
        .DOB(rd_data_unreg[63:62]),
        .DOC(rd_data_unreg[65:64]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_66_71
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[67:66]),
        .DIB(wr_data[69:68]),
        .DIC(wr_data[71:70]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[67:66]),
        .DOB(rd_data_unreg[69:68]),
        .DOC(rd_data_unreg[71:70]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_6_11
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[7:6]),
        .DIB(wr_data[9:8]),
        .DIC(wr_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[7:6]),
        .DOB(rd_data_unreg[9:8]),
        .DOC(rd_data_unreg[11:10]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M ten_gig_disti_ram_reg_0_31_72_73
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(\wr_addr_reg[4] ),
        .DIA(wr_data[73:72]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[73:72]),
        .DOB(NLW_ten_gig_disti_ram_reg_0_31_72_73_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ten_gig_disti_ram_reg_0_31_72_73_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_72_73_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  LUT3 #(
    .INIT(8'h20)) 
    \wr_addr[4]_i_1 
       (.I0(wr_clk_en),
        .I1(full_int_reg),
        .I2(wr_en),
        .O(E));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_drp_ipif" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_drp_ipif
   (drp_ack,
    drp_den,
    drp_daddr,
    Q,
    drp_req,
    drp_dwe,
    dclk,
    D,
    coreclk,
    drp_drdy,
    mgmt_addr,
    out,
    dclk_reset,
    drp_drpdo,
    drp_gnt);
  output drp_ack;
  output drp_den;
  output [0:0]drp_daddr;
  output [15:0]Q;
  output drp_req;
  output drp_dwe;
  input dclk;
  input [0:0]D;
  input coreclk;
  input drp_drdy;
  input [0:0]mgmt_addr;
  input [1:0]out;
  input dclk_reset;
  input [15:0]drp_drpdo;
  input drp_gnt;

  wire [0:0]D;
  wire [15:0]Q;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire drp_ack;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [8:8]ipif_addr_dclk;
  wire ipif_cs_dclk_reg;
  wire [15:0]ipif_rddata_dclk;
  wire ipif_rddata_dclk0;
  wire ipif_rnw_dclk;
  wire [0:0]mgmt_addr;
  wire [1:0]out;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire synch_1_n_0;
  wire synch_1_n_1;
  wire synch_1_n_2;
  wire synch_1_n_3;

  LUT2 #(
    .INIT(4'h8)) 
    \drp_daddr[8]_INST_0 
       (.I0(state[1]),
        .I1(ipif_addr_dclk),
        .O(drp_daddr));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_den_INST_0
       (.I0(state[1]),
        .I1(state[0]),
        .O(drp_den));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h04)) 
    drp_dwe_INST_0
       (.I0(state[0]),
        .I1(state[1]),
        .I2(ipif_rnw_dclk),
        .O(drp_dwe));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    drp_req_INST_0
       (.I0(state[0]),
        .I1(state[1]),
        .O(drp_req));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_addr_dclk_reg[8] 
       (.C(dclk),
        .CE(1'b1),
        .D(synch_1_n_1),
        .Q(ipif_addr_dclk),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ipif_cs_dclk_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(synch_1_n_3),
        .Q(ipif_cs_dclk_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ipif_rddata_dclk[15]_i_1 
       (.I0(drp_drdy),
        .I1(ipif_rnw_dclk),
        .O(ipif_rddata_dclk0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[0] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[0]),
        .Q(ipif_rddata_dclk[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[10] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[10]),
        .Q(ipif_rddata_dclk[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[11] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[11]),
        .Q(ipif_rddata_dclk[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[12] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[12]),
        .Q(ipif_rddata_dclk[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[13] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[13]),
        .Q(ipif_rddata_dclk[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[14] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[14]),
        .Q(ipif_rddata_dclk[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[15] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[15]),
        .Q(ipif_rddata_dclk[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[1] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[1]),
        .Q(ipif_rddata_dclk[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[2] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[2]),
        .Q(ipif_rddata_dclk[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[3] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[3]),
        .Q(ipif_rddata_dclk[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[4] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[4]),
        .Q(ipif_rddata_dclk[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[5] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[5]),
        .Q(ipif_rddata_dclk[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[6] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[6]),
        .Q(ipif_rddata_dclk[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[7] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[7]),
        .Q(ipif_rddata_dclk[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[8] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[8]),
        .Q(ipif_rddata_dclk[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ipif_rddata_dclk_reg[9] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[9]),
        .Q(ipif_rddata_dclk[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ipif_rnw_dclk_reg
       (.C(dclk),
        .CE(1'b1),
        .D(synch_1_n_2),
        .Q(ipif_rnw_dclk),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000E5EAEFE)) 
    \state[0]_i_1 
       (.I0(state[1]),
        .I1(synch_1_n_0),
        .I2(state[0]),
        .I3(drp_gnt),
        .I4(drp_drdy),
        .I5(dclk_reset),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h000058F8)) 
    \state[1]_i_1 
       (.I0(state[0]),
        .I1(drp_gnt),
        .I2(state[1]),
        .I3(drp_drdy),
        .I4(dclk_reset),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer synch_1
       (.D(D),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .ipif_addr_dclk(ipif_addr_dclk),
        .\ipif_addr_dclk_reg[8] (synch_1_n_1),
        .ipif_cs_dclk_reg(ipif_cs_dclk_reg),
        .ipif_cs_dclk_reg_reg(synch_1_n_3),
        .ipif_rnw_dclk(ipif_rnw_dclk),
        .ipif_rnw_dclk_reg(synch_1_n_2),
        .mgmt_addr(mgmt_addr),
        .out(out),
        .\state_reg[0] (synch_1_n_0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer__parameterized0 synch_2
       (.Q(ipif_rddata_dclk),
        .coreclk(coreclk),
        .dclk(dclk),
        .drp_ack(drp_ack),
        .drp_drdy(drp_drdy),
        .\prbs31_err_count_reg[15] (Q));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer
   (xgmii_rxd,
    xgmii_rxc,
    Q,
    rxusrclk2,
    out,
    rxreset_rxusrclk2,
    coreclk,
    reset,
    \xgmii_txd_reg2_reg[63] ,
    configuration_vector,
    \xgmii_txc_reg2_reg[7] ,
    \mcp1_rx_ebuff_ctrl_reg[7] );
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input [63:0]Q;
  input rxusrclk2;
  input out;
  input rxreset_rxusrclk2;
  input coreclk;
  input reset;
  input [63:0]\xgmii_txd_reg2_reg[63] ;
  input [0:0]configuration_vector;
  input [7:0]\xgmii_txc_reg2_reg[7] ;
  input [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;

  wire [63:0]Q;
  wire asynch_fifo_i_i_3__0_n_0;
  wire asynch_fifo_i_n_76;
  wire asynch_fifo_i_n_77;
  wire asynch_fifo_i_n_78;
  wire asynch_fifo_i_n_79;
  wire asynch_fifo_i_n_80;
  wire asynch_fifo_i_n_81;
  wire asynch_fifo_i_n_82;
  wire asynch_fifo_i_n_83;
  wire asynch_fifo_i_n_84;
  wire asynch_fifo_i_n_85;
  wire can_insert;
  wire can_insert_rd;
  wire can_insert_synch_n_0;
  wire can_insert_wra;
  wire can_insert_wra2;
  wire can_insert_wra_comb;
  wire can_insert_wra_comb_i_1_n_0;
  wire [0:0]configuration_vector;
  wire coreclk;
  wire empty;
  wire [73:0]fifo_rd_data;
  wire [4:4]fifo_status;
  wire [73:0]fifo_wr_data;
  wire idle_delete_i_n_0;
  wire idle_insert_i_n_0;
  wire [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire out;
  wire reset;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]\xgmii_txc_reg2_reg[7] ;
  wire [63:0]\xgmii_txd_reg2_reg[63] ;
  wire NLW_asynch_fifo_i_full_UNCONNECTED;
  wire [3:0]NLW_asynch_fifo_i_status_UNCONNECTED;

  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* WIDTH = "74" *) 
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_asynch_fifo__parameterized0 asynch_fifo_i
       (.empty(empty),
        .fifo_rd_addr({asynch_fifo_i_n_81,asynch_fifo_i_n_82,asynch_fifo_i_n_83,asynch_fifo_i_n_84,asynch_fifo_i_n_85}),
        .fifo_wr_addr({asynch_fifo_i_n_76,asynch_fifo_i_n_77,asynch_fifo_i_n_78,asynch_fifo_i_n_79,asynch_fifo_i_n_80}),
        .full(NLW_asynch_fifo_i_full_UNCONNECTED),
        .rd_clk(coreclk),
        .rd_clk_en(1'b1),
        .rd_data(fifo_rd_data),
        .rd_en(idle_insert_i_n_0),
        .rd_reset(reset),
        .status({fifo_status,NLW_asynch_fifo_i_status_UNCONNECTED[3:0]}),
        .wr_clk(rxusrclk2),
        .wr_clk_en(out),
        .wr_data(fifo_wr_data),
        .wr_en(idle_delete_i_n_0),
        .wr_reset(rxreset_rxusrclk2));
  LUT3 #(
    .INIT(8'h40)) 
    asynch_fifo_i_i_3__0
       (.I0(fifo_rd_data[72]),
        .I1(can_insert_rd),
        .I2(fifo_rd_data[73]),
        .O(asynch_fifo_i_i_3__0_n_0));
  FDRE can_insert_rd_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(can_insert_synch_n_0),
        .Q(can_insert_rd),
        .R(reset));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_50 can_insert_synch
       (.can_insert_rd_reg(can_insert_synch_n_0),
        .coreclk(coreclk),
        .in0(can_insert_wra_comb));
  FDRE can_insert_wra2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(can_insert_wra),
        .Q(can_insert_wra2),
        .R(rxreset_rxusrclk2));
  LUT2 #(
    .INIT(4'hE)) 
    can_insert_wra_comb_i_1
       (.I0(can_insert_wra),
        .I1(can_insert_wra2),
        .O(can_insert_wra_comb_i_1_n_0));
  FDRE can_insert_wra_comb_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(can_insert_wra_comb_i_1_n_0),
        .Q(can_insert_wra_comb),
        .R(rxreset_rxusrclk2));
  LUT1 #(
    .INIT(2'h1)) 
    can_insert_wra_i_1
       (.I0(fifo_status),
        .O(can_insert));
  FDRE can_insert_wra_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(can_insert),
        .Q(can_insert_wra),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_idle_delete idle_delete_i
       (.Q(Q),
        .\mcp1_rx_ebuff_ctrl_reg[7] (\mcp1_rx_ebuff_ctrl_reg[7] ),
        .out(out),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .status(fifo_status),
        .wr_data(fifo_wr_data),
        .wr_en(idle_delete_i_n_0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_idle_insert idle_insert_i
       (.can_insert_rd(can_insert_rd),
        .configuration_vector(configuration_vector),
        .coreclk(coreclk),
        .empty(empty),
        .rd_data(fifo_rd_data),
        .\rd_data_reg[72] (asynch_fifo_i_i_3__0_n_0),
        .rd_en(idle_insert_i_n_0),
        .reset(reset),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .\xgmii_txc_reg2_reg[7] (\xgmii_txc_reg2_reg[7] ),
        .\xgmii_txd_reg2_reg[63] (\xgmii_txd_reg2_reg[63] ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer_wrapper" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer_wrapper
   (xgmii_rxd,
    xgmii_rxc,
    Q,
    rxusrclk2,
    out,
    rxreset_rxusrclk2,
    coreclk,
    reset,
    \xgmii_txd_reg2_reg[63] ,
    configuration_vector,
    \xgmii_txc_reg2_reg[7] ,
    \mcp1_rx_ebuff_ctrl_reg[7] );
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input [63:0]Q;
  input rxusrclk2;
  input out;
  input rxreset_rxusrclk2;
  input coreclk;
  input reset;
  input [63:0]\xgmii_txd_reg2_reg[63] ;
  input [0:0]configuration_vector;
  input [7:0]\xgmii_txc_reg2_reg[7] ;
  input [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;

  wire [63:0]Q;
  wire [0:0]configuration_vector;
  wire coreclk;
  wire [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire out;
  wire reset;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]\xgmii_txc_reg2_reg[7] ;
  wire [63:0]\xgmii_txd_reg2_reg[63] ;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_elastic_buffer rx_elastic_buffer_i
       (.Q(Q),
        .configuration_vector(configuration_vector),
        .coreclk(coreclk),
        .\mcp1_rx_ebuff_ctrl_reg[7] (\mcp1_rx_ebuff_ctrl_reg[7] ),
        .out(out),
        .reset(reset),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .\xgmii_txc_reg2_reg[7] (\xgmii_txc_reg2_reg[7] ),
        .\xgmii_txd_reg2_reg[63] (\xgmii_txd_reg2_reg[63] ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register
   (\status_vector[15] ,
    coreclk,
    configuration_vector,
    resetdone,
    pcs_reset_clear_core_intr);
  output \status_vector[15] ;
  input coreclk;
  input [0:0]configuration_vector;
  input resetdone;
  input pcs_reset_clear_core_intr;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire pcs_reset_clear_core_intr;
  wire \q[0]_i_1__0_n_0 ;
  wire resetdone;
  wire \status_vector[15] ;

  LUT4 #(
    .INIT(16'hEECE)) 
    \q[0]_i_1__0 
       (.I0(\status_vector[15] ),
        .I1(configuration_vector),
        .I2(resetdone),
        .I3(pcs_reset_clear_core_intr),
        .O(\q[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__0_n_0 ),
        .Q(\status_vector[15] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register_39
   (reset_local_reg,
    SR,
    clear_test_pattern_err_count,
    \q_reg[0]_0 ,
    \q_reg[15] ,
    status_vector,
    \q_reg[0]_1 ,
    coreclk,
    configuration_vector,
    reset,
    re_prev,
    re_prev_0,
    q_reg,
    \q_reg[0]_2 ,
    re_prev_1,
    resetdone,
    pcs_reset_clear_core_intr);
  output reset_local_reg;
  output [0:0]SR;
  output clear_test_pattern_err_count;
  output [0:0]\q_reg[0]_0 ;
  output [0:0]\q_reg[15] ;
  output [0:0]status_vector;
  output \q_reg[0]_1 ;
  input coreclk;
  input [3:0]configuration_vector;
  input reset;
  input re_prev;
  input re_prev_0;
  input q_reg;
  input [0:0]\q_reg[0]_2 ;
  input re_prev_1;
  input resetdone;
  input pcs_reset_clear_core_intr;

  wire [0:0]SR;
  wire clear_test_pattern_err_count;
  wire [3:0]configuration_vector;
  wire coreclk;
  wire pcs_reset_clear_core_intr;
  wire \q[0]_i_1__1_n_0 ;
  wire q_reg;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire [0:0]\q_reg[0]_2 ;
  wire [0:0]\q_reg[15] ;
  wire re_prev;
  wire re_prev_0;
  wire re_prev_1;
  wire reset;
  wire reset_local_reg;
  wire resetdone;
  wire [0:0]status_vector;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    clear_test_pattern_err_count_reg_i_1
       (.I0(configuration_vector[3]),
        .I1(reset_local_reg),
        .I2(reset),
        .O(clear_test_pattern_err_count));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \pcs_ber_count[5]_i_1 
       (.I0(configuration_vector[2]),
        .I1(reset_local_reg),
        .I2(reset),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \q[0]_i_1__1 
       (.I0(reset_local_reg),
        .I1(configuration_vector[0]),
        .I2(resetdone),
        .I3(pcs_reset_clear_core_intr),
        .O(\q[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0301030155550301)) 
    \q[0]_i_1__5 
       (.I0(q_reg),
        .I1(reset_local_reg),
        .I2(reset),
        .I3(\q_reg[0]_2 ),
        .I4(configuration_vector[1]),
        .I5(re_prev_1),
        .O(\q_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \q[15]_i_1 
       (.I0(reset_local_reg),
        .I1(reset),
        .I2(re_prev_0),
        .I3(configuration_vector[3]),
        .O(\q_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \q[5]_i_1 
       (.I0(reset_local_reg),
        .I1(reset),
        .I2(re_prev),
        .I3(configuration_vector[2]),
        .O(\q_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__1_n_0 ),
        .Q(reset_local_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \status_vector[223]_INST_0 
       (.I0(reset),
        .I1(reset_local_reg),
        .O(status_vector));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0
   (status_vector,
    configuration_vector,
    coreclk,
    signal_detect_sync,
    \q_reg[0]_0 ,
    reset);
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input coreclk;
  input signal_detect_sync;
  input \q_reg[0]_0 ;
  input reset;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire \q[0]_i_1__2_n_0 ;
  wire \q_reg[0]_0 ;
  wire re_prev;
  wire reset;
  wire signal_detect_sync;
  wire [0:0]status_vector;

  LUT6 #(
    .INIT(64'h0202AA020000AA00)) 
    \q[0]_i_1__2 
       (.I0(signal_detect_sync),
        .I1(\q_reg[0]_0 ),
        .I2(reset),
        .I3(configuration_vector),
        .I4(re_prev),
        .I5(status_vector),
        .O(\q[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__2_n_0 ),
        .Q(status_vector),
        .R(1'b0));
  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0_40
   (status_vector,
    configuration_vector,
    coreclk,
    \q_reg[0]_0 ,
    \q_reg[0]_1 ,
    reset);
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input coreclk;
  input [0:0]\q_reg[0]_0 ;
  input \q_reg[0]_1 ;
  input reset;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire \q[0]_i_1__4_n_0 ;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire re_prev;
  wire reset;
  wire [0:0]status_vector;

  LUT6 #(
    .INIT(64'h0202AA020000AA00)) 
    \q[0]_i_1__4 
       (.I0(\q_reg[0]_0 ),
        .I1(\q_reg[0]_1 ),
        .I2(reset),
        .I3(configuration_vector),
        .I4(re_prev),
        .I5(status_vector),
        .O(\q[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__4_n_0 ),
        .Q(status_vector),
        .R(1'b0));
  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized0_45
   (re_prev,
    status_vector,
    configuration_vector,
    coreclk,
    \q_reg[0]_0 ,
    reset,
    \q_reg[0]_1 );
  output re_prev;
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input coreclk;
  input [0:0]\q_reg[0]_0 ;
  input reset;
  input \q_reg[0]_1 ;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire \q[0]_i_1__7_n_0 ;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire re_prev;
  wire reset;
  wire [0:0]status_vector;

  LUT6 #(
    .INIT(64'h00A000A000A088A8)) 
    \q[0]_i_1__7 
       (.I0(\q_reg[0]_0 ),
        .I1(status_vector),
        .I2(configuration_vector),
        .I3(re_prev),
        .I4(reset),
        .I5(\q_reg[0]_1 ),
        .O(\q[0]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__7_n_0 ),
        .Q(status_vector),
        .R(1'b0));
  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1
   (status_vector,
    configuration_vector,
    coreclk,
    full,
    \q_reg[0]_0 ,
    reset);
  output [0:0]status_vector;
  input [0:0]configuration_vector;
  input coreclk;
  input full;
  input \q_reg[0]_0 ;
  input reset;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire full;
  wire \q[0]_i_1__3_n_0 ;
  wire \q_reg[0]_0 ;
  wire \reg_1_8_10/re_prev ;
  wire reset;
  wire [0:0]status_vector;

  LUT6 #(
    .INIT(64'h03020302AAAA0302)) 
    \q[0]_i_1__3 
       (.I0(full),
        .I1(\q_reg[0]_0 ),
        .I2(reset),
        .I3(status_vector),
        .I4(configuration_vector),
        .I5(\reg_1_8_10/re_prev ),
        .O(\q[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q[0]_i_1__3_n_0 ),
        .Q(status_vector),
        .R(1'b0));
  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(\reg_1_8_10/re_prev ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_44
   (status_vector,
    \q_reg[0]_0 ,
    coreclk);
  output [0:0]status_vector;
  input \q_reg[0]_0 ;
  input coreclk;

  wire coreclk;
  wire \q_reg[0]_0 ;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_46
   (status_vector,
    q_reg,
    coreclk);
  output [0:0]status_vector;
  input q_reg;
  input coreclk;

  wire coreclk;
  wire q_reg;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized1_47
   (re_prev,
    configuration_vector,
    coreclk);
  output re_prev;
  input [0:0]configuration_vector;
  input coreclk;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire re_prev;

  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized2
   (status_vector,
    SR,
    \pcs_ber_count_reg[5] ,
    coreclk);
  output [5:0]status_vector;
  input [0:0]SR;
  input [5:0]\pcs_ber_count_reg[5] ;
  input coreclk;

  wire [0:0]SR;
  wire coreclk;
  wire [5:0]\pcs_ber_count_reg[5] ;
  wire [5:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [0]),
        .Q(status_vector[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [1]),
        .Q(status_vector[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [2]),
        .Q(status_vector[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [3]),
        .Q(status_vector[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [4]),
        .Q(status_vector[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\pcs_ber_count_reg[5] [5]),
        .Q(status_vector[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized3
   (status_vector,
    SR,
    D,
    coreclk);
  output [7:0]status_vector;
  input [0:0]SR;
  input [7:0]D;
  input coreclk;

  wire [7:0]D;
  wire [0:0]SR;
  wire coreclk;
  wire [7:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(status_vector[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(status_vector[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(status_vector[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(status_vector[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(status_vector[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(status_vector[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(status_vector[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(status_vector[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized4
   (re_prev,
    status_vector,
    configuration_vector,
    coreclk,
    SR,
    Q);
  output re_prev;
  output [15:0]status_vector;
  input [0:0]configuration_vector;
  input coreclk;
  input [0:0]SR;
  input [15:0]Q;

  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]configuration_vector;
  wire coreclk;
  wire re_prev;
  wire [15:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(status_vector[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(status_vector[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(status_vector[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(status_vector[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(status_vector[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(status_vector[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(status_vector[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(status_vector[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(status_vector[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(status_vector[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(status_vector[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(status_vector[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(status_vector[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(status_vector[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(status_vector[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(status_vector[9]),
        .R(SR));
  FDRE re_prev_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5
   (status_vector,
    q_reg,
    coreclk);
  output [0:0]status_vector;
  input q_reg;
  input coreclk;

  wire coreclk;
  wire q_reg;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_41
   (status_vector,
    q_reg,
    coreclk);
  output [0:0]status_vector;
  input q_reg;
  input coreclk;

  wire coreclk;
  wire q_reg;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_42
   (status_vector,
    \q_reg[0]_0 ,
    q_reg,
    coreclk,
    configuration_vector,
    re_prev,
    reset,
    \q_reg[0]_1 ,
    \q_reg[0]_2 );
  output [0:0]status_vector;
  output \q_reg[0]_0 ;
  input q_reg;
  input coreclk;
  input [0:0]configuration_vector;
  input re_prev;
  input reset;
  input \q_reg[0]_1 ;
  input [0:0]\q_reg[0]_2 ;

  wire [0:0]configuration_vector;
  wire coreclk;
  wire q_reg;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire [0:0]\q_reg[0]_2 ;
  wire re_prev;
  wire reset;
  wire [0:0]status_vector;

  LUT6 #(
    .INIT(64'h080808FB080808AA)) 
    \q[0]_i_1__6 
       (.I0(status_vector),
        .I1(configuration_vector),
        .I2(re_prev),
        .I3(reset),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[0]_2 ),
        .O(\q_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_register__parameterized5_43
   (status_vector,
    q_reg,
    coreclk);
  output [0:0]status_vector;
  input q_reg;
  input coreclk;

  wire coreclk;
  wire q_reg;
  wire [0:0]status_vector;

  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(status_vector),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_resyncs" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs
   (core_status,
    \q_reg[0] ,
    \q_reg[0]_0 ,
    \q_reg[0]_1 ,
    \q_reg[0]_2 ,
    b_lock,
    hiber,
    in0,
    coreclk,
    reg_3_0_15,
    reset);
  output [0:0]core_status;
  output \q_reg[0] ;
  output \q_reg[0]_0 ;
  output \q_reg[0]_1 ;
  output \q_reg[0]_2 ;
  input b_lock;
  input hiber;
  input in0;
  input coreclk;
  input reg_3_0_15;
  input reset;

  wire b_lock;
  wire [0:0]core_status;
  wire coreclk;
  wire hiber;
  wire in0;
  wire \q_reg[0] ;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[0]_2 ;
  wire reg_3_0_15;
  wire reset;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_29 \resynch[0].synch_inst 
       (.b_lock(b_lock),
        .core_status(core_status),
        .coreclk(coreclk),
        .\q_reg[0] (\q_reg[0]_2 ),
        .reg_3_0_15(reg_3_0_15),
        .reset(reset));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_30 \resynch[1].synch_inst 
       (.coreclk(coreclk),
        .hiber(hiber),
        .\q_reg[0] (\q_reg[0]_1 ),
        .reg_3_0_15(reg_3_0_15),
        .reset(reset));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_31 \resynch[2].synch_inst 
       (.coreclk(coreclk),
        .in0(in0),
        .\q_reg[0] (\q_reg[0] ),
        .\q_reg[0]_0 (\q_reg[0]_0 ),
        .reg_3_0_15(reg_3_0_15),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_resyncs" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs__parameterized0
   (tx_prbs31_en,
    sel0,
    \gt_txd_reg[0] ,
    in0,
    configuration_vector,
    txusrclk2,
    D);
  output tx_prbs31_en;
  output [0:0]sel0;
  output \gt_txd_reg[0] ;
  input in0;
  input [0:0]configuration_vector;
  input txusrclk2;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]configuration_vector;
  wire \gt_txd_reg[0] ;
  wire in0;
  wire [0:0]sel0;
  wire tx_prbs31_en;
  wire txusrclk2;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_53 \resynch[0].synch_inst 
       (.in0(in0),
        .tx_prbs31_en(tx_prbs31_en),
        .txusrclk2(txusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_54 \resynch[1].synch_inst 
       (.D(D),
        .configuration_vector(configuration_vector),
        .\gt_txd_reg[0] (\gt_txd_reg[0] ),
        .sel0(sel0),
        .txusrclk2(txusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_g_resyncs_en" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_g_resyncs_en
   (q,
    rxusrclk2,
    d,
    E);
  output q;
  input rxusrclk2;
  input d;
  input [0:0]E;

  wire [0:0]E;
  wire d;
  wire q;
  wire rxusrclk2;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable \resynch[0].synch_inst 
       (.clk(rxusrclk2),
        .d(d),
        .en(E),
        .q(q));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_idle_delete" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_idle_delete
   (wr_en,
    wr_data,
    Q,
    rxreset_rxusrclk2,
    out,
    rxusrclk2,
    status,
    \mcp1_rx_ebuff_ctrl_reg[7] );
  output wr_en;
  output [73:0]wr_data;
  input [63:0]Q;
  input rxreset_rxusrclk2;
  input out;
  input rxusrclk2;
  input [0:0]status;
  input [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;

  wire [63:0]Q;
  wire [1:0]input_is_idle_comb;
  wire [1:0]input_is_seq_comb;
  wire [7:4]mcp1_ctrl_delay;
  wire [7:0]mcp1_ctrl_pipe;
  wire [63:32]mcp1_data_delay;
  wire [63:0]mcp1_data_pipe;
  wire \mcp1_fifo_cc_seq_out[0]_i_1_n_0 ;
  wire \mcp1_fifo_cc_seq_out[1]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[0]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[1]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[2]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[3]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[4]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[5]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[6]_i_1_n_0 ;
  wire \mcp1_fifo_ctrl_out[7]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[0]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[10]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[11]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[12]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[13]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[14]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[15]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[16]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[17]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[18]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[19]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[1]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[20]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[21]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[22]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[23]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[24]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[25]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[26]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[27]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[28]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[29]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[2]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[30]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[31]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[32]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[33]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[34]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[35]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[36]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[37]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[38]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[39]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[3]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[40]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[41]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[42]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[43]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[44]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[45]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[46]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[47]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[48]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[49]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[4]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[50]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[51]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[52]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[53]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[54]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[55]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[56]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[57]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[58]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[59]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[5]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[60]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[61]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[62]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[63]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[63]_i_2_n_0 ;
  wire \mcp1_fifo_data_out[63]_i_3_n_0 ;
  wire \mcp1_fifo_data_out[6]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[7]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[8]_i_1_n_0 ;
  wire \mcp1_fifo_data_out[9]_i_1_n_0 ;
  wire \mcp1_input_is_idle_reg_n_0_[0] ;
  wire \mcp1_input_is_idle_reg_n_0_[1] ;
  wire [1:0]mcp1_input_is_seq_or_idle;
  wire \mcp1_input_is_seq_or_idle[0]_i_1_n_0 ;
  wire \mcp1_input_is_seq_or_idle[1]_i_1_n_0 ;
  wire \mcp1_input_is_seq_reg_n_0_[0] ;
  wire \mcp1_input_is_seq_reg_n_0_[1] ;
  wire mcp1_input_was_idle;
  wire mcp1_input_was_seq;
  wire [7:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire [2:0]mcp1_state;
  wire \mcp1_state[0]_i_2_n_0 ;
  wire \mcp1_state[0]_i_3_n_0 ;
  wire \mcp1_state[1]_i_2__0_n_0 ;
  wire \mcp1_state[1]_i_3_n_0 ;
  wire \mcp1_state[1]_i_4__0_n_0 ;
  wire \mcp1_state[1]_i_5__0_n_0 ;
  wire \mcp1_state[2]_i_2_n_0 ;
  wire \mcp1_state[2]_i_3_n_0 ;
  wire [2:0]next_state;
  wire out;
  wire p_0_in;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire [0:0]status;
  wire [73:0]wr_data;
  wire wr_en;

  LUT3 #(
    .INIT(8'hF9)) 
    asynch_fifo_i_i_1__0
       (.I0(mcp1_state[1]),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .O(wr_en));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_idle_detect idle_detect_i0
       (.D(input_is_idle_comb[0]),
        .Q(Q[31:0]),
        .\mcp1_rx_ebuff_ctrl_reg[3] (\mcp1_rx_ebuff_ctrl_reg[7] [3:0]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_idle_detect_51 idle_detect_i1
       (.D(input_is_idle_comb[1]),
        .Q(Q[63:32]),
        .\mcp1_rx_ebuff_ctrl_reg[7] (\mcp1_rx_ebuff_ctrl_reg[7] [7:4]));
  FDSE \mcp1_ctrl_delay_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_ctrl_pipe[4]),
        .Q(mcp1_ctrl_delay[4]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_delay_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_ctrl_pipe[5]),
        .Q(mcp1_ctrl_delay[5]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_delay_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_ctrl_pipe[6]),
        .Q(mcp1_ctrl_delay[6]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_delay_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_ctrl_pipe[7]),
        .Q(mcp1_ctrl_delay[7]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_ctrl_pipe_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [0]),
        .Q(mcp1_ctrl_pipe[0]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [1]),
        .Q(mcp1_ctrl_pipe[1]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [2]),
        .Q(mcp1_ctrl_pipe[2]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[3] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [3]),
        .Q(mcp1_ctrl_pipe[3]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_ctrl_pipe_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [4]),
        .Q(mcp1_ctrl_pipe[4]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [5]),
        .Q(mcp1_ctrl_pipe[5]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [6]),
        .Q(mcp1_ctrl_pipe[6]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_ctrl_pipe_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_rx_ebuff_ctrl_reg[7] [7]),
        .Q(mcp1_ctrl_pipe[7]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[32] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[32]),
        .Q(mcp1_data_delay[32]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[33] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[33]),
        .Q(mcp1_data_delay[33]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[34] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[34]),
        .Q(mcp1_data_delay[34]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[35] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[35]),
        .Q(mcp1_data_delay[35]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[36] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[36]),
        .Q(mcp1_data_delay[36]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[37] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[37]),
        .Q(mcp1_data_delay[37]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[38] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[38]),
        .Q(mcp1_data_delay[38]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[39] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[39]),
        .Q(mcp1_data_delay[39]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[40] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[40]),
        .Q(mcp1_data_delay[40]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[41] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[41]),
        .Q(mcp1_data_delay[41]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[42] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[42]),
        .Q(mcp1_data_delay[42]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[43] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[43]),
        .Q(mcp1_data_delay[43]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[44] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[44]),
        .Q(mcp1_data_delay[44]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[45] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[45]),
        .Q(mcp1_data_delay[45]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[46] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[46]),
        .Q(mcp1_data_delay[46]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[47] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[47]),
        .Q(mcp1_data_delay[47]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[48] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[48]),
        .Q(mcp1_data_delay[48]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[49] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[49]),
        .Q(mcp1_data_delay[49]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[50] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[50]),
        .Q(mcp1_data_delay[50]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[51] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[51]),
        .Q(mcp1_data_delay[51]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[52] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[52]),
        .Q(mcp1_data_delay[52]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[53] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[53]),
        .Q(mcp1_data_delay[53]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[54] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[54]),
        .Q(mcp1_data_delay[54]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[55] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[55]),
        .Q(mcp1_data_delay[55]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_delay_reg[56] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[56]),
        .Q(mcp1_data_delay[56]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[57] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[57]),
        .Q(mcp1_data_delay[57]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[58] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[58]),
        .Q(mcp1_data_delay[58]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[59] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[59]),
        .Q(mcp1_data_delay[59]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[60] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[60]),
        .Q(mcp1_data_delay[60]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[61] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[61]),
        .Q(mcp1_data_delay[61]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[62] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[62]),
        .Q(mcp1_data_delay[62]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_delay_reg[63] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_data_pipe[63]),
        .Q(mcp1_data_delay[63]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[0]),
        .Q(mcp1_data_pipe[0]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[10] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[10]),
        .Q(mcp1_data_pipe[10]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[11] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[11]),
        .Q(mcp1_data_pipe[11]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[12] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[12]),
        .Q(mcp1_data_pipe[12]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[13] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[13]),
        .Q(mcp1_data_pipe[13]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[14] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[14]),
        .Q(mcp1_data_pipe[14]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[15] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[15]),
        .Q(mcp1_data_pipe[15]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[16] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[16]),
        .Q(mcp1_data_pipe[16]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[17] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[17]),
        .Q(mcp1_data_pipe[17]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[18] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[18]),
        .Q(mcp1_data_pipe[18]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[19] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[19]),
        .Q(mcp1_data_pipe[19]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[1]),
        .Q(mcp1_data_pipe[1]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[20] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[20]),
        .Q(mcp1_data_pipe[20]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[21] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[21]),
        .Q(mcp1_data_pipe[21]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[22] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[22]),
        .Q(mcp1_data_pipe[22]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[23] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[23]),
        .Q(mcp1_data_pipe[23]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[24] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[24]),
        .Q(mcp1_data_pipe[24]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[25] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[25]),
        .Q(mcp1_data_pipe[25]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[26] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[26]),
        .Q(mcp1_data_pipe[26]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[27] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[27]),
        .Q(mcp1_data_pipe[27]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[28] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[28]),
        .Q(mcp1_data_pipe[28]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[29] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[29]),
        .Q(mcp1_data_pipe[29]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[2]),
        .Q(mcp1_data_pipe[2]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[30] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[30]),
        .Q(mcp1_data_pipe[30]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[31] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[31]),
        .Q(mcp1_data_pipe[31]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[32] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[32]),
        .Q(mcp1_data_pipe[32]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[33] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[33]),
        .Q(mcp1_data_pipe[33]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[34] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[34]),
        .Q(mcp1_data_pipe[34]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[35] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[35]),
        .Q(mcp1_data_pipe[35]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[36] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[36]),
        .Q(mcp1_data_pipe[36]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[37] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[37]),
        .Q(mcp1_data_pipe[37]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[38] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[38]),
        .Q(mcp1_data_pipe[38]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[39] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[39]),
        .Q(mcp1_data_pipe[39]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[3] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[3]),
        .Q(mcp1_data_pipe[3]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[40] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[40]),
        .Q(mcp1_data_pipe[40]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[41] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[41]),
        .Q(mcp1_data_pipe[41]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[42] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[42]),
        .Q(mcp1_data_pipe[42]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[43] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[43]),
        .Q(mcp1_data_pipe[43]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[44] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[44]),
        .Q(mcp1_data_pipe[44]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[45] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[45]),
        .Q(mcp1_data_pipe[45]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[46] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[46]),
        .Q(mcp1_data_pipe[46]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[47] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[47]),
        .Q(mcp1_data_pipe[47]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[48] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[48]),
        .Q(mcp1_data_pipe[48]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[49] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[49]),
        .Q(mcp1_data_pipe[49]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[4]),
        .Q(mcp1_data_pipe[4]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[50] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[50]),
        .Q(mcp1_data_pipe[50]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[51] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[51]),
        .Q(mcp1_data_pipe[51]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[52] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[52]),
        .Q(mcp1_data_pipe[52]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[53] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[53]),
        .Q(mcp1_data_pipe[53]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[54] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[54]),
        .Q(mcp1_data_pipe[54]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[55] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[55]),
        .Q(mcp1_data_pipe[55]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[56] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[56]),
        .Q(mcp1_data_pipe[56]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[57] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[57]),
        .Q(mcp1_data_pipe[57]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[58] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[58]),
        .Q(mcp1_data_pipe[58]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[59] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[59]),
        .Q(mcp1_data_pipe[59]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[5]),
        .Q(mcp1_data_pipe[5]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[60] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[60]),
        .Q(mcp1_data_pipe[60]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[61] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[61]),
        .Q(mcp1_data_pipe[61]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[62] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[62]),
        .Q(mcp1_data_pipe[62]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[63] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[63]),
        .Q(mcp1_data_pipe[63]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[6]),
        .Q(mcp1_data_pipe[6]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_data_pipe_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[7]),
        .Q(mcp1_data_pipe[7]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[8] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[8]),
        .Q(mcp1_data_pipe[8]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_data_pipe_reg[9] 
       (.C(rxusrclk2),
        .CE(out),
        .D(Q[9]),
        .Q(mcp1_data_pipe[9]),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_cc_seq_out[0]_i_1 
       (.I0(p_0_in),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_input_is_seq_or_idle[0]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_cc_seq_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_cc_seq_out[1]_i_1 
       (.I0(mcp1_input_is_seq_or_idle[0]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_input_is_seq_or_idle[1]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_cc_seq_out[1]_i_1_n_0 ));
  FDRE \mcp1_fifo_cc_seq_out_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_cc_seq_out[0]_i_1_n_0 ),
        .Q(wr_data[72]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_cc_seq_out_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_cc_seq_out[1]_i_1_n_0 ),
        .Q(wr_data[73]),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[0]_i_1 
       (.I0(mcp1_ctrl_delay[4]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[0]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[1]_i_1 
       (.I0(mcp1_ctrl_delay[5]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[1]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[2]_i_1 
       (.I0(mcp1_ctrl_delay[6]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[2]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[3]_i_1 
       (.I0(mcp1_ctrl_delay[7]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[3]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[4]_i_1 
       (.I0(mcp1_ctrl_pipe[0]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[4]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[5]_i_1 
       (.I0(mcp1_ctrl_pipe[1]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[5]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[6]_i_1 
       (.I0(mcp1_ctrl_pipe[2]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[6]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_ctrl_out[7]_i_1 
       (.I0(mcp1_ctrl_pipe[3]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_ctrl_pipe[7]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_ctrl_out[7]_i_1_n_0 ));
  FDSE \mcp1_fifo_ctrl_out_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[0]_i_1_n_0 ),
        .Q(wr_data[64]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[1]_i_1_n_0 ),
        .Q(wr_data[65]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[2]_i_1_n_0 ),
        .Q(wr_data[66]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[3] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[3]_i_1_n_0 ),
        .Q(wr_data[67]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_ctrl_out_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[4]_i_1_n_0 ),
        .Q(wr_data[68]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[5]_i_1_n_0 ),
        .Q(wr_data[69]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[6]_i_1_n_0 ),
        .Q(wr_data[70]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_ctrl_out_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_ctrl_out[7]_i_1_n_0 ),
        .Q(wr_data[71]),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[0]_i_1 
       (.I0(mcp1_data_delay[32]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[0]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[10]_i_1 
       (.I0(mcp1_data_delay[42]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[10]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[11]_i_1 
       (.I0(mcp1_data_delay[43]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[11]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[12]_i_1 
       (.I0(mcp1_data_delay[44]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[12]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[13]_i_1 
       (.I0(mcp1_data_delay[45]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[13]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[14]_i_1 
       (.I0(mcp1_data_delay[46]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[14]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[15]_i_1 
       (.I0(mcp1_data_delay[47]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[15]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[16]_i_1 
       (.I0(mcp1_data_delay[48]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[16]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[17]_i_1 
       (.I0(mcp1_data_delay[49]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[17]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[18]_i_1 
       (.I0(mcp1_data_delay[50]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[18]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[19]_i_1 
       (.I0(mcp1_data_delay[51]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[19]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[1]_i_1 
       (.I0(mcp1_data_delay[33]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[1]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[20]_i_1 
       (.I0(mcp1_data_delay[52]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[20]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[21]_i_1 
       (.I0(mcp1_data_delay[53]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[21]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[22]_i_1 
       (.I0(mcp1_data_delay[54]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[22]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[23]_i_1 
       (.I0(mcp1_data_delay[55]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[23]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[24]_i_1 
       (.I0(mcp1_data_delay[56]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[24]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[25]_i_1 
       (.I0(mcp1_data_delay[57]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[25]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[26]_i_1 
       (.I0(mcp1_data_delay[58]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[26]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[27]_i_1 
       (.I0(mcp1_data_delay[59]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[27]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[28]_i_1 
       (.I0(mcp1_data_delay[60]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[28]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[29]_i_1 
       (.I0(mcp1_data_delay[61]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[29]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[2]_i_1 
       (.I0(mcp1_data_delay[34]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[2]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[30]_i_1 
       (.I0(mcp1_data_delay[62]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[30]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[31]_i_1 
       (.I0(mcp1_data_delay[63]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[31]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[32]_i_1 
       (.I0(mcp1_data_pipe[0]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[32]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[33]_i_1 
       (.I0(mcp1_data_pipe[1]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[33]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[34]_i_1 
       (.I0(mcp1_data_pipe[2]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[34]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[35]_i_1 
       (.I0(mcp1_data_pipe[3]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[35]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[36]_i_1 
       (.I0(mcp1_data_pipe[4]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[36]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[37]_i_1 
       (.I0(mcp1_data_pipe[5]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[37]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[38]_i_1 
       (.I0(mcp1_data_pipe[6]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[38]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[39]_i_1 
       (.I0(mcp1_data_pipe[7]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[39]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[3]_i_1 
       (.I0(mcp1_data_delay[35]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[3]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[40]_i_1 
       (.I0(mcp1_data_pipe[8]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[40]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[41]_i_1 
       (.I0(mcp1_data_pipe[9]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[41]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[42]_i_1 
       (.I0(mcp1_data_pipe[10]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[42]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[43]_i_1 
       (.I0(mcp1_data_pipe[11]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[43]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[44]_i_1 
       (.I0(mcp1_data_pipe[12]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[44]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[45]_i_1 
       (.I0(mcp1_data_pipe[13]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[45]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[46]_i_1 
       (.I0(mcp1_data_pipe[14]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[46]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[47]_i_1 
       (.I0(mcp1_data_pipe[15]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[47]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[48]_i_1 
       (.I0(mcp1_data_pipe[16]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[48]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[49]_i_1 
       (.I0(mcp1_data_pipe[17]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[49]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[4]_i_1 
       (.I0(mcp1_data_delay[36]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[4]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[50]_i_1 
       (.I0(mcp1_data_pipe[18]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[50]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[51]_i_1 
       (.I0(mcp1_data_pipe[19]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[51]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[52]_i_1 
       (.I0(mcp1_data_pipe[20]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[52]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[53]_i_1 
       (.I0(mcp1_data_pipe[21]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[53]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[54]_i_1 
       (.I0(mcp1_data_pipe[22]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[54]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[55]_i_1 
       (.I0(mcp1_data_pipe[23]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[55]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[56]_i_1 
       (.I0(mcp1_data_pipe[24]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[56]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[57]_i_1 
       (.I0(mcp1_data_pipe[25]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[57]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[58]_i_1 
       (.I0(mcp1_data_pipe[26]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[58]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[59]_i_1 
       (.I0(mcp1_data_pipe[27]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[59]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[5]_i_1 
       (.I0(mcp1_data_delay[37]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[5]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[60]_i_1 
       (.I0(mcp1_data_pipe[28]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[60]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[61]_i_1 
       (.I0(mcp1_data_pipe[29]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[61]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[62]_i_1 
       (.I0(mcp1_data_pipe[30]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[62]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[63]_i_1 
       (.I0(mcp1_data_pipe[31]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[63]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h073C0F3C033C033C)) 
    \mcp1_fifo_data_out[63]_i_2 
       (.I0(mcp1_input_was_seq),
        .I1(mcp1_state[1]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[0]),
        .I4(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I5(\mcp1_state[1]_i_5__0_n_0 ),
        .O(\mcp1_fifo_data_out[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCC3DCC3DCC3DCC3)) 
    \mcp1_fifo_data_out[63]_i_3 
       (.I0(\mcp1_state[1]_i_5__0_n_0 ),
        .I1(mcp1_state[2]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[0]),
        .I4(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I5(mcp1_input_was_seq),
        .O(\mcp1_fifo_data_out[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[6]_i_1 
       (.I0(mcp1_data_delay[38]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[6]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[7]_i_1 
       (.I0(mcp1_data_delay[39]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[7]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[8]_i_1 
       (.I0(mcp1_data_delay[40]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[8]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcp1_fifo_data_out[9]_i_1 
       (.I0(mcp1_data_delay[41]),
        .I1(\mcp1_fifo_data_out[63]_i_2_n_0 ),
        .I2(mcp1_data_pipe[9]),
        .I3(\mcp1_fifo_data_out[63]_i_3_n_0 ),
        .O(\mcp1_fifo_data_out[9]_i_1_n_0 ));
  FDRE \mcp1_fifo_data_out_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[0]_i_1_n_0 ),
        .Q(wr_data[0]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[10] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[10]_i_1_n_0 ),
        .Q(wr_data[10]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[11] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[11]_i_1_n_0 ),
        .Q(wr_data[11]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[12] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[12]_i_1_n_0 ),
        .Q(wr_data[12]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[13] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[13]_i_1_n_0 ),
        .Q(wr_data[13]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[14] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[14]_i_1_n_0 ),
        .Q(wr_data[14]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[15] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[15]_i_1_n_0 ),
        .Q(wr_data[15]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[16] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[16]_i_1_n_0 ),
        .Q(wr_data[16]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[17] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[17]_i_1_n_0 ),
        .Q(wr_data[17]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[18] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[18]_i_1_n_0 ),
        .Q(wr_data[18]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[19] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[19]_i_1_n_0 ),
        .Q(wr_data[19]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[1]_i_1_n_0 ),
        .Q(wr_data[1]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[20] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[20]_i_1_n_0 ),
        .Q(wr_data[20]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[21] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[21]_i_1_n_0 ),
        .Q(wr_data[21]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[22] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[22]_i_1_n_0 ),
        .Q(wr_data[22]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[23] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[23]_i_1_n_0 ),
        .Q(wr_data[23]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[24] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[24]_i_1_n_0 ),
        .Q(wr_data[24]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[25] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[25]_i_1_n_0 ),
        .Q(wr_data[25]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[26] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[26]_i_1_n_0 ),
        .Q(wr_data[26]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[27] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[27]_i_1_n_0 ),
        .Q(wr_data[27]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[28] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[28]_i_1_n_0 ),
        .Q(wr_data[28]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[29] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[29]_i_1_n_0 ),
        .Q(wr_data[29]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[2]_i_1_n_0 ),
        .Q(wr_data[2]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[30] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[30]_i_1_n_0 ),
        .Q(wr_data[30]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[31] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[31]_i_1_n_0 ),
        .Q(wr_data[31]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[32] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[32]_i_1_n_0 ),
        .Q(wr_data[32]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[33] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[33]_i_1_n_0 ),
        .Q(wr_data[33]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[34] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[34]_i_1_n_0 ),
        .Q(wr_data[34]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[35] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[35]_i_1_n_0 ),
        .Q(wr_data[35]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[36] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[36]_i_1_n_0 ),
        .Q(wr_data[36]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[37] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[37]_i_1_n_0 ),
        .Q(wr_data[37]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[38] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[38]_i_1_n_0 ),
        .Q(wr_data[38]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[39] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[39]_i_1_n_0 ),
        .Q(wr_data[39]),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[3] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[3]_i_1_n_0 ),
        .Q(wr_data[3]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[40] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[40]_i_1_n_0 ),
        .Q(wr_data[40]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[41] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[41]_i_1_n_0 ),
        .Q(wr_data[41]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[42] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[42]_i_1_n_0 ),
        .Q(wr_data[42]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[43] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[43]_i_1_n_0 ),
        .Q(wr_data[43]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[44] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[44]_i_1_n_0 ),
        .Q(wr_data[44]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[45] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[45]_i_1_n_0 ),
        .Q(wr_data[45]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[46] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[46]_i_1_n_0 ),
        .Q(wr_data[46]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[47] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[47]_i_1_n_0 ),
        .Q(wr_data[47]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[48] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[48]_i_1_n_0 ),
        .Q(wr_data[48]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[49] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[49]_i_1_n_0 ),
        .Q(wr_data[49]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[4] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[4]_i_1_n_0 ),
        .Q(wr_data[4]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[50] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[50]_i_1_n_0 ),
        .Q(wr_data[50]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[51] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[51]_i_1_n_0 ),
        .Q(wr_data[51]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[52] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[52]_i_1_n_0 ),
        .Q(wr_data[52]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[53] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[53]_i_1_n_0 ),
        .Q(wr_data[53]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[54] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[54]_i_1_n_0 ),
        .Q(wr_data[54]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[55] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[55]_i_1_n_0 ),
        .Q(wr_data[55]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[56] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[56]_i_1_n_0 ),
        .Q(wr_data[56]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[57] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[57]_i_1_n_0 ),
        .Q(wr_data[57]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[58] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[58]_i_1_n_0 ),
        .Q(wr_data[58]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[59] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[59]_i_1_n_0 ),
        .Q(wr_data[59]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[5] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[5]_i_1_n_0 ),
        .Q(wr_data[5]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[60] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[60]_i_1_n_0 ),
        .Q(wr_data[60]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[61] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[61]_i_1_n_0 ),
        .Q(wr_data[61]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[62] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[62]_i_1_n_0 ),
        .Q(wr_data[62]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[63] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[63]_i_1_n_0 ),
        .Q(wr_data[63]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[6] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[6]_i_1_n_0 ),
        .Q(wr_data[6]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_fifo_data_out_reg[7] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[7]_i_1_n_0 ),
        .Q(wr_data[7]),
        .S(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[8] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[8]_i_1_n_0 ),
        .Q(wr_data[8]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_fifo_data_out_reg[9] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_fifo_data_out[9]_i_1_n_0 ),
        .Q(wr_data[9]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_input_is_idle_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(input_is_idle_comb[0]),
        .Q(\mcp1_input_is_idle_reg_n_0_[0] ),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_input_is_idle_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(input_is_idle_comb[1]),
        .Q(\mcp1_input_is_idle_reg_n_0_[1] ),
        .R(rxreset_rxusrclk2));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_input_is_seq_or_idle[0]_i_1 
       (.I0(input_is_idle_comb[0]),
        .I1(input_is_seq_comb[0]),
        .O(\mcp1_input_is_seq_or_idle[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_input_is_seq_or_idle[1]_i_1 
       (.I0(input_is_idle_comb[1]),
        .I1(input_is_seq_comb[1]),
        .O(\mcp1_input_is_seq_or_idle[1]_i_1_n_0 ));
  FDRE \mcp1_input_is_seq_or_idle_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_input_is_seq_or_idle[0]_i_1_n_0 ),
        .Q(mcp1_input_is_seq_or_idle[0]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_input_is_seq_or_idle_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_input_is_seq_or_idle[1]_i_1_n_0 ),
        .Q(mcp1_input_is_seq_or_idle[1]),
        .R(rxreset_rxusrclk2));
  FDSE \mcp1_input_is_seq_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(input_is_seq_comb[0]),
        .Q(\mcp1_input_is_seq_reg_n_0_[0] ),
        .S(rxreset_rxusrclk2));
  FDSE \mcp1_input_is_seq_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(input_is_seq_comb[1]),
        .Q(\mcp1_input_is_seq_reg_n_0_[1] ),
        .S(rxreset_rxusrclk2));
  FDRE mcp1_input_was_idle_reg
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_input_is_idle_reg_n_0_[1] ),
        .Q(mcp1_input_was_idle),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_input_was_seq_or_idle_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(mcp1_input_is_seq_or_idle[1]),
        .Q(p_0_in),
        .R(rxreset_rxusrclk2));
  FDRE mcp1_input_was_seq_reg
       (.C(rxusrclk2),
        .CE(out),
        .D(\mcp1_input_is_seq_reg_n_0_[1] ),
        .Q(mcp1_input_was_seq),
        .R(rxreset_rxusrclk2));
  LUT6 #(
    .INIT(64'hCCCC0501CCCC0400)) 
    \mcp1_state[0]_i_1 
       (.I0(\mcp1_state[0]_i_2_n_0 ),
        .I1(mcp1_state[2]),
        .I2(mcp1_state[1]),
        .I3(\mcp1_state[1]_i_2__0_n_0 ),
        .I4(mcp1_state[0]),
        .I5(\mcp1_state[0]_i_3_n_0 ),
        .O(next_state[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_state[0]_i_2 
       (.I0(status),
        .I1(out),
        .O(\mcp1_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000020203F202020)) 
    \mcp1_state[0]_i_3 
       (.I0(\mcp1_input_is_seq_reg_n_0_[1] ),
        .I1(mcp1_input_was_seq),
        .I2(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I3(\mcp1_input_is_idle_reg_n_0_[1] ),
        .I4(\mcp1_input_is_idle_reg_n_0_[0] ),
        .I5(mcp1_input_was_idle),
        .O(\mcp1_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000022220333)) 
    \mcp1_state[1]_i_1 
       (.I0(\mcp1_state[1]_i_2__0_n_0 ),
        .I1(\mcp1_state[1]_i_3_n_0 ),
        .I2(\mcp1_state[1]_i_4__0_n_0 ),
        .I3(\mcp1_state[1]_i_5__0_n_0 ),
        .I4(mcp1_state[2]),
        .I5(mcp1_state[1]),
        .O(next_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \mcp1_state[1]_i_2__0 
       (.I0(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I1(\mcp1_input_is_seq_reg_n_0_[1] ),
        .I2(\mcp1_input_is_idle_reg_n_0_[0] ),
        .I3(\mcp1_input_is_idle_reg_n_0_[1] ),
        .O(\mcp1_state[1]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mcp1_state[1]_i_3 
       (.I0(out),
        .I1(status),
        .I2(mcp1_state[0]),
        .O(\mcp1_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_state[1]_i_4__0 
       (.I0(mcp1_input_was_seq),
        .I1(\mcp1_input_is_seq_reg_n_0_[0] ),
        .O(\mcp1_state[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_state[1]_i_5__0 
       (.I0(mcp1_input_was_idle),
        .I1(\mcp1_input_is_idle_reg_n_0_[0] ),
        .O(\mcp1_state[1]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    \mcp1_state[2]_i_1 
       (.I0(\mcp1_state[2]_i_2_n_0 ),
        .I1(\mcp1_state[2]_i_3_n_0 ),
        .I2(mcp1_state[2]),
        .I3(status),
        .I4(mcp1_state[0]),
        .O(next_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h666E6E6E)) 
    \mcp1_state[2]_i_2 
       (.I0(mcp1_state[1]),
        .I1(mcp1_state[0]),
        .I2(mcp1_input_was_seq),
        .I3(\mcp1_input_is_idle_reg_n_0_[0] ),
        .I4(mcp1_input_was_idle),
        .O(\mcp1_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080808080808FF08)) 
    \mcp1_state[2]_i_3 
       (.I0(\mcp1_state[1]_i_5__0_n_0 ),
        .I1(mcp1_state[0]),
        .I2(\mcp1_input_is_seq_reg_n_0_[0] ),
        .I3(mcp1_state[2]),
        .I4(\mcp1_input_is_seq_reg_n_0_[1] ),
        .I5(\mcp1_input_is_idle_reg_n_0_[1] ),
        .O(\mcp1_state[2]_i_3_n_0 ));
  FDRE \mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(out),
        .D(next_state[0]),
        .Q(mcp1_state[0]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(out),
        .D(next_state[1]),
        .Q(mcp1_state[1]),
        .R(rxreset_rxusrclk2));
  FDRE \mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(out),
        .D(next_state[2]),
        .Q(mcp1_state[2]),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_seq_detect seq_detect_i0
       (.D(input_is_seq_comb[0]),
        .Q(Q[7:0]),
        .\mcp1_rx_ebuff_ctrl_reg[3] (\mcp1_rx_ebuff_ctrl_reg[7] [3:0]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_seq_detect_52 seq_detect_i1
       (.D(input_is_seq_comb[1]),
        .Q(Q[39:32]),
        .\mcp1_rx_ebuff_ctrl_reg[7] (\mcp1_rx_ebuff_ctrl_reg[7] [7:4]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_idle_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_idle_detect
   (D,
    Q,
    \mcp1_rx_ebuff_ctrl_reg[3] );
  output [0:0]D;
  input [31:0]Q;
  input [3:0]\mcp1_rx_ebuff_ctrl_reg[3] ;

  wire [0:0]D;
  wire [31:0]Q;
  wire comp_0__0;
  wire comp_1__0;
  wire comp_2__0;
  wire comp_3__0;
  wire comp_4__0;
  wire comp_5__0;
  wire comp_6__0;
  wire comp_7__0;
  wire comp_8__0;
  wire [3:0]\mcp1_rx_ebuff_ctrl_reg[3] ;
  wire muxcyo_0;
  wire muxcyo_1;
  wire muxcyo_2;
  wire muxcyo_3;
  wire muxcyo_4;
  wire muxcyo_5;
  wire muxcyo_6;
  wire muxcyo_7;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2000)) 
    comp_0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(comp_0__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(comp_1__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_2
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(comp_2__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_3
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(comp_3__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_4
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(comp_4__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_5
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[20]),
        .I3(Q[21]),
        .O(comp_5__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_6
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[24]),
        .I3(Q[25]),
        .O(comp_6__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_7
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(Q[28]),
        .I3(Q[29]),
        .O(comp_7__0));
  LUT4 #(
    .INIT(16'h8000)) 
    comp_8
       (.I0(\mcp1_rx_ebuff_ctrl_reg[3] [3]),
        .I1(\mcp1_rx_ebuff_ctrl_reg[3] [2]),
        .I2(\mcp1_rx_ebuff_ctrl_reg[3] [0]),
        .I3(\mcp1_rx_ebuff_ctrl_reg[3] [1]),
        .O(comp_8__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({muxcyo_3,muxcyo_2,muxcyo_1,muxcyo_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({comp_3__0,comp_2__0,comp_1__0,comp_0__0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 muxcy_i4_CARRY4
       (.CI(muxcyo_3),
        .CO({muxcyo_7,muxcyo_6,muxcyo_5,muxcyo_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({comp_7__0,comp_6__0,comp_5__0,comp_4__0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 muxcy_i8_CARRY4
       (.CI(muxcyo_7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],D}),
        .CYINIT(1'b0),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],comp_8__0}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_idle_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_idle_detect_51
   (D,
    Q,
    \mcp1_rx_ebuff_ctrl_reg[7] );
  output [0:0]D;
  input [31:0]Q;
  input [3:0]\mcp1_rx_ebuff_ctrl_reg[7] ;

  wire [0:0]D;
  wire [31:0]Q;
  wire comp_0__0;
  wire comp_1__0;
  wire comp_2__0;
  wire comp_3__0;
  wire comp_4__0;
  wire comp_5__0;
  wire comp_6__0;
  wire comp_7__0;
  wire comp_8__0;
  wire [3:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire muxcyo_0;
  wire muxcyo_1;
  wire muxcyo_2;
  wire muxcyo_3;
  wire muxcyo_4;
  wire muxcyo_5;
  wire muxcyo_6;
  wire muxcyo_7;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2000)) 
    comp_0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(comp_0__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(comp_1__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_2
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(comp_2__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_3
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(comp_3__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_4
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(comp_4__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_5
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[20]),
        .I3(Q[21]),
        .O(comp_5__0));
  LUT4 #(
    .INIT(16'h2000)) 
    comp_6
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[24]),
        .I3(Q[25]),
        .O(comp_6__0));
  LUT4 #(
    .INIT(16'h0001)) 
    comp_7
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(Q[28]),
        .I3(Q[29]),
        .O(comp_7__0));
  LUT4 #(
    .INIT(16'h8000)) 
    comp_8
       (.I0(\mcp1_rx_ebuff_ctrl_reg[7] [3]),
        .I1(\mcp1_rx_ebuff_ctrl_reg[7] [2]),
        .I2(\mcp1_rx_ebuff_ctrl_reg[7] [0]),
        .I3(\mcp1_rx_ebuff_ctrl_reg[7] [1]),
        .O(comp_8__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({muxcyo_3,muxcyo_2,muxcyo_1,muxcyo_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({comp_3__0,comp_2__0,comp_1__0,comp_0__0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 muxcy_i4_CARRY4
       (.CI(muxcyo_3),
        .CO({muxcyo_7,muxcyo_6,muxcyo_5,muxcyo_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({comp_7__0,comp_6__0,comp_5__0,comp_4__0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 muxcy_i8_CARRY4
       (.CI(muxcyo_7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],D}),
        .CYINIT(1'b0),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],comp_8__0}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_idle_insert" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_idle_insert
   (rd_en,
    xgmii_rxd,
    xgmii_rxc,
    coreclk,
    rd_data,
    empty,
    reset,
    can_insert_rd,
    \rd_data_reg[72] ,
    \xgmii_txd_reg2_reg[63] ,
    configuration_vector,
    \xgmii_txc_reg2_reg[7] );
  output rd_en;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input coreclk;
  input [73:0]rd_data;
  input empty;
  input reset;
  input can_insert_rd;
  input \rd_data_reg[72] ;
  input [63:0]\xgmii_txd_reg2_reg[63] ;
  input [0:0]configuration_vector;
  input [7:0]\xgmii_txc_reg2_reg[7] ;

  wire can_insert_rd;
  wire [0:0]configuration_vector;
  wire coreclk;
  wire [7:0]ctrl_out;
  wire \ctrl_out[0]_i_1_n_0 ;
  wire \ctrl_out[1]_i_1_n_0 ;
  wire \ctrl_out[2]_i_1_n_0 ;
  wire \ctrl_out[3]_i_1_n_0 ;
  wire \ctrl_out[4]_i_1_n_0 ;
  wire \ctrl_out[5]_i_1_n_0 ;
  wire \ctrl_out[6]_i_1_n_0 ;
  wire \ctrl_out[7]_i_1_n_0 ;
  wire [63:0]data_out;
  wire \data_out[0]_i_1_n_0 ;
  wire \data_out[10]_i_1_n_0 ;
  wire \data_out[11]_i_1_n_0 ;
  wire \data_out[12]_i_1_n_0 ;
  wire \data_out[13]_i_1_n_0 ;
  wire \data_out[14]_i_1_n_0 ;
  wire \data_out[15]_i_1_n_0 ;
  wire \data_out[16]_i_1_n_0 ;
  wire \data_out[16]_i_2_n_0 ;
  wire \data_out[17]_i_1_n_0 ;
  wire \data_out[18]_i_1_n_0 ;
  wire \data_out[19]_i_1_n_0 ;
  wire \data_out[1]_i_1_n_0 ;
  wire \data_out[20]_i_1_n_0 ;
  wire \data_out[21]_i_1_n_0 ;
  wire \data_out[22]_i_1_n_0 ;
  wire \data_out[23]_i_1_n_0 ;
  wire \data_out[24]_i_1_n_0 ;
  wire \data_out[25]_i_1_n_0 ;
  wire \data_out[26]_i_1_n_0 ;
  wire \data_out[26]_i_2_n_0 ;
  wire \data_out[26]_i_3_n_0 ;
  wire \data_out[27]_i_1_n_0 ;
  wire \data_out[28]_i_1_n_0 ;
  wire \data_out[29]_i_1_n_0 ;
  wire \data_out[2]_i_1_n_0 ;
  wire \data_out[30]_i_1_n_0 ;
  wire \data_out[30]_i_2_n_0 ;
  wire \data_out[31]_i_1_n_0 ;
  wire \data_out[31]_i_2_n_0 ;
  wire \data_out[32]_i_1_n_0 ;
  wire \data_out[33]_i_1_n_0 ;
  wire \data_out[34]_i_1_n_0 ;
  wire \data_out[34]_i_2_n_0 ;
  wire \data_out[35]_i_1_n_0 ;
  wire \data_out[36]_i_1_n_0 ;
  wire \data_out[37]_i_1_n_0 ;
  wire \data_out[38]_i_1_n_0 ;
  wire \data_out[39]_i_1_n_0 ;
  wire \data_out[3]_i_1_n_0 ;
  wire \data_out[40]_i_1_n_0 ;
  wire \data_out[41]_i_1_n_0 ;
  wire \data_out[42]_i_1_n_0 ;
  wire \data_out[43]_i_1_n_0 ;
  wire \data_out[44]_i_1_n_0 ;
  wire \data_out[45]_i_1_n_0 ;
  wire \data_out[46]_i_1_n_0 ;
  wire \data_out[47]_i_1_n_0 ;
  wire \data_out[48]_i_1_n_0 ;
  wire \data_out[49]_i_1_n_0 ;
  wire \data_out[4]_i_1_n_0 ;
  wire \data_out[50]_i_1_n_0 ;
  wire \data_out[51]_i_1_n_0 ;
  wire \data_out[52]_i_1_n_0 ;
  wire \data_out[53]_i_1_n_0 ;
  wire \data_out[54]_i_1_n_0 ;
  wire \data_out[55]_i_1_n_0 ;
  wire \data_out[56]_i_1_n_0 ;
  wire \data_out[57]_i_1_n_0 ;
  wire \data_out[58]_i_1_n_0 ;
  wire \data_out[58]_i_2_n_0 ;
  wire \data_out[59]_i_1_n_0 ;
  wire \data_out[5]_i_1_n_0 ;
  wire \data_out[60]_i_1_n_0 ;
  wire \data_out[61]_i_1_n_0 ;
  wire \data_out[62]_i_1_n_0 ;
  wire \data_out[62]_i_2_n_0 ;
  wire \data_out[62]_i_3_n_0 ;
  wire \data_out[63]_i_1_n_0 ;
  wire \data_out[63]_i_2_n_0 ;
  wire \data_out[6]_i_1_n_0 ;
  wire \data_out[7]_i_1_n_0 ;
  wire \data_out[8]_i_1_n_0 ;
  wire \data_out[9]_i_1_n_0 ;
  wire empty;
  wire [7:4]fifo_ctrl_delay;
  wire [63:32]fifo_data_delay;
  wire local_fault;
  wire local_fault_i_1_n_0;
  wire [73:0]rd_data;
  wire \rd_data_reg[72] ;
  wire rd_en;
  wire reset;
  wire [2:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]\xgmii_txc_reg2_reg[7] ;
  wire [63:0]\xgmii_txd_reg2_reg[63] ;

  LUT6 #(
    .INIT(64'h0000FFF00000EFFF)) 
    asynch_fifo_i_i_2__0
       (.I0(\state[0]_i_1_n_0 ),
        .I1(\rd_data_reg[72] ),
        .I2(state[0]),
        .I3(state[2]),
        .I4(local_fault),
        .I5(state[1]),
        .O(rd_en));
  LUT5 #(
    .INIT(32'hFFFDDDFD)) 
    \ctrl_out[0]_i_1 
       (.I0(\data_out[31]_i_2_n_0 ),
        .I1(empty),
        .I2(rd_data[64]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(fifo_ctrl_delay[4]),
        .O(\ctrl_out[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \ctrl_out[1]_i_1 
       (.I0(rd_data[65]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_ctrl_delay[5]),
        .O(\ctrl_out[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \ctrl_out[2]_i_1 
       (.I0(rd_data[66]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_ctrl_delay[6]),
        .O(\ctrl_out[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \ctrl_out[3]_i_1 
       (.I0(rd_data[67]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_ctrl_delay[7]),
        .O(\ctrl_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \ctrl_out[4]_i_1 
       (.I0(empty),
        .I1(\data_out[26]_i_1_n_0 ),
        .I2(\data_out[34]_i_2_n_0 ),
        .I3(rd_data[68]),
        .I4(\data_out[63]_i_2_n_0 ),
        .I5(rd_data[64]),
        .O(\ctrl_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \ctrl_out[5]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[65]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[69]),
        .I5(empty),
        .O(\ctrl_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \ctrl_out[6]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[66]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[70]),
        .I5(empty),
        .O(\ctrl_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \ctrl_out[7]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[67]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[71]),
        .I5(empty),
        .O(\ctrl_out[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[0]_i_1_n_0 ),
        .Q(ctrl_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[1]_i_1_n_0 ),
        .Q(ctrl_out[1]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[2]_i_1_n_0 ),
        .Q(ctrl_out[2]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[3]_i_1_n_0 ),
        .Q(ctrl_out[3]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[4]_i_1_n_0 ),
        .Q(ctrl_out[4]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[5]_i_1_n_0 ),
        .Q(ctrl_out[5]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[6]_i_1_n_0 ),
        .Q(ctrl_out[6]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \ctrl_out_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\ctrl_out[7]_i_1_n_0 ),
        .Q(ctrl_out[7]),
        .S(\data_out[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEAE)) 
    \data_out[0]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(rd_data[0]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[32]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[10]_i_1 
       (.I0(rd_data[10]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[42]),
        .O(\data_out[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[11]_i_1 
       (.I0(empty),
        .I1(rd_data[11]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[43]),
        .O(\data_out[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[12]_i_1 
       (.I0(empty),
        .I1(rd_data[12]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[44]),
        .O(\data_out[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[13]_i_1 
       (.I0(empty),
        .I1(rd_data[13]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[45]),
        .O(\data_out[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[14]_i_1 
       (.I0(empty),
        .I1(rd_data[14]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[46]),
        .O(\data_out[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[15]_i_1 
       (.I0(empty),
        .I1(rd_data[15]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[47]),
        .O(\data_out[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEAE)) 
    \data_out[16]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(rd_data[16]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[48]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00000014)) 
    \data_out[16]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(reset),
        .O(\data_out[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[17]_i_1 
       (.I0(rd_data[17]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[49]),
        .O(\data_out[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[18]_i_1 
       (.I0(rd_data[18]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[50]),
        .O(\data_out[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[19]_i_1 
       (.I0(empty),
        .I1(rd_data[19]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[51]),
        .O(\data_out[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[1]_i_1 
       (.I0(rd_data[1]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[33]),
        .O(\data_out[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[20]_i_1 
       (.I0(empty),
        .I1(rd_data[20]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[52]),
        .O(\data_out[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[21]_i_1 
       (.I0(empty),
        .I1(rd_data[21]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[53]),
        .O(\data_out[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[22]_i_1 
       (.I0(empty),
        .I1(rd_data[22]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[54]),
        .O(\data_out[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[23]_i_1 
       (.I0(empty),
        .I1(rd_data[23]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[55]),
        .O(\data_out[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2FFFF)) 
    \data_out[24]_i_1 
       (.I0(rd_data[24]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(fifo_data_delay[56]),
        .I3(empty),
        .I4(\data_out[31]_i_2_n_0 ),
        .O(\data_out[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[25]_i_1 
       (.I0(rd_data[25]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[57]),
        .O(\data_out[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[26]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .O(\data_out[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[26]_i_2 
       (.I0(rd_data[26]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[58]),
        .O(\data_out[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hAAABABAA)) 
    \data_out[26]_i_3 
       (.I0(empty),
        .I1(state[1]),
        .I2(local_fault),
        .I3(state[0]),
        .I4(state[2]),
        .O(\data_out[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[27]_i_1 
       (.I0(empty),
        .I1(rd_data[27]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[59]),
        .O(\data_out[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[28]_i_1 
       (.I0(empty),
        .I1(rd_data[28]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[60]),
        .O(\data_out[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[29]_i_1 
       (.I0(empty),
        .I1(rd_data[29]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[61]),
        .O(\data_out[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \data_out[2]_i_1 
       (.I0(rd_data[2]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(fifo_data_delay[34]),
        .I3(\data_out[31]_i_2_n_0 ),
        .I4(empty),
        .O(\data_out[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF0F6)) 
    \data_out[30]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(local_fault),
        .I3(state[1]),
        .I4(reset),
        .O(\data_out[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[30]_i_2 
       (.I0(empty),
        .I1(rd_data[30]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[62]),
        .O(\data_out[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \data_out[31]_i_1 
       (.I0(fifo_data_delay[63]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(rd_data[31]),
        .I3(empty),
        .I4(\data_out[31]_i_2_n_0 ),
        .O(\data_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h05040405)) 
    \data_out[31]_i_2 
       (.I0(reset),
        .I1(state[1]),
        .I2(local_fault),
        .I3(state[0]),
        .I4(state[2]),
        .O(\data_out[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \data_out[32]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .I2(empty),
        .I3(rd_data[32]),
        .I4(\data_out[63]_i_2_n_0 ),
        .I5(rd_data[0]),
        .O(\data_out[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[33]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[1]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[33]),
        .I5(empty),
        .O(\data_out[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \data_out[34]_i_1 
       (.I0(rd_data[34]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(rd_data[2]),
        .I3(empty),
        .I4(\data_out[26]_i_1_n_0 ),
        .I5(\data_out[34]_i_2_n_0 ),
        .O(\data_out[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000EA)) 
    \data_out[34]_i_2 
       (.I0(state[1]),
        .I1(rd_data[72]),
        .I2(can_insert_rd),
        .I3(state[2]),
        .I4(state[0]),
        .I5(local_fault),
        .O(\data_out[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[35]_i_1 
       (.I0(\data_out[58]_i_1_n_0 ),
        .I1(rd_data[3]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[35]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[36]_i_1 
       (.I0(\data_out[58]_i_1_n_0 ),
        .I1(rd_data[4]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[36]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[37]_i_1 
       (.I0(empty),
        .I1(rd_data[37]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[5]),
        .O(\data_out[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[38]_i_1 
       (.I0(empty),
        .I1(rd_data[38]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[6]),
        .O(\data_out[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[39]_i_1 
       (.I0(\data_out[58]_i_1_n_0 ),
        .I1(rd_data[7]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[39]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[3]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(fifo_data_delay[35]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[3]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \data_out[40]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .I2(empty),
        .I3(rd_data[40]),
        .I4(\data_out[63]_i_2_n_0 ),
        .I5(rd_data[8]),
        .O(\data_out[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[41]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[9]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[41]),
        .I5(empty),
        .O(\data_out[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[42]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[10]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[42]),
        .I5(empty),
        .O(\data_out[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[43]_i_1 
       (.I0(empty),
        .I1(rd_data[43]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[11]),
        .O(\data_out[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[44]_i_1 
       (.I0(empty),
        .I1(rd_data[44]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[12]),
        .O(\data_out[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[45]_i_1 
       (.I0(empty),
        .I1(rd_data[45]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[13]),
        .O(\data_out[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[46]_i_1 
       (.I0(empty),
        .I1(rd_data[46]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[14]),
        .O(\data_out[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[47]_i_1 
       (.I0(empty),
        .I1(rd_data[47]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[15]),
        .O(\data_out[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \data_out[48]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .I2(empty),
        .I3(rd_data[48]),
        .I4(\data_out[63]_i_2_n_0 ),
        .I5(rd_data[16]),
        .O(\data_out[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[49]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[17]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[49]),
        .I5(empty),
        .O(\data_out[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[4]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(fifo_data_delay[36]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[4]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[50]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[18]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[50]),
        .I5(empty),
        .O(\data_out[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[51]_i_1 
       (.I0(empty),
        .I1(rd_data[51]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[19]),
        .O(\data_out[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[52]_i_1 
       (.I0(empty),
        .I1(rd_data[52]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[20]),
        .O(\data_out[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[53]_i_1 
       (.I0(empty),
        .I1(rd_data[53]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[21]),
        .O(\data_out[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[54]_i_1 
       (.I0(empty),
        .I1(rd_data[54]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[22]),
        .O(\data_out[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[55]_i_1 
       (.I0(empty),
        .I1(rd_data[55]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[23]),
        .O(\data_out[55]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEFEA)) 
    \data_out[56]_i_1 
       (.I0(\data_out[62]_i_1_n_0 ),
        .I1(rd_data[24]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[56]),
        .I4(empty),
        .O(\data_out[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[57]_i_1 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[25]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[57]),
        .I5(empty),
        .O(\data_out[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011111000)) 
    \data_out[58]_i_1 
       (.I0(local_fault),
        .I1(\data_out[62]_i_3_n_0 ),
        .I2(can_insert_rd),
        .I3(rd_data[72]),
        .I4(state[1]),
        .I5(reset),
        .O(\data_out[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111000)) 
    \data_out[58]_i_2 
       (.I0(local_fault),
        .I1(reset),
        .I2(rd_data[26]),
        .I3(\data_out[63]_i_2_n_0 ),
        .I4(rd_data[58]),
        .I5(empty),
        .O(\data_out[58]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[59]_i_1 
       (.I0(empty),
        .I1(rd_data[59]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[27]),
        .O(\data_out[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[5]_i_1 
       (.I0(empty),
        .I1(rd_data[5]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[37]),
        .O(\data_out[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[60]_i_1 
       (.I0(empty),
        .I1(rd_data[60]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[28]),
        .O(\data_out[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[61]_i_1 
       (.I0(empty),
        .I1(rd_data[61]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[29]),
        .O(\data_out[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEEEEEE)) 
    \data_out[62]_i_1 
       (.I0(reset),
        .I1(local_fault),
        .I2(\data_out[62]_i_3_n_0 ),
        .I3(can_insert_rd),
        .I4(rd_data[72]),
        .I5(state[1]),
        .O(\data_out[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[62]_i_2 
       (.I0(empty),
        .I1(rd_data[62]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[30]),
        .O(\data_out[62]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[62]_i_3 
       (.I0(state[2]),
        .I1(state[0]),
        .O(\data_out[62]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    \data_out[63]_i_1 
       (.I0(rd_data[31]),
        .I1(\data_out[63]_i_2_n_0 ),
        .I2(rd_data[63]),
        .I3(empty),
        .I4(\data_out[62]_i_1_n_0 ),
        .O(\data_out[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0074)) 
    \data_out[63]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(local_fault),
        .O(\data_out[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \data_out[6]_i_1 
       (.I0(empty),
        .I1(rd_data[6]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[38]),
        .O(\data_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555554540)) 
    \data_out[7]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(fifo_data_delay[39]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(rd_data[7]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEAE)) 
    \data_out[8]_i_1 
       (.I0(\data_out[16]_i_2_n_0 ),
        .I1(rd_data[8]),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[40]),
        .I4(empty),
        .I5(\data_out[26]_i_1_n_0 ),
        .O(\data_out[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFECE)) 
    \data_out[9]_i_1 
       (.I0(rd_data[9]),
        .I1(\data_out[26]_i_3_n_0 ),
        .I2(\data_out[63]_i_2_n_0 ),
        .I3(fifo_data_delay[41]),
        .O(\data_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[0]_i_1_n_0 ),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[10]_i_1_n_0 ),
        .Q(data_out[10]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[11]_i_1_n_0 ),
        .Q(data_out[11]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[12]_i_1_n_0 ),
        .Q(data_out[12]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[13]_i_1_n_0 ),
        .Q(data_out[13]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[14]_i_1_n_0 ),
        .Q(data_out[14]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[15]_i_1_n_0 ),
        .Q(data_out[15]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[16]_i_1_n_0 ),
        .Q(data_out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[17]_i_1_n_0 ),
        .Q(data_out[17]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[18]_i_1_n_0 ),
        .Q(data_out[18]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[19]_i_1_n_0 ),
        .Q(data_out[19]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[1]_i_1_n_0 ),
        .Q(data_out[1]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[20]_i_1_n_0 ),
        .Q(data_out[20]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[21]_i_1_n_0 ),
        .Q(data_out[21]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[22]_i_1_n_0 ),
        .Q(data_out[22]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[23]_i_1_n_0 ),
        .Q(data_out[23]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[24]_i_1_n_0 ),
        .Q(data_out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[25]_i_1_n_0 ),
        .Q(data_out[25]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[26]_i_2_n_0 ),
        .Q(data_out[26]),
        .R(\data_out[26]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[27]_i_1_n_0 ),
        .Q(data_out[27]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[28]_i_1_n_0 ),
        .Q(data_out[28]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[29]_i_1_n_0 ),
        .Q(data_out[29]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[2]_i_1_n_0 ),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[30]_i_2_n_0 ),
        .Q(data_out[30]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[31]_i_1_n_0 ),
        .Q(data_out[31]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[32]_i_1_n_0 ),
        .Q(data_out[32]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[33]_i_1_n_0 ),
        .Q(data_out[33]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[34]_i_1_n_0 ),
        .Q(data_out[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[35]_i_1_n_0 ),
        .Q(data_out[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[36]_i_1_n_0 ),
        .Q(data_out[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[37]_i_1_n_0 ),
        .Q(data_out[37]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[38]_i_1_n_0 ),
        .Q(data_out[38]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[39]_i_1_n_0 ),
        .Q(data_out[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[3]_i_1_n_0 ),
        .Q(data_out[3]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[40]_i_1_n_0 ),
        .Q(data_out[40]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[41]_i_1_n_0 ),
        .Q(data_out[41]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[42]_i_1_n_0 ),
        .Q(data_out[42]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[43]_i_1_n_0 ),
        .Q(data_out[43]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[44]_i_1_n_0 ),
        .Q(data_out[44]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[45]_i_1_n_0 ),
        .Q(data_out[45]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[46]_i_1_n_0 ),
        .Q(data_out[46]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[47]_i_1_n_0 ),
        .Q(data_out[47]),
        .R(\data_out[62]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[48]_i_1_n_0 ),
        .Q(data_out[48]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[49]_i_1_n_0 ),
        .Q(data_out[49]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[4]_i_1_n_0 ),
        .Q(data_out[4]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[50]_i_1_n_0 ),
        .Q(data_out[50]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[51]_i_1_n_0 ),
        .Q(data_out[51]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[52]_i_1_n_0 ),
        .Q(data_out[52]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[53]_i_1_n_0 ),
        .Q(data_out[53]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[54]_i_1_n_0 ),
        .Q(data_out[54]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[55]_i_1_n_0 ),
        .Q(data_out[55]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[56]_i_1_n_0 ),
        .Q(data_out[56]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[57]_i_1_n_0 ),
        .Q(data_out[57]),
        .S(\data_out[58]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_out_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[58]_i_2_n_0 ),
        .Q(data_out[58]),
        .S(\data_out[58]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[59]_i_1_n_0 ),
        .Q(data_out[59]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[5]_i_1_n_0 ),
        .Q(data_out[5]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[60]_i_1_n_0 ),
        .Q(data_out[60]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[61]_i_1_n_0 ),
        .Q(data_out[61]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[62]_i_2_n_0 ),
        .Q(data_out[62]),
        .R(\data_out[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[63]_i_1_n_0 ),
        .Q(data_out[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[6]_i_1_n_0 ),
        .Q(data_out[6]),
        .R(\data_out[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[7]_i_1_n_0 ),
        .Q(data_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[8]_i_1_n_0 ),
        .Q(data_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\data_out[9]_i_1_n_0 ),
        .Q(data_out[9]),
        .R(\data_out[26]_i_1_n_0 ));
  FDSE \fifo_ctrl_delay_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(fifo_ctrl_delay[4]),
        .S(reset));
  FDRE \fifo_ctrl_delay_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(fifo_ctrl_delay[5]),
        .R(reset));
  FDRE \fifo_ctrl_delay_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(fifo_ctrl_delay[6]),
        .R(reset));
  FDRE \fifo_ctrl_delay_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(fifo_ctrl_delay[7]),
        .R(reset));
  FDRE \fifo_data_delay_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(fifo_data_delay[32]),
        .R(reset));
  FDRE \fifo_data_delay_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(fifo_data_delay[33]),
        .R(reset));
  FDSE \fifo_data_delay_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(fifo_data_delay[34]),
        .S(reset));
  FDSE \fifo_data_delay_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(fifo_data_delay[35]),
        .S(reset));
  FDSE \fifo_data_delay_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(fifo_data_delay[36]),
        .S(reset));
  FDRE \fifo_data_delay_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(fifo_data_delay[37]),
        .R(reset));
  FDRE \fifo_data_delay_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(fifo_data_delay[38]),
        .R(reset));
  FDSE \fifo_data_delay_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(fifo_data_delay[39]),
        .S(reset));
  FDRE \fifo_data_delay_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(fifo_data_delay[40]),
        .R(reset));
  FDRE \fifo_data_delay_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(fifo_data_delay[41]),
        .R(reset));
  FDRE \fifo_data_delay_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(fifo_data_delay[42]),
        .R(reset));
  FDRE \fifo_data_delay_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(fifo_data_delay[43]),
        .R(reset));
  FDRE \fifo_data_delay_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(fifo_data_delay[44]),
        .R(reset));
  FDRE \fifo_data_delay_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(fifo_data_delay[45]),
        .R(reset));
  FDRE \fifo_data_delay_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(fifo_data_delay[46]),
        .R(reset));
  FDRE \fifo_data_delay_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(fifo_data_delay[47]),
        .R(reset));
  FDRE \fifo_data_delay_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(fifo_data_delay[48]),
        .R(reset));
  FDRE \fifo_data_delay_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(fifo_data_delay[49]),
        .R(reset));
  FDRE \fifo_data_delay_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(fifo_data_delay[50]),
        .R(reset));
  FDRE \fifo_data_delay_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(fifo_data_delay[51]),
        .R(reset));
  FDRE \fifo_data_delay_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(fifo_data_delay[52]),
        .R(reset));
  FDRE \fifo_data_delay_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(fifo_data_delay[53]),
        .R(reset));
  FDRE \fifo_data_delay_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(fifo_data_delay[54]),
        .R(reset));
  FDRE \fifo_data_delay_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(fifo_data_delay[55]),
        .R(reset));
  FDSE \fifo_data_delay_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(fifo_data_delay[56]),
        .S(reset));
  FDRE \fifo_data_delay_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(fifo_data_delay[57]),
        .R(reset));
  FDRE \fifo_data_delay_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(fifo_data_delay[58]),
        .R(reset));
  FDRE \fifo_data_delay_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(fifo_data_delay[59]),
        .R(reset));
  FDRE \fifo_data_delay_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(fifo_data_delay[60]),
        .R(reset));
  FDRE \fifo_data_delay_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(fifo_data_delay[61]),
        .R(reset));
  FDRE \fifo_data_delay_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(fifo_data_delay[62]),
        .R(reset));
  FDRE \fifo_data_delay_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(fifo_data_delay[63]),
        .R(reset));
  LUT4 #(
    .INIT(16'hFFF8)) 
    local_fault_i_1
       (.I0(local_fault),
        .I1(can_insert_rd),
        .I2(reset),
        .I3(empty),
        .O(local_fault_i_1_n_0));
  FDRE local_fault_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(local_fault_i_1_n_0),
        .Q(local_fault),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF5F7F00005040)) 
    \state[0]_i_1 
       (.I0(state[2]),
        .I1(rd_data[73]),
        .I2(can_insert_rd),
        .I3(rd_data[72]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0E0C0C0C3C0C0C0)) 
    \state[1]_i_1 
       (.I0(rd_data[73]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(rd_data[72]),
        .I4(can_insert_rd),
        .I5(state[0]),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF88888888)) 
    \state[2]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(rd_data[73]),
        .I3(can_insert_rd),
        .I4(rd_data[72]),
        .I5(state[0]),
        .O(\state[2]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(reset));
  FDRE \state_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(reset));
  FDRE \state_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[0]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [0]),
        .I1(configuration_vector),
        .I2(ctrl_out[0]),
        .O(xgmii_rxc[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[1]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [1]),
        .I1(configuration_vector),
        .I2(ctrl_out[1]),
        .O(xgmii_rxc[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[2]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [2]),
        .I1(configuration_vector),
        .I2(ctrl_out[2]),
        .O(xgmii_rxc[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[3]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [3]),
        .I1(configuration_vector),
        .I2(ctrl_out[3]),
        .O(xgmii_rxc[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[4]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [4]),
        .I1(configuration_vector),
        .I2(ctrl_out[4]),
        .O(xgmii_rxc[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[5]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [5]),
        .I1(configuration_vector),
        .I2(ctrl_out[5]),
        .O(xgmii_rxc[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[6]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [6]),
        .I1(configuration_vector),
        .I2(ctrl_out[6]),
        .O(xgmii_rxc[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxc[7]_INST_0 
       (.I0(\xgmii_txc_reg2_reg[7] [7]),
        .I1(configuration_vector),
        .I2(ctrl_out[7]),
        .O(xgmii_rxc[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[0]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [0]),
        .I1(configuration_vector),
        .I2(data_out[0]),
        .O(xgmii_rxd[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[10]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [10]),
        .I1(configuration_vector),
        .I2(data_out[10]),
        .O(xgmii_rxd[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[11]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [11]),
        .I1(configuration_vector),
        .I2(data_out[11]),
        .O(xgmii_rxd[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[12]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [12]),
        .I1(configuration_vector),
        .I2(data_out[12]),
        .O(xgmii_rxd[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[13]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [13]),
        .I1(configuration_vector),
        .I2(data_out[13]),
        .O(xgmii_rxd[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[14]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [14]),
        .I1(configuration_vector),
        .I2(data_out[14]),
        .O(xgmii_rxd[14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[15]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [15]),
        .I1(configuration_vector),
        .I2(data_out[15]),
        .O(xgmii_rxd[15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[16]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [16]),
        .I1(configuration_vector),
        .I2(data_out[16]),
        .O(xgmii_rxd[16]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[17]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [17]),
        .I1(configuration_vector),
        .I2(data_out[17]),
        .O(xgmii_rxd[17]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[18]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [18]),
        .I1(configuration_vector),
        .I2(data_out[18]),
        .O(xgmii_rxd[18]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[19]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [19]),
        .I1(configuration_vector),
        .I2(data_out[19]),
        .O(xgmii_rxd[19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[1]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [1]),
        .I1(configuration_vector),
        .I2(data_out[1]),
        .O(xgmii_rxd[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[20]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [20]),
        .I1(configuration_vector),
        .I2(data_out[20]),
        .O(xgmii_rxd[20]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[21]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [21]),
        .I1(configuration_vector),
        .I2(data_out[21]),
        .O(xgmii_rxd[21]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[22]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [22]),
        .I1(configuration_vector),
        .I2(data_out[22]),
        .O(xgmii_rxd[22]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[23]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [23]),
        .I1(configuration_vector),
        .I2(data_out[23]),
        .O(xgmii_rxd[23]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[24]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [24]),
        .I1(configuration_vector),
        .I2(data_out[24]),
        .O(xgmii_rxd[24]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[25]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [25]),
        .I1(configuration_vector),
        .I2(data_out[25]),
        .O(xgmii_rxd[25]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[26]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [26]),
        .I1(configuration_vector),
        .I2(data_out[26]),
        .O(xgmii_rxd[26]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[27]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [27]),
        .I1(configuration_vector),
        .I2(data_out[27]),
        .O(xgmii_rxd[27]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[28]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [28]),
        .I1(configuration_vector),
        .I2(data_out[28]),
        .O(xgmii_rxd[28]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[29]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [29]),
        .I1(configuration_vector),
        .I2(data_out[29]),
        .O(xgmii_rxd[29]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[2]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [2]),
        .I1(configuration_vector),
        .I2(data_out[2]),
        .O(xgmii_rxd[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[30]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [30]),
        .I1(configuration_vector),
        .I2(data_out[30]),
        .O(xgmii_rxd[30]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[31]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [31]),
        .I1(configuration_vector),
        .I2(data_out[31]),
        .O(xgmii_rxd[31]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[32]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [32]),
        .I1(configuration_vector),
        .I2(data_out[32]),
        .O(xgmii_rxd[32]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[33]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [33]),
        .I1(configuration_vector),
        .I2(data_out[33]),
        .O(xgmii_rxd[33]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[34]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [34]),
        .I1(configuration_vector),
        .I2(data_out[34]),
        .O(xgmii_rxd[34]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[35]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [35]),
        .I1(configuration_vector),
        .I2(data_out[35]),
        .O(xgmii_rxd[35]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[36]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [36]),
        .I1(configuration_vector),
        .I2(data_out[36]),
        .O(xgmii_rxd[36]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[37]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [37]),
        .I1(configuration_vector),
        .I2(data_out[37]),
        .O(xgmii_rxd[37]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[38]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [38]),
        .I1(configuration_vector),
        .I2(data_out[38]),
        .O(xgmii_rxd[38]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[39]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [39]),
        .I1(configuration_vector),
        .I2(data_out[39]),
        .O(xgmii_rxd[39]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[3]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [3]),
        .I1(configuration_vector),
        .I2(data_out[3]),
        .O(xgmii_rxd[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[40]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [40]),
        .I1(configuration_vector),
        .I2(data_out[40]),
        .O(xgmii_rxd[40]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[41]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [41]),
        .I1(configuration_vector),
        .I2(data_out[41]),
        .O(xgmii_rxd[41]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[42]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [42]),
        .I1(configuration_vector),
        .I2(data_out[42]),
        .O(xgmii_rxd[42]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[43]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [43]),
        .I1(configuration_vector),
        .I2(data_out[43]),
        .O(xgmii_rxd[43]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[44]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [44]),
        .I1(configuration_vector),
        .I2(data_out[44]),
        .O(xgmii_rxd[44]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[45]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [45]),
        .I1(configuration_vector),
        .I2(data_out[45]),
        .O(xgmii_rxd[45]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[46]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [46]),
        .I1(configuration_vector),
        .I2(data_out[46]),
        .O(xgmii_rxd[46]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[47]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [47]),
        .I1(configuration_vector),
        .I2(data_out[47]),
        .O(xgmii_rxd[47]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[48]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [48]),
        .I1(configuration_vector),
        .I2(data_out[48]),
        .O(xgmii_rxd[48]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[49]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [49]),
        .I1(configuration_vector),
        .I2(data_out[49]),
        .O(xgmii_rxd[49]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[4]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [4]),
        .I1(configuration_vector),
        .I2(data_out[4]),
        .O(xgmii_rxd[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[50]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [50]),
        .I1(configuration_vector),
        .I2(data_out[50]),
        .O(xgmii_rxd[50]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[51]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [51]),
        .I1(configuration_vector),
        .I2(data_out[51]),
        .O(xgmii_rxd[51]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[52]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [52]),
        .I1(configuration_vector),
        .I2(data_out[52]),
        .O(xgmii_rxd[52]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[53]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [53]),
        .I1(configuration_vector),
        .I2(data_out[53]),
        .O(xgmii_rxd[53]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[54]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [54]),
        .I1(configuration_vector),
        .I2(data_out[54]),
        .O(xgmii_rxd[54]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[55]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [55]),
        .I1(configuration_vector),
        .I2(data_out[55]),
        .O(xgmii_rxd[55]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[56]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [56]),
        .I1(configuration_vector),
        .I2(data_out[56]),
        .O(xgmii_rxd[56]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[57]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [57]),
        .I1(configuration_vector),
        .I2(data_out[57]),
        .O(xgmii_rxd[57]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[58]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [58]),
        .I1(configuration_vector),
        .I2(data_out[58]),
        .O(xgmii_rxd[58]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[59]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [59]),
        .I1(configuration_vector),
        .I2(data_out[59]),
        .O(xgmii_rxd[59]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[5]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [5]),
        .I1(configuration_vector),
        .I2(data_out[5]),
        .O(xgmii_rxd[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[60]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [60]),
        .I1(configuration_vector),
        .I2(data_out[60]),
        .O(xgmii_rxd[60]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[61]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [61]),
        .I1(configuration_vector),
        .I2(data_out[61]),
        .O(xgmii_rxd[61]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[62]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [62]),
        .I1(configuration_vector),
        .I2(data_out[62]),
        .O(xgmii_rxd[62]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[63]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [63]),
        .I1(configuration_vector),
        .I2(data_out[63]),
        .O(xgmii_rxd[63]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[6]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [6]),
        .I1(configuration_vector),
        .I2(data_out[6]),
        .O(xgmii_rxd[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[7]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [7]),
        .I1(configuration_vector),
        .I2(data_out[7]),
        .O(xgmii_rxd[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[8]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [8]),
        .I1(configuration_vector),
        .I2(data_out[8]),
        .O(xgmii_rxd[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xgmii_rxd[9]_INST_0 
       (.I0(\xgmii_txd_reg2_reg[63] [9]),
        .I1(configuration_vector),
        .I2(data_out[9]),
        .O(xgmii_rxd[9]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_ieee_counters" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_ieee_counters
   (pcs_test_pattern_error_count,
    Q,
    \q_reg[7] ,
    \q_reg[0] ,
    coreclk,
    pcs_ber_count_control_core_int,
    pcs_error_block_count_control_core_int,
    pcs_test_pattern_error_count_control_core_int,
    SR);
  output [15:0]pcs_test_pattern_error_count;
  output [5:0]Q;
  output [7:0]\q_reg[7] ;
  input \q_reg[0] ;
  input coreclk;
  input pcs_ber_count_control_core_int;
  input pcs_error_block_count_control_core_int;
  input pcs_test_pattern_error_count_control_core_int;
  input [0:0]SR;

  wire [5:0]Q;
  wire [0:0]SR;
  wire coreclk;
  wire [5:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire pcs_ber_count0;
  wire \pcs_ber_count[5]_i_4_n_0 ;
  wire pcs_ber_count_control_core_int;
  wire pcs_error_block_count0;
  wire \pcs_error_block_count[7]_i_3_n_0 ;
  wire pcs_error_block_count_control_core_int;
  wire [15:0]pcs_test_pattern_error_count;
  wire pcs_test_pattern_error_count0;
  wire \pcs_test_pattern_error_count[0]_i_3_n_0 ;
  wire \pcs_test_pattern_error_count[0]_i_4_n_0 ;
  wire \pcs_test_pattern_error_count[0]_i_5_n_0 ;
  wire \pcs_test_pattern_error_count[0]_i_6_n_0 ;
  wire \pcs_test_pattern_error_count[0]_i_7_n_0 ;
  wire pcs_test_pattern_error_count_control_core_int;
  wire \pcs_test_pattern_error_count_reg[0]_i_2_n_0 ;
  wire \pcs_test_pattern_error_count_reg[0]_i_2_n_1 ;
  wire \pcs_test_pattern_error_count_reg[0]_i_2_n_2 ;
  wire \pcs_test_pattern_error_count_reg[0]_i_2_n_3 ;
  wire \pcs_test_pattern_error_count_reg[0]_i_2_n_4 ;
  wire \pcs_test_pattern_error_count_reg[0]_i_2_n_5 ;
  wire \pcs_test_pattern_error_count_reg[0]_i_2_n_6 ;
  wire \pcs_test_pattern_error_count_reg[0]_i_2_n_7 ;
  wire \pcs_test_pattern_error_count_reg[12]_i_1_n_1 ;
  wire \pcs_test_pattern_error_count_reg[12]_i_1_n_2 ;
  wire \pcs_test_pattern_error_count_reg[12]_i_1_n_3 ;
  wire \pcs_test_pattern_error_count_reg[12]_i_1_n_4 ;
  wire \pcs_test_pattern_error_count_reg[12]_i_1_n_5 ;
  wire \pcs_test_pattern_error_count_reg[12]_i_1_n_6 ;
  wire \pcs_test_pattern_error_count_reg[12]_i_1_n_7 ;
  wire \pcs_test_pattern_error_count_reg[4]_i_1_n_0 ;
  wire \pcs_test_pattern_error_count_reg[4]_i_1_n_1 ;
  wire \pcs_test_pattern_error_count_reg[4]_i_1_n_2 ;
  wire \pcs_test_pattern_error_count_reg[4]_i_1_n_3 ;
  wire \pcs_test_pattern_error_count_reg[4]_i_1_n_4 ;
  wire \pcs_test_pattern_error_count_reg[4]_i_1_n_5 ;
  wire \pcs_test_pattern_error_count_reg[4]_i_1_n_6 ;
  wire \pcs_test_pattern_error_count_reg[4]_i_1_n_7 ;
  wire \pcs_test_pattern_error_count_reg[8]_i_1_n_0 ;
  wire \pcs_test_pattern_error_count_reg[8]_i_1_n_1 ;
  wire \pcs_test_pattern_error_count_reg[8]_i_1_n_2 ;
  wire \pcs_test_pattern_error_count_reg[8]_i_1_n_3 ;
  wire \pcs_test_pattern_error_count_reg[8]_i_1_n_4 ;
  wire \pcs_test_pattern_error_count_reg[8]_i_1_n_5 ;
  wire \pcs_test_pattern_error_count_reg[8]_i_1_n_6 ;
  wire \pcs_test_pattern_error_count_reg[8]_i_1_n_7 ;
  wire \q_reg[0] ;
  wire [7:0]\q_reg[7] ;
  wire [3:3]\NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pcs_ber_count[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pcs_ber_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pcs_ber_count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pcs_ber_count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pcs_ber_count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \pcs_ber_count[5]_i_2 
       (.I0(pcs_ber_count_control_core_int),
        .I1(Q[4]),
        .I2(\pcs_ber_count[5]_i_4_n_0 ),
        .I3(Q[5]),
        .O(pcs_ber_count0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pcs_ber_count[5]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \pcs_ber_count[5]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\pcs_ber_count[5]_i_4_n_0 ));
  FDRE \pcs_ber_count_reg[0] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \pcs_ber_count_reg[1] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \pcs_ber_count_reg[2] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \pcs_ber_count_reg[3] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \pcs_ber_count_reg[4] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \pcs_ber_count_reg[5] 
       (.C(coreclk),
        .CE(pcs_ber_count0),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pcs_error_block_count[0]_i_1 
       (.I0(\q_reg[7] [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pcs_error_block_count[1]_i_1 
       (.I0(\q_reg[7] [0]),
        .I1(\q_reg[7] [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pcs_error_block_count[2]_i_1 
       (.I0(\q_reg[7] [2]),
        .I1(\q_reg[7] [0]),
        .I2(\q_reg[7] [1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pcs_error_block_count[3]_i_1 
       (.I0(\q_reg[7] [1]),
        .I1(\q_reg[7] [0]),
        .I2(\q_reg[7] [2]),
        .I3(\q_reg[7] [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pcs_error_block_count[4]_i_1 
       (.I0(\q_reg[7] [4]),
        .I1(\q_reg[7] [1]),
        .I2(\q_reg[7] [0]),
        .I3(\q_reg[7] [2]),
        .I4(\q_reg[7] [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pcs_error_block_count[5]_i_1 
       (.I0(\q_reg[7] [5]),
        .I1(\q_reg[7] [3]),
        .I2(\q_reg[7] [2]),
        .I3(\q_reg[7] [0]),
        .I4(\q_reg[7] [1]),
        .I5(\q_reg[7] [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pcs_error_block_count[6]_i_1 
       (.I0(\q_reg[7] [6]),
        .I1(\q_reg[7] [4]),
        .I2(\pcs_error_block_count[7]_i_3_n_0 ),
        .I3(\q_reg[7] [5]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \pcs_error_block_count[7]_i_1 
       (.I0(pcs_error_block_count_control_core_int),
        .I1(\q_reg[7] [5]),
        .I2(\q_reg[7] [4]),
        .I3(\q_reg[7] [7]),
        .I4(\q_reg[7] [6]),
        .I5(\pcs_error_block_count[7]_i_3_n_0 ),
        .O(pcs_error_block_count0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pcs_error_block_count[7]_i_2 
       (.I0(\q_reg[7] [7]),
        .I1(\q_reg[7] [5]),
        .I2(\pcs_error_block_count[7]_i_3_n_0 ),
        .I3(\q_reg[7] [4]),
        .I4(\q_reg[7] [6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \pcs_error_block_count[7]_i_3 
       (.I0(\q_reg[7] [3]),
        .I1(\q_reg[7] [2]),
        .I2(\q_reg[7] [0]),
        .I3(\q_reg[7] [1]),
        .O(\pcs_error_block_count[7]_i_3_n_0 ));
  FDRE \pcs_error_block_count_reg[0] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[0]),
        .Q(\q_reg[7] [0]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[1] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[1]),
        .Q(\q_reg[7] [1]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[2] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[2]),
        .Q(\q_reg[7] [2]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[3] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[3]),
        .Q(\q_reg[7] [3]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[4] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[4]),
        .Q(\q_reg[7] [4]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[5] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[5]),
        .Q(\q_reg[7] [5]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[6] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[6]),
        .Q(\q_reg[7] [6]),
        .R(SR));
  FDRE \pcs_error_block_count_reg[7] 
       (.C(coreclk),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[7]),
        .Q(\q_reg[7] [7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \pcs_test_pattern_error_count[0]_i_1 
       (.I0(pcs_test_pattern_error_count_control_core_int),
        .I1(\pcs_test_pattern_error_count[0]_i_3_n_0 ),
        .I2(\pcs_test_pattern_error_count[0]_i_4_n_0 ),
        .I3(\pcs_test_pattern_error_count[0]_i_5_n_0 ),
        .I4(\pcs_test_pattern_error_count[0]_i_6_n_0 ),
        .O(pcs_test_pattern_error_count0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pcs_test_pattern_error_count[0]_i_3 
       (.I0(pcs_test_pattern_error_count[4]),
        .I1(pcs_test_pattern_error_count[3]),
        .I2(pcs_test_pattern_error_count[8]),
        .I3(pcs_test_pattern_error_count[2]),
        .O(\pcs_test_pattern_error_count[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pcs_test_pattern_error_count[0]_i_4 
       (.I0(pcs_test_pattern_error_count[10]),
        .I1(pcs_test_pattern_error_count[0]),
        .I2(pcs_test_pattern_error_count[9]),
        .I3(pcs_test_pattern_error_count[6]),
        .O(\pcs_test_pattern_error_count[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \pcs_test_pattern_error_count[0]_i_5 
       (.I0(pcs_test_pattern_error_count[13]),
        .I1(pcs_test_pattern_error_count[5]),
        .I2(pcs_test_pattern_error_count[11]),
        .I3(pcs_test_pattern_error_count[7]),
        .O(\pcs_test_pattern_error_count[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pcs_test_pattern_error_count[0]_i_6 
       (.I0(pcs_test_pattern_error_count[14]),
        .I1(pcs_test_pattern_error_count[1]),
        .I2(pcs_test_pattern_error_count[15]),
        .I3(pcs_test_pattern_error_count[12]),
        .O(\pcs_test_pattern_error_count[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcs_test_pattern_error_count[0]_i_7 
       (.I0(pcs_test_pattern_error_count[0]),
        .O(\pcs_test_pattern_error_count[0]_i_7_n_0 ));
  FDRE \pcs_test_pattern_error_count_reg[0] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[0]_i_2_n_7 ),
        .Q(pcs_test_pattern_error_count[0]),
        .R(\q_reg[0] ));
  CARRY4 \pcs_test_pattern_error_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\pcs_test_pattern_error_count_reg[0]_i_2_n_0 ,\pcs_test_pattern_error_count_reg[0]_i_2_n_1 ,\pcs_test_pattern_error_count_reg[0]_i_2_n_2 ,\pcs_test_pattern_error_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\pcs_test_pattern_error_count_reg[0]_i_2_n_4 ,\pcs_test_pattern_error_count_reg[0]_i_2_n_5 ,\pcs_test_pattern_error_count_reg[0]_i_2_n_6 ,\pcs_test_pattern_error_count_reg[0]_i_2_n_7 }),
        .S({pcs_test_pattern_error_count[3:1],\pcs_test_pattern_error_count[0]_i_7_n_0 }));
  FDRE \pcs_test_pattern_error_count_reg[10] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[8]_i_1_n_5 ),
        .Q(pcs_test_pattern_error_count[10]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[11] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[8]_i_1_n_4 ),
        .Q(pcs_test_pattern_error_count[11]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[12] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[12]_i_1_n_7 ),
        .Q(pcs_test_pattern_error_count[12]),
        .R(\q_reg[0] ));
  CARRY4 \pcs_test_pattern_error_count_reg[12]_i_1 
       (.CI(\pcs_test_pattern_error_count_reg[8]_i_1_n_0 ),
        .CO({\NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED [3],\pcs_test_pattern_error_count_reg[12]_i_1_n_1 ,\pcs_test_pattern_error_count_reg[12]_i_1_n_2 ,\pcs_test_pattern_error_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pcs_test_pattern_error_count_reg[12]_i_1_n_4 ,\pcs_test_pattern_error_count_reg[12]_i_1_n_5 ,\pcs_test_pattern_error_count_reg[12]_i_1_n_6 ,\pcs_test_pattern_error_count_reg[12]_i_1_n_7 }),
        .S(pcs_test_pattern_error_count[15:12]));
  FDRE \pcs_test_pattern_error_count_reg[13] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[12]_i_1_n_6 ),
        .Q(pcs_test_pattern_error_count[13]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[14] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[12]_i_1_n_5 ),
        .Q(pcs_test_pattern_error_count[14]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[15] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[12]_i_1_n_4 ),
        .Q(pcs_test_pattern_error_count[15]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[1] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[0]_i_2_n_6 ),
        .Q(pcs_test_pattern_error_count[1]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[2] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[0]_i_2_n_5 ),
        .Q(pcs_test_pattern_error_count[2]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[3] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[0]_i_2_n_4 ),
        .Q(pcs_test_pattern_error_count[3]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[4] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[4]_i_1_n_7 ),
        .Q(pcs_test_pattern_error_count[4]),
        .R(\q_reg[0] ));
  CARRY4 \pcs_test_pattern_error_count_reg[4]_i_1 
       (.CI(\pcs_test_pattern_error_count_reg[0]_i_2_n_0 ),
        .CO({\pcs_test_pattern_error_count_reg[4]_i_1_n_0 ,\pcs_test_pattern_error_count_reg[4]_i_1_n_1 ,\pcs_test_pattern_error_count_reg[4]_i_1_n_2 ,\pcs_test_pattern_error_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pcs_test_pattern_error_count_reg[4]_i_1_n_4 ,\pcs_test_pattern_error_count_reg[4]_i_1_n_5 ,\pcs_test_pattern_error_count_reg[4]_i_1_n_6 ,\pcs_test_pattern_error_count_reg[4]_i_1_n_7 }),
        .S(pcs_test_pattern_error_count[7:4]));
  FDRE \pcs_test_pattern_error_count_reg[5] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[4]_i_1_n_6 ),
        .Q(pcs_test_pattern_error_count[5]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[6] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[4]_i_1_n_5 ),
        .Q(pcs_test_pattern_error_count[6]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[7] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[4]_i_1_n_4 ),
        .Q(pcs_test_pattern_error_count[7]),
        .R(\q_reg[0] ));
  FDRE \pcs_test_pattern_error_count_reg[8] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[8]_i_1_n_7 ),
        .Q(pcs_test_pattern_error_count[8]),
        .R(\q_reg[0] ));
  CARRY4 \pcs_test_pattern_error_count_reg[8]_i_1 
       (.CI(\pcs_test_pattern_error_count_reg[4]_i_1_n_0 ),
        .CO({\pcs_test_pattern_error_count_reg[8]_i_1_n_0 ,\pcs_test_pattern_error_count_reg[8]_i_1_n_1 ,\pcs_test_pattern_error_count_reg[8]_i_1_n_2 ,\pcs_test_pattern_error_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pcs_test_pattern_error_count_reg[8]_i_1_n_4 ,\pcs_test_pattern_error_count_reg[8]_i_1_n_5 ,\pcs_test_pattern_error_count_reg[8]_i_1_n_6 ,\pcs_test_pattern_error_count_reg[8]_i_1_n_7 }),
        .S(pcs_test_pattern_error_count[11:8]));
  FDRE \pcs_test_pattern_error_count_reg[9] 
       (.C(coreclk),
        .CE(pcs_test_pattern_error_count0),
        .D(\pcs_test_pattern_error_count_reg[8]_i_1_n_6 ),
        .Q(pcs_test_pattern_error_count[9]),
        .R(\q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_ieee_registers" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_ieee_registers
   (status_vector_15_sp_1,
    status_vector,
    reset_local_reg,
    SR,
    clear_test_pattern_err_count,
    configuration_vector,
    coreclk,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    reset,
    signal_detect_sync,
    full,
    q_reg_3,
    D,
    \pcs_ber_count_reg[5] ,
    Q,
    resetdone,
    pcs_reset_clear_core_intr);
  output status_vector_15_sp_1;
  output [40:0]status_vector;
  output reset_local_reg;
  output [0:0]SR;
  output clear_test_pattern_err_count;
  input [7:0]configuration_vector;
  input coreclk;
  input q_reg;
  input q_reg_0;
  input q_reg_1;
  input q_reg_2;
  input reset;
  input signal_detect_sync;
  input full;
  input q_reg_3;
  input [7:0]D;
  input [5:0]\pcs_ber_count_reg[5] ;
  input [15:0]Q;
  input resetdone;
  input pcs_reset_clear_core_intr;

  wire [7:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire clear_test_pattern_err_count;
  wire [7:0]configuration_vector;
  wire coreclk;
  wire full;
  wire [5:0]\pcs_ber_count_reg[5] ;
  wire pcs_reset_clear_core_intr;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire reset;
  wire reset_local_reg;
  wire resetdone;
  wire signal_detect_sync;
  wire [40:0]status_vector;
  wire status_vector_15_sn_1;

  assign status_vector_15_sp_1 = status_vector_15_sn_1;
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_common_ieee_registers common_reg_block
       (.D(D),
        .Q(Q),
        .SR(SR),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .configuration_vector(configuration_vector),
        .coreclk(coreclk),
        .full(full),
        .\pcs_ber_count_reg[5] (\pcs_ber_count_reg[5] ),
        .pcs_reset_clear_core_intr(pcs_reset_clear_core_intr),
        .q_reg(q_reg),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_1),
        .q_reg_2(q_reg_2),
        .q_reg_3(q_reg_3),
        .reset(reset),
        .reset_local_reg(reset_local_reg),
        .resetdone(resetdone),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector),
        .status_vector_15_sp_1(status_vector_15_sn_1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_management_cs" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_management_cs
   (prbs31_rx_enable_core_int,
    out,
    D,
    \FSM_sequential_state_reg[1] ,
    mgmt_addr,
    reset,
    coreclk,
    drp_ack,
    configuration_vector,
    Q,
    pcs_test_pattern_error_count);
  output prbs31_rx_enable_core_int;
  output [1:0]out;
  output [15:0]D;
  output [0:0]\FSM_sequential_state_reg[1] ;
  output [0:0]mgmt_addr;
  input reset;
  input coreclk;
  input drp_ack;
  input [1:0]configuration_vector;
  input [15:0]Q;
  input [15:0]pcs_test_pattern_error_count;

  wire [15:0]D;
  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [15:0]Q;
  wire [1:0]configuration_vector;
  wire coreclk;
  wire drp_ack;
  wire [0:0]mgmt_addr;
  wire [1:0]out;
  wire [15:0]pcs_test_pattern_error_count;
  wire prbs31_rx_enable_core_int;
  wire [6:6]read_addr;
  wire reset;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_cs_ipif_access ipif_access_inst
       (.D(D),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .Q(Q),
        .configuration_vector(configuration_vector),
        .coreclk(coreclk),
        .drp_ack(drp_ack),
        .out(out),
        .pcs_test_pattern_error_count(pcs_test_pattern_error_count),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .read_addr(read_addr),
        .reset(reset));
  LUT3 #(
    .INIT(8'hA8)) 
    \ipif_access_inst/ 
       (.I0(read_addr),
        .I1(out[0]),
        .I2(out[1]),
        .O(mgmt_addr));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_management_top" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_management_top
   (prbs31_rx_enable_core_int,
    clear_test_pattern_err_count,
    status_vector_15_sp_1,
    status_vector,
    reg_3_0_15,
    drp_den,
    drp_daddr,
    drp_req,
    drp_dwe,
    configuration_vector,
    coreclk,
    dclk,
    drp_drdy,
    reset,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    pcs_ber_count_control_core_int,
    pcs_error_block_count_control_core_int,
    pcs_test_pattern_error_count_control_core_int,
    signal_detect_sync,
    full,
    q_reg_3,
    dclk_reset,
    drp_drpdo,
    drp_gnt,
    resetdone,
    pcs_reset_clear_core_intr);
  output prbs31_rx_enable_core_int;
  output clear_test_pattern_err_count;
  output status_vector_15_sp_1;
  output [40:0]status_vector;
  output reg_3_0_15;
  output drp_den;
  output [0:0]drp_daddr;
  output drp_req;
  output drp_dwe;
  input [9:0]configuration_vector;
  input coreclk;
  input dclk;
  input drp_drdy;
  input reset;
  input q_reg;
  input q_reg_0;
  input q_reg_1;
  input q_reg_2;
  input pcs_ber_count_control_core_int;
  input pcs_error_block_count_control_core_int;
  input pcs_test_pattern_error_count_control_core_int;
  input signal_detect_sync;
  input full;
  input q_reg_3;
  input dclk_reset;
  input [15:0]drp_drpdo;
  input drp_gnt;
  input resetdone;
  input pcs_reset_clear_core_intr;

  wire clear_test_pattern_err_count;
  wire [9:0]configuration_vector;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire drp_ack;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_ipif_i_n_10;
  wire drp_ipif_i_n_11;
  wire drp_ipif_i_n_12;
  wire drp_ipif_i_n_13;
  wire drp_ipif_i_n_14;
  wire drp_ipif_i_n_15;
  wire drp_ipif_i_n_16;
  wire drp_ipif_i_n_17;
  wire drp_ipif_i_n_18;
  wire drp_ipif_i_n_3;
  wire drp_ipif_i_n_4;
  wire drp_ipif_i_n_5;
  wire drp_ipif_i_n_6;
  wire drp_ipif_i_n_7;
  wire drp_ipif_i_n_8;
  wire drp_ipif_i_n_9;
  wire drp_req;
  wire full;
  wire ieee_registers_i_n_43;
  wire management_cs_i_n_1;
  wire management_cs_i_n_10;
  wire management_cs_i_n_11;
  wire management_cs_i_n_12;
  wire management_cs_i_n_13;
  wire management_cs_i_n_14;
  wire management_cs_i_n_15;
  wire management_cs_i_n_16;
  wire management_cs_i_n_17;
  wire management_cs_i_n_18;
  wire management_cs_i_n_2;
  wire management_cs_i_n_3;
  wire management_cs_i_n_4;
  wire management_cs_i_n_5;
  wire management_cs_i_n_6;
  wire management_cs_i_n_7;
  wire management_cs_i_n_8;
  wire management_cs_i_n_9;
  wire [6:6]mgmt_addr;
  wire mgmt_drp_cs;
  wire [5:0]pcs_ber_count;
  wire pcs_ber_count_control_core_int;
  wire [7:0]pcs_error_block_count;
  wire pcs_error_block_count_control_core_int;
  wire pcs_reset_clear_core_intr;
  wire [15:0]pcs_test_pattern_error_count;
  wire pcs_test_pattern_error_count_control_core_int;
  wire prbs31_rx_enable_core_int;
  wire [15:0]prbs_err_count;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire reg_3_0_15;
  wire reset;
  wire resetdone;
  wire signal_detect_sync;
  wire [40:0]status_vector;
  wire status_vector_15_sn_1;

  assign status_vector_15_sp_1 = status_vector_15_sn_1;
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_drp_ipif drp_ipif_i
       (.D(mgmt_drp_cs),
        .Q({drp_ipif_i_n_3,drp_ipif_i_n_4,drp_ipif_i_n_5,drp_ipif_i_n_6,drp_ipif_i_n_7,drp_ipif_i_n_8,drp_ipif_i_n_9,drp_ipif_i_n_10,drp_ipif_i_n_11,drp_ipif_i_n_12,drp_ipif_i_n_13,drp_ipif_i_n_14,drp_ipif_i_n_15,drp_ipif_i_n_16,drp_ipif_i_n_17,drp_ipif_i_n_18}),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_ack(drp_ack),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .mgmt_addr(mgmt_addr),
        .out({management_cs_i_n_1,management_cs_i_n_2}));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_ieee_counters ieee_counters_i
       (.Q(pcs_ber_count),
        .SR(ieee_registers_i_n_43),
        .coreclk(coreclk),
        .pcs_ber_count_control_core_int(pcs_ber_count_control_core_int),
        .pcs_error_block_count_control_core_int(pcs_error_block_count_control_core_int),
        .pcs_test_pattern_error_count(pcs_test_pattern_error_count),
        .pcs_test_pattern_error_count_control_core_int(pcs_test_pattern_error_count_control_core_int),
        .\q_reg[0] (clear_test_pattern_err_count),
        .\q_reg[7] (pcs_error_block_count));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_ieee_registers ieee_registers_i
       (.D(pcs_error_block_count),
        .Q(prbs_err_count),
        .SR(ieee_registers_i_n_43),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .configuration_vector({configuration_vector[9:4],configuration_vector[1:0]}),
        .coreclk(coreclk),
        .full(full),
        .\pcs_ber_count_reg[5] (pcs_ber_count),
        .pcs_reset_clear_core_intr(pcs_reset_clear_core_intr),
        .q_reg(q_reg),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_1),
        .q_reg_2(q_reg_2),
        .q_reg_3(q_reg_3),
        .reset(reset),
        .reset_local_reg(reg_3_0_15),
        .resetdone(resetdone),
        .signal_detect_sync(signal_detect_sync),
        .status_vector(status_vector),
        .status_vector_15_sp_1(status_vector_15_sn_1));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_management_cs management_cs_i
       (.D({management_cs_i_n_3,management_cs_i_n_4,management_cs_i_n_5,management_cs_i_n_6,management_cs_i_n_7,management_cs_i_n_8,management_cs_i_n_9,management_cs_i_n_10,management_cs_i_n_11,management_cs_i_n_12,management_cs_i_n_13,management_cs_i_n_14,management_cs_i_n_15,management_cs_i_n_16,management_cs_i_n_17,management_cs_i_n_18}),
        .\FSM_sequential_state_reg[1] (mgmt_drp_cs),
        .Q({drp_ipif_i_n_3,drp_ipif_i_n_4,drp_ipif_i_n_5,drp_ipif_i_n_6,drp_ipif_i_n_7,drp_ipif_i_n_8,drp_ipif_i_n_9,drp_ipif_i_n_10,drp_ipif_i_n_11,drp_ipif_i_n_12,drp_ipif_i_n_13,drp_ipif_i_n_14,drp_ipif_i_n_15,drp_ipif_i_n_16,drp_ipif_i_n_17,drp_ipif_i_n_18}),
        .configuration_vector(configuration_vector[3:2]),
        .coreclk(coreclk),
        .drp_ack(drp_ack),
        .mgmt_addr(mgmt_addr),
        .out({management_cs_i_n_1,management_cs_i_n_2}),
        .pcs_test_pattern_error_count(pcs_test_pattern_error_count),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .reset(reset));
  FDRE \prbs_err_count_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_18),
        .Q(prbs_err_count[0]),
        .R(reset));
  FDRE \prbs_err_count_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_8),
        .Q(prbs_err_count[10]),
        .R(reset));
  FDRE \prbs_err_count_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_7),
        .Q(prbs_err_count[11]),
        .R(reset));
  FDRE \prbs_err_count_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_6),
        .Q(prbs_err_count[12]),
        .R(reset));
  FDRE \prbs_err_count_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_5),
        .Q(prbs_err_count[13]),
        .R(reset));
  FDRE \prbs_err_count_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_4),
        .Q(prbs_err_count[14]),
        .R(reset));
  FDRE \prbs_err_count_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_3),
        .Q(prbs_err_count[15]),
        .R(reset));
  FDRE \prbs_err_count_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_17),
        .Q(prbs_err_count[1]),
        .R(reset));
  FDRE \prbs_err_count_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_16),
        .Q(prbs_err_count[2]),
        .R(reset));
  FDRE \prbs_err_count_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_15),
        .Q(prbs_err_count[3]),
        .R(reset));
  FDRE \prbs_err_count_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_14),
        .Q(prbs_err_count[4]),
        .R(reset));
  FDRE \prbs_err_count_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_13),
        .Q(prbs_err_count[5]),
        .R(reset));
  FDRE \prbs_err_count_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_12),
        .Q(prbs_err_count[6]),
        .R(reset));
  FDRE \prbs_err_count_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_11),
        .Q(prbs_err_count[7]),
        .R(reset));
  FDRE \prbs_err_count_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_10),
        .Q(prbs_err_count[8]),
        .R(reset));
  FDRE \prbs_err_count_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(management_cs_i_n_9),
        .Q(prbs_err_count[9]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pcs_descramble" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pcs_descramble
   (rx_66_enc,
    Q,
    SR,
    rxusrclk2_en156_reg_rep__2,
    rxusrclk2);
  output [57:0]rx_66_enc;
  input [63:0]Q;
  input [0:0]SR;
  input [2:0]rxusrclk2_en156_reg_rep__2;
  input rxusrclk2;

  wire [63:0]Q;
  wire [0:0]SR;
  wire \mcp1_descr_reg_reg_n_0_[0] ;
  wire p_0_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in108_in;
  wire p_0_in111_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in120_in;
  wire p_0_in123_in;
  wire p_0_in126_in;
  wire p_0_in12_in;
  wire p_0_in16_in;
  wire p_0_in1_in;
  wire p_0_in20_in;
  wire p_0_in24_in;
  wire p_0_in28_in;
  wire p_0_in32_in;
  wire p_0_in36_in;
  wire p_0_in40_in;
  wire p_0_in44_in;
  wire p_0_in48_in;
  wire p_0_in4_in;
  wire p_0_in52_in;
  wire p_0_in56_in;
  wire p_0_in60_in;
  wire p_0_in64_in;
  wire p_0_in68_in;
  wire p_0_in72_in;
  wire p_0_in75_in;
  wire p_0_in78_in;
  wire p_0_in81_in;
  wire p_0_in84_in;
  wire p_0_in87_in;
  wire p_0_in8_in;
  wire p_0_in90_in;
  wire p_0_in93_in;
  wire p_0_in96_in;
  wire p_0_in99_in;
  wire p_2_in;
  wire p_2_in13_in;
  wire p_2_in17_in;
  wire p_2_in21_in;
  wire p_2_in25_in;
  wire p_2_in29_in;
  wire p_2_in2_in;
  wire p_2_in33_in;
  wire p_2_in37_in;
  wire p_2_in41_in;
  wire p_2_in45_in;
  wire p_2_in49_in;
  wire p_2_in53_in;
  wire p_2_in57_in;
  wire p_2_in5_in;
  wire p_2_in61_in;
  wire p_2_in65_in;
  wire p_2_in69_in;
  wire p_2_in9_in;
  wire [57:0]rx_66_enc;
  wire rxusrclk2;
  wire [2:0]rxusrclk2_en156_reg_rep__2;

  FDRE \mcp1_descr_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[0]),
        .D(Q[63]),
        .Q(\mcp1_descr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[53]),
        .Q(p_0_in99_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[52]),
        .Q(p_0_in96_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[51]),
        .Q(p_0_in93_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[50]),
        .Q(p_0_in90_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[49]),
        .Q(p_0_in87_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[48]),
        .Q(p_0_in84_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[47]),
        .Q(p_0_in81_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[46]),
        .Q(p_0_in78_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[45]),
        .Q(p_0_in75_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[44]),
        .Q(p_0_in72_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[62]),
        .Q(p_0_in126_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[43]),
        .Q(p_0_in68_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[42]),
        .Q(p_0_in64_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[41]),
        .Q(p_0_in60_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[40]),
        .Q(p_0_in56_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[39]),
        .Q(p_0_in52_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[38]),
        .Q(p_0_in48_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[37]),
        .Q(p_0_in44_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[36]),
        .Q(p_0_in40_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[35]),
        .Q(p_0_in36_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[34]),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[61]),
        .Q(p_0_in123_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[33]),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[32]),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[31]),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[30]),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[29]),
        .Q(p_0_in12_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[28]),
        .Q(p_0_in8_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[27]),
        .Q(p_0_in4_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[26]),
        .Q(p_0_in1_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[25]),
        .Q(p_0_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[24]),
        .Q(p_2_in69_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[60]),
        .Q(p_0_in120_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[23]),
        .Q(p_2_in65_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[22]),
        .Q(p_2_in61_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[21]),
        .Q(p_2_in57_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[20]),
        .Q(p_2_in53_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[19]),
        .Q(p_2_in49_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[18]),
        .Q(p_2_in45_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[17]),
        .Q(p_2_in41_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[16]),
        .Q(p_2_in37_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[15]),
        .Q(p_2_in33_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[14]),
        .Q(p_2_in29_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[59]),
        .Q(p_0_in117_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[13]),
        .Q(p_2_in25_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[12]),
        .Q(p_2_in21_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[11]),
        .Q(p_2_in17_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[10]),
        .Q(p_2_in13_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[9]),
        .Q(p_2_in9_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[8]),
        .Q(p_2_in5_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[7]),
        .Q(p_2_in2_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[2]),
        .D(Q[6]),
        .Q(p_2_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[58]),
        .Q(p_0_in114_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[57]),
        .Q(p_0_in111_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[56]),
        .Q(p_0_in108_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[8] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[55]),
        .Q(p_0_in105_in),
        .R(SR));
  FDRE \mcp1_descr_reg_reg[9] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(Q[54]),
        .Q(p_0_in102_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[10]_i_1 
       (.I0(Q[8]),
        .I1(p_0_in28_in),
        .I2(p_2_in29_in),
        .O(rx_66_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[11]_i_1 
       (.I0(Q[9]),
        .I1(p_0_in32_in),
        .I2(p_2_in33_in),
        .O(rx_66_enc[9]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[12]_i_1 
       (.I0(Q[10]),
        .I1(p_0_in36_in),
        .I2(p_2_in37_in),
        .O(rx_66_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[13]_i_1 
       (.I0(Q[11]),
        .I1(p_0_in40_in),
        .I2(p_2_in41_in),
        .O(rx_66_enc[11]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[14]_i_1 
       (.I0(Q[12]),
        .I1(p_0_in44_in),
        .I2(p_2_in45_in),
        .O(rx_66_enc[12]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[15]_i_1 
       (.I0(Q[13]),
        .I1(p_0_in48_in),
        .I2(p_2_in49_in),
        .O(rx_66_enc[13]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[16]_i_1 
       (.I0(Q[14]),
        .I1(p_0_in52_in),
        .I2(p_2_in53_in),
        .O(rx_66_enc[14]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[17]_i_1 
       (.I0(Q[15]),
        .I1(p_0_in56_in),
        .I2(p_2_in57_in),
        .O(rx_66_enc[15]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[18]_i_1 
       (.I0(Q[16]),
        .I1(p_0_in60_in),
        .I2(p_2_in61_in),
        .O(rx_66_enc[16]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[19]_i_1 
       (.I0(Q[17]),
        .I1(p_0_in64_in),
        .I2(p_2_in65_in),
        .O(rx_66_enc[17]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[20]_i_1 
       (.I0(Q[18]),
        .I1(p_0_in68_in),
        .I2(p_2_in69_in),
        .O(rx_66_enc[18]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[21]_i_1 
       (.I0(Q[19]),
        .I1(p_0_in72_in),
        .I2(p_0_in),
        .O(rx_66_enc[19]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[22]_i_1 
       (.I0(Q[20]),
        .I1(p_0_in75_in),
        .I2(p_0_in1_in),
        .O(rx_66_enc[20]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[23]_i_1 
       (.I0(Q[21]),
        .I1(p_0_in78_in),
        .I2(p_0_in4_in),
        .O(rx_66_enc[21]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[24]_i_1 
       (.I0(Q[22]),
        .I1(p_0_in81_in),
        .I2(p_0_in8_in),
        .O(rx_66_enc[22]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[25]_i_1 
       (.I0(Q[23]),
        .I1(p_0_in84_in),
        .I2(p_0_in12_in),
        .O(rx_66_enc[23]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[26]_i_1 
       (.I0(Q[24]),
        .I1(p_0_in87_in),
        .I2(p_0_in16_in),
        .O(rx_66_enc[24]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[27]_i_1 
       (.I0(Q[25]),
        .I1(p_0_in90_in),
        .I2(p_0_in20_in),
        .O(rx_66_enc[25]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[28]_i_1 
       (.I0(Q[26]),
        .I1(p_0_in93_in),
        .I2(p_0_in24_in),
        .O(rx_66_enc[26]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[29]_i_1 
       (.I0(Q[27]),
        .I1(p_0_in96_in),
        .I2(p_0_in28_in),
        .O(rx_66_enc[27]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[2]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(p_2_in),
        .O(rx_66_enc[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[30]_i_1 
       (.I0(Q[28]),
        .I1(p_0_in99_in),
        .I2(p_0_in32_in),
        .O(rx_66_enc[28]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[31]_i_1 
       (.I0(Q[29]),
        .I1(p_0_in102_in),
        .I2(p_0_in36_in),
        .O(rx_66_enc[29]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[32]_i_1 
       (.I0(Q[30]),
        .I1(p_0_in105_in),
        .I2(p_0_in40_in),
        .O(rx_66_enc[30]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[33]_i_1 
       (.I0(Q[31]),
        .I1(p_0_in108_in),
        .I2(p_0_in44_in),
        .O(rx_66_enc[31]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[34]_i_1 
       (.I0(Q[32]),
        .I1(p_0_in111_in),
        .I2(p_0_in48_in),
        .O(rx_66_enc[32]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[35]_i_1 
       (.I0(Q[33]),
        .I1(p_0_in114_in),
        .I2(p_0_in52_in),
        .O(rx_66_enc[33]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[36]_i_1 
       (.I0(Q[34]),
        .I1(p_0_in117_in),
        .I2(p_0_in56_in),
        .O(rx_66_enc[34]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[37]_i_1 
       (.I0(Q[35]),
        .I1(p_0_in120_in),
        .I2(p_0_in60_in),
        .O(rx_66_enc[35]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[38]_i_1 
       (.I0(Q[36]),
        .I1(p_0_in123_in),
        .I2(p_0_in64_in),
        .O(rx_66_enc[36]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[39]_i_1 
       (.I0(Q[37]),
        .I1(p_0_in126_in),
        .I2(p_0_in68_in),
        .O(rx_66_enc[37]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[3]_i_1 
       (.I0(Q[1]),
        .I1(p_0_in1_in),
        .I2(p_2_in2_in),
        .O(rx_66_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[40]_i_1 
       (.I0(Q[38]),
        .I1(\mcp1_descr_reg_reg_n_0_[0] ),
        .I2(p_0_in72_in),
        .O(rx_66_enc[38]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[41]_i_1 
       (.I0(Q[39]),
        .I1(Q[0]),
        .I2(p_0_in75_in),
        .O(rx_66_enc[39]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[42]_i_1 
       (.I0(Q[40]),
        .I1(Q[1]),
        .I2(p_0_in78_in),
        .O(rx_66_enc[40]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[43]_i_1 
       (.I0(Q[41]),
        .I1(Q[2]),
        .I2(p_0_in81_in),
        .O(rx_66_enc[41]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[44]_i_1 
       (.I0(Q[42]),
        .I1(Q[3]),
        .I2(p_0_in84_in),
        .O(rx_66_enc[42]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[45]_i_1 
       (.I0(Q[43]),
        .I1(Q[4]),
        .I2(p_0_in87_in),
        .O(rx_66_enc[43]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[46]_i_1 
       (.I0(Q[44]),
        .I1(Q[5]),
        .I2(p_0_in90_in),
        .O(rx_66_enc[44]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[47]_i_1 
       (.I0(Q[45]),
        .I1(Q[6]),
        .I2(p_0_in93_in),
        .O(rx_66_enc[45]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[48]_i_1 
       (.I0(Q[46]),
        .I1(Q[7]),
        .I2(p_0_in96_in),
        .O(rx_66_enc[46]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[49]_i_1 
       (.I0(Q[47]),
        .I1(Q[8]),
        .I2(p_0_in99_in),
        .O(rx_66_enc[47]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[4]_i_1 
       (.I0(Q[2]),
        .I1(p_0_in4_in),
        .I2(p_2_in5_in),
        .O(rx_66_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[50]_i_1 
       (.I0(Q[48]),
        .I1(Q[9]),
        .I2(p_0_in102_in),
        .O(rx_66_enc[48]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[51]_i_1 
       (.I0(Q[49]),
        .I1(Q[10]),
        .I2(p_0_in105_in),
        .O(rx_66_enc[49]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[52]_i_1 
       (.I0(Q[50]),
        .I1(Q[11]),
        .I2(p_0_in108_in),
        .O(rx_66_enc[50]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[53]_i_1 
       (.I0(Q[51]),
        .I1(Q[12]),
        .I2(p_0_in111_in),
        .O(rx_66_enc[51]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[54]_i_1 
       (.I0(Q[52]),
        .I1(Q[13]),
        .I2(p_0_in114_in),
        .O(rx_66_enc[52]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[55]_i_1 
       (.I0(Q[53]),
        .I1(Q[14]),
        .I2(p_0_in117_in),
        .O(rx_66_enc[53]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[56]_i_1 
       (.I0(Q[54]),
        .I1(Q[15]),
        .I2(p_0_in120_in),
        .O(rx_66_enc[54]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[57]_i_1 
       (.I0(Q[55]),
        .I1(Q[16]),
        .I2(p_0_in123_in),
        .O(rx_66_enc[55]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[58]_i_1 
       (.I0(Q[56]),
        .I1(Q[17]),
        .I2(p_0_in126_in),
        .O(rx_66_enc[56]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[59]_i_1 
       (.I0(Q[57]),
        .I1(Q[18]),
        .I2(\mcp1_descr_reg_reg_n_0_[0] ),
        .O(rx_66_enc[57]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[5]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in8_in),
        .I2(p_2_in9_in),
        .O(rx_66_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[6]_i_1 
       (.I0(Q[4]),
        .I1(p_0_in12_in),
        .I2(p_2_in13_in),
        .O(rx_66_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[7]_i_1 
       (.I0(Q[5]),
        .I1(p_0_in16_in),
        .I2(p_2_in17_in),
        .O(rx_66_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[8]_i_1 
       (.I0(Q[6]),
        .I1(p_0_in20_in),
        .I2(p_2_in21_in),
        .O(rx_66_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[9]_i_1 
       (.I0(Q[7]),
        .I1(p_0_in24_in),
        .I2(p_2_in25_in),
        .O(rx_66_enc[7]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pcs_scramble" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pcs_scramble
   (wr_data,
    coreclk,
    Q,
    configuration_vector,
    SR);
  output [63:0]wr_data;
  input coreclk;
  input [63:0]Q;
  input [118:0]configuration_vector;
  input [0:0]SR;

  wire [63:0]Q;
  wire [0:0]SR;
  wire asynch_fifo_i_i_67_n_0;
  wire asynch_fifo_i_i_68_n_0;
  wire asynch_fifo_i_i_69_n_0;
  wire asynch_fifo_i_i_70_n_0;
  wire asynch_fifo_i_i_71_n_0;
  wire asynch_fifo_i_i_72_n_0;
  wire asynch_fifo_i_i_73_n_0;
  wire asynch_fifo_i_i_74_n_0;
  wire asynch_fifo_i_i_75_n_0;
  wire asynch_fifo_i_i_76_n_0;
  wire asynch_fifo_i_i_77_n_0;
  wire asynch_fifo_i_i_78_n_0;
  wire asynch_fifo_i_i_79_n_0;
  wire asynch_fifo_i_i_80_n_0;
  wire asynch_fifo_i_i_81_n_0;
  wire asynch_fifo_i_i_82_n_0;
  wire asynch_fifo_i_i_83_n_0;
  wire asynch_fifo_i_i_84_n_0;
  wire asynch_fifo_i_i_85_n_0;
  wire asynch_fifo_i_i_86_n_0;
  wire asynch_fifo_i_i_87_n_0;
  wire asynch_fifo_i_i_88_n_0;
  wire asynch_fifo_i_i_89_n_0;
  wire asynch_fifo_i_i_90_n_0;
  wire asynch_fifo_i_i_91_n_0;
  wire asynch_fifo_i_i_92_n_0;
  wire \block_count[4]_i_1_n_0 ;
  wire [6:0]block_count_reg__0;
  wire [118:0]configuration_vector;
  wire coreclk;
  wire new_tx_test_seed;
  wire new_tx_test_seed_i_1_n_0;
  wire [6:0]p_0_in;
  wire p_0_in0_in;
  wire p_0_in12_in;
  wire p_0_in151_in;
  wire p_0_in160_in;
  wire p_0_in16_in;
  wire p_0_in170_in;
  wire p_0_in180_in;
  wire p_0_in190_in;
  wire p_0_in200_in;
  wire p_0_in20_in;
  wire p_0_in24_in;
  wire p_0_in28_in;
  wire p_0_in32_in;
  wire p_0_in36_in;
  wire p_0_in40_in;
  wire p_0_in44_in;
  wire p_0_in4_in;
  wire p_0_in8_in;
  wire p_0_in_0;
  wire p_2_in;
  wire p_2_in103_in;
  wire p_2_in109_in;
  wire p_2_in115_in;
  wire p_2_in121_in;
  wire p_2_in127_in;
  wire p_2_in133_in;
  wire p_2_in139_in;
  wire p_2_in13_in;
  wire p_2_in145_in;
  wire p_2_in152_in;
  wire p_2_in161_in;
  wire p_2_in171_in;
  wire p_2_in17_in;
  wire p_2_in181_in;
  wire p_2_in191_in;
  wire p_2_in1_in;
  wire p_2_in201_in;
  wire p_2_in21_in;
  wire p_2_in25_in;
  wire p_2_in29_in;
  wire p_2_in33_in;
  wire p_2_in37_in;
  wire p_2_in41_in;
  wire p_2_in45_in;
  wire p_2_in48_in;
  wire p_2_in52_in;
  wire p_2_in56_in;
  wire p_2_in5_in;
  wire p_2_in60_in;
  wire p_2_in64_in;
  wire p_2_in68_in;
  wire p_2_in74_in;
  wire p_2_in79_in;
  wire p_2_in85_in;
  wire p_2_in91_in;
  wire p_2_in97_in;
  wire p_2_in9_in;
  wire \scr_reg[0]_i_1_n_0 ;
  wire \scr_reg[0]_i_2_n_0 ;
  wire \scr_reg[10]_i_1_n_0 ;
  wire \scr_reg[10]_i_2_n_0 ;
  wire \scr_reg[11]_i_1_n_0 ;
  wire \scr_reg[11]_i_2_n_0 ;
  wire \scr_reg[12]_i_1_n_0 ;
  wire \scr_reg[12]_i_2_n_0 ;
  wire \scr_reg[13]_i_1_n_0 ;
  wire \scr_reg[13]_i_2_n_0 ;
  wire \scr_reg[14]_i_1_n_0 ;
  wire \scr_reg[14]_i_2_n_0 ;
  wire \scr_reg[15]_i_1_n_0 ;
  wire \scr_reg[15]_i_2_n_0 ;
  wire \scr_reg[16]_i_1_n_0 ;
  wire \scr_reg[16]_i_2_n_0 ;
  wire \scr_reg[17]_i_1_n_0 ;
  wire \scr_reg[17]_i_2_n_0 ;
  wire \scr_reg[18]_i_1_n_0 ;
  wire \scr_reg[18]_i_2_n_0 ;
  wire \scr_reg[19]_i_1_n_0 ;
  wire \scr_reg[19]_i_2_n_0 ;
  wire \scr_reg[1]_i_1_n_0 ;
  wire \scr_reg[1]_i_2_n_0 ;
  wire \scr_reg[20]_i_1_n_0 ;
  wire \scr_reg[20]_i_2_n_0 ;
  wire \scr_reg[21]_i_1_n_0 ;
  wire \scr_reg[21]_i_2_n_0 ;
  wire \scr_reg[22]_i_1_n_0 ;
  wire \scr_reg[22]_i_2_n_0 ;
  wire \scr_reg[23]_i_1_n_0 ;
  wire \scr_reg[23]_i_2_n_0 ;
  wire \scr_reg[24]_i_1_n_0 ;
  wire \scr_reg[24]_i_2_n_0 ;
  wire \scr_reg[25]_i_1_n_0 ;
  wire \scr_reg[25]_i_2_n_0 ;
  wire \scr_reg[26]_i_1_n_0 ;
  wire \scr_reg[26]_i_2_n_0 ;
  wire \scr_reg[27]_i_1_n_0 ;
  wire \scr_reg[27]_i_2_n_0 ;
  wire \scr_reg[28]_i_1_n_0 ;
  wire \scr_reg[28]_i_2_n_0 ;
  wire \scr_reg[29]_i_1_n_0 ;
  wire \scr_reg[29]_i_2_n_0 ;
  wire \scr_reg[2]_i_1_n_0 ;
  wire \scr_reg[2]_i_2_n_0 ;
  wire \scr_reg[30]_i_1_n_0 ;
  wire \scr_reg[30]_i_2_n_0 ;
  wire \scr_reg[31]_i_1_n_0 ;
  wire \scr_reg[31]_i_2_n_0 ;
  wire \scr_reg[32]_i_1_n_0 ;
  wire \scr_reg[32]_i_2_n_0 ;
  wire \scr_reg[33]_i_1_n_0 ;
  wire \scr_reg[33]_i_2_n_0 ;
  wire \scr_reg[34]_i_1_n_0 ;
  wire \scr_reg[34]_i_2_n_0 ;
  wire \scr_reg[35]_i_1_n_0 ;
  wire \scr_reg[35]_i_2_n_0 ;
  wire \scr_reg[36]_i_1_n_0 ;
  wire \scr_reg[36]_i_2_n_0 ;
  wire \scr_reg[37]_i_1_n_0 ;
  wire \scr_reg[37]_i_2_n_0 ;
  wire \scr_reg[38]_i_1_n_0 ;
  wire \scr_reg[38]_i_2_n_0 ;
  wire \scr_reg[39]_i_1_n_0 ;
  wire \scr_reg[3]_i_1_n_0 ;
  wire \scr_reg[3]_i_2_n_0 ;
  wire \scr_reg[40]_i_1_n_0 ;
  wire \scr_reg[41]_i_1_n_0 ;
  wire \scr_reg[42]_i_1_n_0 ;
  wire \scr_reg[43]_i_1_n_0 ;
  wire \scr_reg[44]_i_1_n_0 ;
  wire \scr_reg[45]_i_1_n_0 ;
  wire \scr_reg[46]_i_1_n_0 ;
  wire \scr_reg[47]_i_1_n_0 ;
  wire \scr_reg[48]_i_1_n_0 ;
  wire \scr_reg[49]_i_1_n_0 ;
  wire \scr_reg[4]_i_1_n_0 ;
  wire \scr_reg[4]_i_2_n_0 ;
  wire \scr_reg[50]_i_1_n_0 ;
  wire \scr_reg[51]_i_1_n_0 ;
  wire \scr_reg[52]_i_1_n_0 ;
  wire \scr_reg[53]_i_1_n_0 ;
  wire \scr_reg[54]_i_1_n_0 ;
  wire \scr_reg[55]_i_1_n_0 ;
  wire \scr_reg[56]_i_1_n_0 ;
  wire \scr_reg[57]_i_1_n_0 ;
  wire \scr_reg[57]_i_2_n_0 ;
  wire \scr_reg[5]_i_1_n_0 ;
  wire \scr_reg[5]_i_2_n_0 ;
  wire \scr_reg[6]_i_1_n_0 ;
  wire \scr_reg[6]_i_2_n_0 ;
  wire \scr_reg[7]_i_1_n_0 ;
  wire \scr_reg[7]_i_2_n_0 ;
  wire \scr_reg[8]_i_1_n_0 ;
  wire \scr_reg[8]_i_2_n_0 ;
  wire \scr_reg[9]_i_1_n_0 ;
  wire \scr_reg[9]_i_2_n_0 ;
  wire \scr_reg_reg_n_0_[0] ;
  wire [1:0]tx_test_patt_seed_sel;
  wire \tx_test_patt_seed_sel[0]_i_1_n_0 ;
  wire \tx_test_patt_seed_sel[1]_i_1_n_0 ;
  wire \tx_test_patt_seed_sel[1]_i_2_n_0 ;
  wire \tx_test_patt_seed_sel[1]_i_3_n_0 ;
  wire [63:0]wr_data;

  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_1
       (.I0(asynch_fifo_i_i_67_n_0),
        .I1(asynch_fifo_i_i_68_n_0),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[63]),
        .O(wr_data[63]));
  LUT6 #(
    .INIT(64'hF6F656A6F9F9A959)) 
    asynch_fifo_i_i_10
       (.I0(p_0_in36_in),
        .I1(Q[54]),
        .I2(configuration_vector[118]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(asynch_fifo_i_i_83_n_0),
        .O(wr_data[54]));
  LUT6 #(
    .INIT(64'hF6F656A6F9F9A959)) 
    asynch_fifo_i_i_11
       (.I0(p_0_in32_in),
        .I1(Q[53]),
        .I2(configuration_vector[118]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(asynch_fifo_i_i_84_n_0),
        .O(wr_data[53]));
  LUT6 #(
    .INIT(64'h065606A609A90959)) 
    asynch_fifo_i_i_12
       (.I0(p_0_in28_in),
        .I1(Q[52]),
        .I2(configuration_vector[118]),
        .I3(configuration_vector[117]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(asynch_fifo_i_i_85_n_0),
        .O(wr_data[52]));
  LUT6 #(
    .INIT(64'h065606A609A90959)) 
    asynch_fifo_i_i_13
       (.I0(p_0_in24_in),
        .I1(Q[51]),
        .I2(configuration_vector[118]),
        .I3(configuration_vector[117]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(asynch_fifo_i_i_86_n_0),
        .O(wr_data[51]));
  LUT6 #(
    .INIT(64'h000066995AA56699)) 
    asynch_fifo_i_i_14
       (.I0(p_0_in20_in),
        .I1(Q[50]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(asynch_fifo_i_i_87_n_0),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[50]));
  LUT6 #(
    .INIT(64'h000066995AA56699)) 
    asynch_fifo_i_i_15
       (.I0(p_0_in16_in),
        .I1(Q[49]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(asynch_fifo_i_i_88_n_0),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[49]));
  LUT6 #(
    .INIT(64'h065606A609A90959)) 
    asynch_fifo_i_i_16
       (.I0(p_0_in12_in),
        .I1(Q[48]),
        .I2(configuration_vector[118]),
        .I3(configuration_vector[117]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(asynch_fifo_i_i_89_n_0),
        .O(wr_data[48]));
  LUT6 #(
    .INIT(64'h000066995AA56699)) 
    asynch_fifo_i_i_17
       (.I0(p_0_in8_in),
        .I1(Q[47]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(asynch_fifo_i_i_90_n_0),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[47]));
  LUT6 #(
    .INIT(64'h065606A609A90959)) 
    asynch_fifo_i_i_18
       (.I0(p_0_in4_in),
        .I1(Q[46]),
        .I2(configuration_vector[118]),
        .I3(configuration_vector[117]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(asynch_fifo_i_i_91_n_0),
        .O(wr_data[46]));
  LUT6 #(
    .INIT(64'h065606A609A90959)) 
    asynch_fifo_i_i_19
       (.I0(p_0_in0_in),
        .I1(Q[45]),
        .I2(configuration_vector[118]),
        .I3(configuration_vector[117]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(asynch_fifo_i_i_92_n_0),
        .O(wr_data[45]));
  LUT6 #(
    .INIT(64'hDD1DEEE2EEE2DD1D)) 
    asynch_fifo_i_i_2
       (.I0(Q[62]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(asynch_fifo_i_i_69_n_0),
        .I5(asynch_fifo_i_i_70_n_0),
        .O(wr_data[62]));
  LUT6 #(
    .INIT(64'h00009966A55A9966)) 
    asynch_fifo_i_i_20
       (.I0(p_0_in_0),
        .I1(Q[44]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(asynch_fifo_i_i_68_n_0),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[44]));
  LUT6 #(
    .INIT(64'h000066995AA56699)) 
    asynch_fifo_i_i_21
       (.I0(p_2_in68_in),
        .I1(Q[43]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(asynch_fifo_i_i_70_n_0),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[43]));
  LUT6 #(
    .INIT(64'h00009966A55A9966)) 
    asynch_fifo_i_i_22
       (.I0(p_2_in64_in),
        .I1(Q[42]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(asynch_fifo_i_i_72_n_0),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[42]));
  LUT6 #(
    .INIT(64'hF6F656A6F9F9A959)) 
    asynch_fifo_i_i_23
       (.I0(p_2_in60_in),
        .I1(Q[41]),
        .I2(configuration_vector[118]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(asynch_fifo_i_i_74_n_0),
        .O(wr_data[41]));
  LUT6 #(
    .INIT(64'hF9A9F959F656F6A6)) 
    asynch_fifo_i_i_24
       (.I0(p_2_in56_in),
        .I1(Q[40]),
        .I2(configuration_vector[118]),
        .I3(configuration_vector[117]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(asynch_fifo_i_i_76_n_0),
        .O(wr_data[40]));
  LUT6 #(
    .INIT(64'hF6F656A6F9F9A959)) 
    asynch_fifo_i_i_25
       (.I0(p_2_in52_in),
        .I1(Q[39]),
        .I2(configuration_vector[118]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[117]),
        .I5(asynch_fifo_i_i_78_n_0),
        .O(wr_data[39]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_26
       (.I0(p_2_in48_in),
        .I1(\scr_reg_reg_n_0_[0] ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[38]),
        .O(wr_data[38]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_27
       (.I0(p_2_in45_in),
        .I1(p_0_in44_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[37]),
        .O(wr_data[37]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_28
       (.I0(p_2_in41_in),
        .I1(p_0_in40_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[36]),
        .O(wr_data[36]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_29
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[35]),
        .O(wr_data[35]));
  LUT6 #(
    .INIT(64'hF6F96666F6F99999)) 
    asynch_fifo_i_i_3
       (.I0(asynch_fifo_i_i_71_n_0),
        .I1(asynch_fifo_i_i_72_n_0),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[61]),
        .O(wr_data[61]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_30
       (.I0(p_2_in33_in),
        .I1(p_0_in32_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[34]),
        .O(wr_data[34]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_31
       (.I0(p_2_in29_in),
        .I1(p_0_in28_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[33]),
        .O(wr_data[33]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_32
       (.I0(p_2_in25_in),
        .I1(p_0_in24_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[32]),
        .O(wr_data[32]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_33
       (.I0(p_2_in21_in),
        .I1(p_0_in20_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[31]),
        .O(wr_data[31]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_34
       (.I0(p_2_in17_in),
        .I1(p_0_in16_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[30]),
        .O(wr_data[30]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_35
       (.I0(p_2_in13_in),
        .I1(p_0_in12_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[29]),
        .O(wr_data[29]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_36
       (.I0(p_2_in9_in),
        .I1(p_0_in8_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[28]),
        .O(wr_data[28]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_37
       (.I0(p_2_in5_in),
        .I1(p_0_in4_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[27]),
        .O(wr_data[27]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_38
       (.I0(p_2_in1_in),
        .I1(p_0_in0_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[26]),
        .O(wr_data[26]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_39
       (.I0(p_2_in),
        .I1(p_0_in_0),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[25]),
        .O(wr_data[25]));
  LUT6 #(
    .INIT(64'hDD1DEEE2EEE2DD1D)) 
    asynch_fifo_i_i_4
       (.I0(Q[60]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(asynch_fifo_i_i_73_n_0),
        .I5(asynch_fifo_i_i_74_n_0),
        .O(wr_data[60]));
  LUT6 #(
    .INIT(64'h0000999699669996)) 
    asynch_fifo_i_i_40
       (.I0(p_0_in200_in),
        .I1(p_2_in68_in),
        .I2(Q[24]),
        .I3(asynch_fifo_i_i_80_n_0),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[24]));
  LUT6 #(
    .INIT(64'h0000996696969966)) 
    asynch_fifo_i_i_41
       (.I0(p_0_in190_in),
        .I1(p_2_in64_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[23]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[23]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_42
       (.I0(p_0_in180_in),
        .I1(p_2_in60_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[22]),
        .O(wr_data[22]));
  LUT6 #(
    .INIT(64'h0000996696969966)) 
    asynch_fifo_i_i_43
       (.I0(p_0_in170_in),
        .I1(p_2_in56_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[21]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[21]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_44
       (.I0(p_0_in160_in),
        .I1(p_2_in52_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[20]),
        .O(wr_data[20]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_45
       (.I0(p_2_in48_in),
        .I1(p_0_in151_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[19]),
        .O(wr_data[19]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_46
       (.I0(p_2_in45_in),
        .I1(p_2_in145_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[18]),
        .O(wr_data[18]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_47
       (.I0(p_2_in41_in),
        .I1(p_2_in139_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[17]),
        .O(wr_data[17]));
  LUT6 #(
    .INIT(64'hFF969999FF966666)) 
    asynch_fifo_i_i_48
       (.I0(p_2_in37_in),
        .I1(p_2_in133_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(configuration_vector[118]),
        .I5(Q[16]),
        .O(wr_data[16]));
  LUT6 #(
    .INIT(64'hF9F69999F9F66666)) 
    asynch_fifo_i_i_49
       (.I0(p_2_in33_in),
        .I1(p_2_in127_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[15]),
        .O(wr_data[15]));
  LUT6 #(
    .INIT(64'hF6F96666F6F99999)) 
    asynch_fifo_i_i_5
       (.I0(asynch_fifo_i_i_75_n_0),
        .I1(asynch_fifo_i_i_76_n_0),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[59]),
        .O(wr_data[59]));
  LUT6 #(
    .INIT(64'hF9F69999F9F66666)) 
    asynch_fifo_i_i_50
       (.I0(p_2_in29_in),
        .I1(p_2_in121_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[14]),
        .O(wr_data[14]));
  LUT6 #(
    .INIT(64'hF9F69999F9F66666)) 
    asynch_fifo_i_i_51
       (.I0(p_2_in25_in),
        .I1(p_2_in115_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[13]),
        .O(wr_data[13]));
  LUT6 #(
    .INIT(64'hF9F69999F9F66666)) 
    asynch_fifo_i_i_52
       (.I0(p_2_in21_in),
        .I1(p_2_in109_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[12]),
        .O(wr_data[12]));
  LUT6 #(
    .INIT(64'hF9F69999F9F66666)) 
    asynch_fifo_i_i_53
       (.I0(p_2_in17_in),
        .I1(p_2_in103_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[11]),
        .O(wr_data[11]));
  LUT6 #(
    .INIT(64'hF9F69999F9F66666)) 
    asynch_fifo_i_i_54
       (.I0(p_2_in13_in),
        .I1(p_2_in97_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[10]),
        .O(wr_data[10]));
  LUT6 #(
    .INIT(64'hF9F69999F9F66666)) 
    asynch_fifo_i_i_55
       (.I0(p_2_in9_in),
        .I1(p_2_in91_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[9]),
        .O(wr_data[9]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_56
       (.I0(p_2_in5_in),
        .I1(p_2_in85_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[8]),
        .O(wr_data[8]));
  LUT6 #(
    .INIT(64'h0906999909066666)) 
    asynch_fifo_i_i_57
       (.I0(p_2_in1_in),
        .I1(p_2_in79_in),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[7]),
        .O(wr_data[7]));
  LUT6 #(
    .INIT(64'h4114C3C34114C33C)) 
    asynch_fifo_i_i_58
       (.I0(configuration_vector[117]),
        .I1(p_2_in),
        .I2(p_2_in74_in),
        .I3(asynch_fifo_i_i_80_n_0),
        .I4(configuration_vector[118]),
        .I5(Q[6]),
        .O(wr_data[6]));
  LUT6 #(
    .INIT(64'h0000996696969966)) 
    asynch_fifo_i_i_59
       (.I0(p_0_in200_in),
        .I1(p_2_in201_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[5]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[5]));
  LUT6 #(
    .INIT(64'hDD1DEEE2EEE2DD1D)) 
    asynch_fifo_i_i_6
       (.I0(Q[58]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(asynch_fifo_i_i_77_n_0),
        .I5(asynch_fifo_i_i_78_n_0),
        .O(wr_data[58]));
  LUT6 #(
    .INIT(64'h4114C3C34114C33C)) 
    asynch_fifo_i_i_60
       (.I0(configuration_vector[117]),
        .I1(p_0_in190_in),
        .I2(p_2_in191_in),
        .I3(asynch_fifo_i_i_80_n_0),
        .I4(configuration_vector[118]),
        .I5(Q[4]),
        .O(wr_data[4]));
  LUT6 #(
    .INIT(64'h0000996696969966)) 
    asynch_fifo_i_i_61
       (.I0(p_0_in180_in),
        .I1(p_2_in181_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[3]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[3]));
  LUT6 #(
    .INIT(64'h4114C3C34114C33C)) 
    asynch_fifo_i_i_62
       (.I0(configuration_vector[117]),
        .I1(p_0_in170_in),
        .I2(p_2_in171_in),
        .I3(asynch_fifo_i_i_80_n_0),
        .I4(configuration_vector[118]),
        .I5(Q[2]),
        .O(wr_data[2]));
  LUT6 #(
    .INIT(64'h0000996696969966)) 
    asynch_fifo_i_i_63
       (.I0(p_0_in160_in),
        .I1(p_2_in161_in),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(Q[1]),
        .I4(configuration_vector[118]),
        .I5(configuration_vector[117]),
        .O(wr_data[1]));
  LUT6 #(
    .INIT(64'h4114C3C34114C33C)) 
    asynch_fifo_i_i_64
       (.I0(configuration_vector[117]),
        .I1(p_0_in151_in),
        .I2(p_2_in152_in),
        .I3(asynch_fifo_i_i_80_n_0),
        .I4(configuration_vector[118]),
        .I5(Q[0]),
        .O(wr_data[0]));
  LUT5 #(
    .INIT(32'hAE5151AE)) 
    asynch_fifo_i_i_67
       (.I0(asynch_fifo_i_i_80_n_0),
        .I1(Q[24]),
        .I2(configuration_vector[118]),
        .I3(p_2_in68_in),
        .I4(p_0_in200_in),
        .O(asynch_fifo_i_i_67_n_0));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    asynch_fifo_i_i_68
       (.I0(Q[5]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in201_in),
        .I5(p_0_in200_in),
        .O(asynch_fifo_i_i_68_n_0));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    asynch_fifo_i_i_69
       (.I0(Q[23]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in64_in),
        .I5(p_0_in190_in),
        .O(asynch_fifo_i_i_69_n_0));
  LUT6 #(
    .INIT(64'hF9A9F959F656F6A6)) 
    asynch_fifo_i_i_7
       (.I0(\scr_reg_reg_n_0_[0] ),
        .I1(Q[57]),
        .I2(configuration_vector[118]),
        .I3(configuration_vector[117]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(asynch_fifo_i_i_79_n_0),
        .O(wr_data[57]));
  LUT5 #(
    .INIT(32'h0DF2F20D)) 
    asynch_fifo_i_i_70
       (.I0(Q[4]),
        .I1(configuration_vector[118]),
        .I2(asynch_fifo_i_i_80_n_0),
        .I3(p_2_in191_in),
        .I4(p_0_in190_in),
        .O(asynch_fifo_i_i_70_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_71
       (.I0(Q[22]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in60_in),
        .I5(p_0_in180_in),
        .O(asynch_fifo_i_i_71_n_0));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    asynch_fifo_i_i_72
       (.I0(Q[3]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in181_in),
        .I5(p_0_in180_in),
        .O(asynch_fifo_i_i_72_n_0));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    asynch_fifo_i_i_73
       (.I0(Q[21]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in56_in),
        .I5(p_0_in170_in),
        .O(asynch_fifo_i_i_73_n_0));
  LUT5 #(
    .INIT(32'h0DF2F20D)) 
    asynch_fifo_i_i_74
       (.I0(Q[2]),
        .I1(configuration_vector[118]),
        .I2(asynch_fifo_i_i_80_n_0),
        .I3(p_2_in171_in),
        .I4(p_0_in170_in),
        .O(asynch_fifo_i_i_74_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_75
       (.I0(Q[20]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in52_in),
        .I5(p_0_in160_in),
        .O(asynch_fifo_i_i_75_n_0));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    asynch_fifo_i_i_76
       (.I0(Q[1]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in161_in),
        .I5(p_0_in160_in),
        .O(asynch_fifo_i_i_76_n_0));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    asynch_fifo_i_i_77
       (.I0(Q[19]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in151_in),
        .I5(p_2_in48_in),
        .O(asynch_fifo_i_i_77_n_0));
  LUT5 #(
    .INIT(32'h0DF2F20D)) 
    asynch_fifo_i_i_78
       (.I0(Q[0]),
        .I1(configuration_vector[118]),
        .I2(asynch_fifo_i_i_80_n_0),
        .I3(p_2_in152_in),
        .I4(p_0_in151_in),
        .O(asynch_fifo_i_i_78_n_0));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    asynch_fifo_i_i_79
       (.I0(Q[18]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in145_in),
        .I5(p_2_in45_in),
        .O(asynch_fifo_i_i_79_n_0));
  LUT6 #(
    .INIT(64'hEECCBBC3BB33EE3C)) 
    asynch_fifo_i_i_8
       (.I0(configuration_vector[117]),
        .I1(p_0_in44_in),
        .I2(Q[56]),
        .I3(configuration_vector[118]),
        .I4(asynch_fifo_i_i_80_n_0),
        .I5(asynch_fifo_i_i_81_n_0),
        .O(wr_data[56]));
  LUT4 #(
    .INIT(16'h4004)) 
    asynch_fifo_i_i_80
       (.I0(configuration_vector[117]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[116]),
        .I3(tx_test_patt_seed_sel[0]),
        .O(asynch_fifo_i_i_80_n_0));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    asynch_fifo_i_i_81
       (.I0(Q[17]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in139_in),
        .I5(p_2_in41_in),
        .O(asynch_fifo_i_i_81_n_0));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    asynch_fifo_i_i_82
       (.I0(Q[16]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_2_in133_in),
        .I5(p_2_in37_in),
        .O(asynch_fifo_i_i_82_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_83
       (.I0(Q[15]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in127_in),
        .I5(p_2_in33_in),
        .O(asynch_fifo_i_i_83_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_84
       (.I0(Q[14]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in121_in),
        .I5(p_2_in29_in),
        .O(asynch_fifo_i_i_84_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_85
       (.I0(Q[13]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in115_in),
        .I5(p_2_in25_in),
        .O(asynch_fifo_i_i_85_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_86
       (.I0(Q[12]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in109_in),
        .I5(p_2_in21_in),
        .O(asynch_fifo_i_i_86_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_87
       (.I0(Q[11]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in103_in),
        .I5(p_2_in17_in),
        .O(asynch_fifo_i_i_87_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_88
       (.I0(Q[10]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in97_in),
        .I5(p_2_in13_in),
        .O(asynch_fifo_i_i_88_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_89
       (.I0(Q[9]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in91_in),
        .I5(p_2_in9_in),
        .O(asynch_fifo_i_i_89_n_0));
  LUT6 #(
    .INIT(64'hF9A9F959F656F6A6)) 
    asynch_fifo_i_i_9
       (.I0(p_0_in40_in),
        .I1(Q[55]),
        .I2(configuration_vector[118]),
        .I3(configuration_vector[117]),
        .I4(tx_test_patt_seed_sel[0]),
        .I5(asynch_fifo_i_i_82_n_0),
        .O(wr_data[55]));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_90
       (.I0(Q[8]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in85_in),
        .I5(p_2_in5_in),
        .O(asynch_fifo_i_i_90_n_0));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    asynch_fifo_i_i_91
       (.I0(Q[7]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_2_in79_in),
        .I5(p_2_in1_in),
        .O(asynch_fifo_i_i_91_n_0));
  LUT5 #(
    .INIT(32'h0DF2F20D)) 
    asynch_fifo_i_i_92
       (.I0(Q[6]),
        .I1(configuration_vector[118]),
        .I2(asynch_fifo_i_i_80_n_0),
        .I3(p_2_in74_in),
        .I4(p_2_in),
        .O(asynch_fifo_i_i_92_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \block_count[0]_i_1 
       (.I0(block_count_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \block_count[1]_i_1 
       (.I0(block_count_reg__0[0]),
        .I1(block_count_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \block_count[2]_i_1 
       (.I0(block_count_reg__0[2]),
        .I1(block_count_reg__0[0]),
        .I2(block_count_reg__0[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \block_count[3]_i_1 
       (.I0(block_count_reg__0[3]),
        .I1(block_count_reg__0[1]),
        .I2(block_count_reg__0[0]),
        .I3(block_count_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \block_count[4]_i_1 
       (.I0(block_count_reg__0[4]),
        .I1(block_count_reg__0[3]),
        .I2(block_count_reg__0[1]),
        .I3(block_count_reg__0[0]),
        .I4(block_count_reg__0[2]),
        .O(\block_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \block_count[5]_i_1 
       (.I0(block_count_reg__0[5]),
        .I1(block_count_reg__0[3]),
        .I2(block_count_reg__0[1]),
        .I3(block_count_reg__0[0]),
        .I4(block_count_reg__0[2]),
        .I5(block_count_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \block_count[6]_i_1 
       (.I0(\tx_test_patt_seed_sel[1]_i_3_n_0 ),
        .I1(block_count_reg__0[6]),
        .O(p_0_in[6]));
  FDRE \block_count_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(block_count_reg__0[0]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(block_count_reg__0[1]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(block_count_reg__0[2]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(block_count_reg__0[3]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\block_count[4]_i_1_n_0 ),
        .Q(block_count_reg__0[4]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(block_count_reg__0[5]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \block_count_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(block_count_reg__0[6]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    new_tx_test_seed_i_1
       (.I0(block_count_reg__0[6]),
        .I1(\tx_test_patt_seed_sel[1]_i_3_n_0 ),
        .O(new_tx_test_seed_i_1_n_0));
  FDRE new_tx_test_seed_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(new_tx_test_seed_i_1_n_0),
        .Q(new_tx_test_seed),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[0]_i_1 
       (.I0(\scr_reg[0]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[0]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[58]),
        .O(\scr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \scr_reg[0]_i_2 
       (.I0(Q[63]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(asynch_fifo_i_i_68_n_0),
        .I5(asynch_fifo_i_i_67_n_0),
        .O(\scr_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[10]_i_1 
       (.I0(\scr_reg[10]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[10]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[68]),
        .O(\scr_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \scr_reg[10]_i_2 
       (.I0(asynch_fifo_i_i_84_n_0),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[53]),
        .I5(p_0_in32_in),
        .O(\scr_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[11]_i_1 
       (.I0(\scr_reg[11]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[11]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[69]),
        .O(\scr_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[11]_i_2 
       (.I0(asynch_fifo_i_i_85_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[52]),
        .I5(p_0_in28_in),
        .O(\scr_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[12]_i_1 
       (.I0(\scr_reg[12]_i_2_n_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[12]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[70]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[12]_i_2 
       (.I0(asynch_fifo_i_i_86_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[51]),
        .I5(p_0_in24_in),
        .O(\scr_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[13]_i_1 
       (.I0(\scr_reg[13]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[13]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[71]),
        .O(\scr_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \scr_reg[13]_i_2 
       (.I0(asynch_fifo_i_i_87_n_0),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[50]),
        .I5(p_0_in20_in),
        .O(\scr_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[14]_i_1 
       (.I0(\scr_reg[14]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[14]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[72]),
        .O(\scr_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \scr_reg[14]_i_2 
       (.I0(asynch_fifo_i_i_88_n_0),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[49]),
        .I5(p_0_in16_in),
        .O(\scr_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[15]_i_1 
       (.I0(\scr_reg[15]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[15]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[73]),
        .O(\scr_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[15]_i_2 
       (.I0(asynch_fifo_i_i_89_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[48]),
        .I5(p_0_in12_in),
        .O(\scr_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[16]_i_1 
       (.I0(\scr_reg[16]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[16]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[74]),
        .O(\scr_reg[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \scr_reg[16]_i_2 
       (.I0(asynch_fifo_i_i_90_n_0),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[47]),
        .I5(p_0_in8_in),
        .O(\scr_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[17]_i_1 
       (.I0(\scr_reg[17]_i_2_n_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[17]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[75]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[17]_i_2 
       (.I0(asynch_fifo_i_i_91_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[46]),
        .I5(p_0_in4_in),
        .O(\scr_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[18]_i_1 
       (.I0(\scr_reg[18]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[18]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[76]),
        .O(\scr_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[18]_i_2 
       (.I0(asynch_fifo_i_i_92_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[45]),
        .I5(p_0_in0_in),
        .O(\scr_reg[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[19]_i_1 
       (.I0(\scr_reg[19]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[19]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[77]),
        .O(\scr_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[19]_i_2 
       (.I0(asynch_fifo_i_i_68_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[44]),
        .I5(p_0_in_0),
        .O(\scr_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[1]_i_1 
       (.I0(\scr_reg[1]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[1]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[59]),
        .O(\scr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9699666696999999)) 
    \scr_reg[1]_i_2 
       (.I0(asynch_fifo_i_i_70_n_0),
        .I1(asynch_fifo_i_i_69_n_0),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[62]),
        .O(\scr_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[20]_i_1 
       (.I0(\scr_reg[20]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[20]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[78]),
        .O(\scr_reg[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \scr_reg[20]_i_2 
       (.I0(asynch_fifo_i_i_70_n_0),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[43]),
        .I5(p_2_in68_in),
        .O(\scr_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[21]_i_1 
       (.I0(\scr_reg[21]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[21]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[79]),
        .O(\scr_reg[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[21]_i_2 
       (.I0(asynch_fifo_i_i_72_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[42]),
        .I5(p_2_in64_in),
        .O(\scr_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[22]_i_1 
       (.I0(\scr_reg[22]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[22]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[80]),
        .O(\scr_reg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \scr_reg[22]_i_2 
       (.I0(asynch_fifo_i_i_74_n_0),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[41]),
        .I5(p_2_in60_in),
        .O(\scr_reg[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[23]_i_1 
       (.I0(\scr_reg[23]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[23]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[81]),
        .O(\scr_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[23]_i_2 
       (.I0(asynch_fifo_i_i_76_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[40]),
        .I5(p_2_in56_in),
        .O(\scr_reg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[24]_i_1 
       (.I0(\scr_reg[24]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[24]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[82]),
        .O(\scr_reg[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \scr_reg[24]_i_2 
       (.I0(asynch_fifo_i_i_78_n_0),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[39]),
        .I5(p_2_in52_in),
        .O(\scr_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[25]_i_1 
       (.I0(\scr_reg[25]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[25]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[83]),
        .O(\scr_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \scr_reg[25]_i_2 
       (.I0(Q[38]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(\scr_reg_reg_n_0_[0] ),
        .I5(p_2_in48_in),
        .O(\scr_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[26]_i_1 
       (.I0(\scr_reg[26]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[26]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[84]),
        .O(\scr_reg[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \scr_reg[26]_i_2 
       (.I0(Q[37]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in44_in),
        .I5(p_2_in45_in),
        .O(\scr_reg[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[27]_i_1 
       (.I0(\scr_reg[27]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[27]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[85]),
        .O(\scr_reg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \scr_reg[27]_i_2 
       (.I0(Q[36]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in40_in),
        .I5(p_2_in41_in),
        .O(\scr_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[28]_i_1 
       (.I0(\scr_reg[28]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[28]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[86]),
        .O(\scr_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \scr_reg[28]_i_2 
       (.I0(Q[35]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in36_in),
        .I5(p_2_in37_in),
        .O(\scr_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[29]_i_1 
       (.I0(\scr_reg[29]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[29]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[87]),
        .O(\scr_reg[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \scr_reg[29]_i_2 
       (.I0(Q[34]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in32_in),
        .I5(p_2_in33_in),
        .O(\scr_reg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[2]_i_1 
       (.I0(\scr_reg[2]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[2]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[60]),
        .O(\scr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \scr_reg[2]_i_2 
       (.I0(Q[61]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(asynch_fifo_i_i_72_n_0),
        .I5(asynch_fifo_i_i_71_n_0),
        .O(\scr_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[30]_i_1 
       (.I0(\scr_reg[30]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[30]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[88]),
        .O(\scr_reg[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \scr_reg[30]_i_2 
       (.I0(Q[33]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in28_in),
        .I5(p_2_in29_in),
        .O(\scr_reg[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[31]_i_1 
       (.I0(\scr_reg[31]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[31]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[89]),
        .O(\scr_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \scr_reg[31]_i_2 
       (.I0(Q[32]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in24_in),
        .I5(p_2_in25_in),
        .O(\scr_reg[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[32]_i_1 
       (.I0(\scr_reg[32]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[32]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[90]),
        .O(\scr_reg[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
    \scr_reg[32]_i_2 
       (.I0(Q[31]),
        .I1(configuration_vector[118]),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(p_0_in20_in),
        .I5(p_2_in21_in),
        .O(\scr_reg[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[33]_i_1 
       (.I0(\scr_reg[33]_i_2_n_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[33]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[91]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \scr_reg[33]_i_2 
       (.I0(Q[30]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in16_in),
        .I5(p_2_in17_in),
        .O(\scr_reg[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[34]_i_1 
       (.I0(\scr_reg[34]_i_2_n_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[34]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[92]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \scr_reg[34]_i_2 
       (.I0(Q[29]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in12_in),
        .I5(p_2_in13_in),
        .O(\scr_reg[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[35]_i_1 
       (.I0(\scr_reg[35]_i_2_n_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[35]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[93]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \scr_reg[35]_i_2 
       (.I0(Q[28]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in8_in),
        .I5(p_2_in9_in),
        .O(\scr_reg[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[36]_i_1 
       (.I0(\scr_reg[36]_i_2_n_0 ),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[36]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[94]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \scr_reg[36]_i_2 
       (.I0(Q[27]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in4_in),
        .I5(p_2_in5_in),
        .O(\scr_reg[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[37]_i_1 
       (.I0(\scr_reg[37]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[37]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[95]),
        .O(\scr_reg[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \scr_reg[37]_i_2 
       (.I0(Q[26]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in0_in),
        .I5(p_2_in1_in),
        .O(\scr_reg[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[38]_i_1 
       (.I0(\scr_reg[38]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[38]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[96]),
        .O(\scr_reg[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \scr_reg[38]_i_2 
       (.I0(Q[25]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(p_0_in_0),
        .I5(p_2_in),
        .O(\scr_reg[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[39]_i_1 
       (.I0(asynch_fifo_i_i_67_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[39]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[97]),
        .O(\scr_reg[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[3]_i_1 
       (.I0(\scr_reg[3]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[3]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[61]),
        .O(\scr_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9699666696999999)) 
    \scr_reg[3]_i_2 
       (.I0(asynch_fifo_i_i_74_n_0),
        .I1(asynch_fifo_i_i_73_n_0),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[60]),
        .O(\scr_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[40]_i_1 
       (.I0(asynch_fifo_i_i_69_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[40]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[98]),
        .O(\scr_reg[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[41]_i_1 
       (.I0(asynch_fifo_i_i_71_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[41]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[99]),
        .O(\scr_reg[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[42]_i_1 
       (.I0(asynch_fifo_i_i_73_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[42]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[100]),
        .O(\scr_reg[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[43]_i_1 
       (.I0(asynch_fifo_i_i_75_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[43]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[101]),
        .O(\scr_reg[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[44]_i_1 
       (.I0(asynch_fifo_i_i_77_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[44]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[102]),
        .O(\scr_reg[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[45]_i_1 
       (.I0(asynch_fifo_i_i_79_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[45]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[103]),
        .O(\scr_reg[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[46]_i_1 
       (.I0(asynch_fifo_i_i_81_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[46]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[104]),
        .O(\scr_reg[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[47]_i_1 
       (.I0(asynch_fifo_i_i_82_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[47]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[105]),
        .O(\scr_reg[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[48]_i_1 
       (.I0(asynch_fifo_i_i_83_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[48]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[106]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[49]_i_1 
       (.I0(asynch_fifo_i_i_84_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[49]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[107]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[4]_i_1 
       (.I0(\scr_reg[4]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[4]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[62]),
        .O(\scr_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD1D22E222E2DD1D)) 
    \scr_reg[4]_i_2 
       (.I0(Q[59]),
        .I1(configuration_vector[118]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[117]),
        .I4(asynch_fifo_i_i_76_n_0),
        .I5(asynch_fifo_i_i_75_n_0),
        .O(\scr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000056A6FFFF56A6)) 
    \scr_reg[50]_i_1 
       (.I0(tx_test_patt_seed_sel[0]),
        .I1(configuration_vector[50]),
        .I2(tx_test_patt_seed_sel[1]),
        .I3(configuration_vector[108]),
        .I4(\scr_reg[57]_i_2_n_0 ),
        .I5(asynch_fifo_i_i_85_n_0),
        .O(\scr_reg[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[51]_i_1 
       (.I0(asynch_fifo_i_i_86_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[51]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[109]),
        .O(\scr_reg[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[52]_i_1 
       (.I0(asynch_fifo_i_i_87_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[52]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[110]),
        .O(\scr_reg[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000056A6FFFF56A6)) 
    \scr_reg[53]_i_1 
       (.I0(tx_test_patt_seed_sel[0]),
        .I1(configuration_vector[53]),
        .I2(tx_test_patt_seed_sel[1]),
        .I3(configuration_vector[111]),
        .I4(\scr_reg[57]_i_2_n_0 ),
        .I5(asynch_fifo_i_i_88_n_0),
        .O(\scr_reg[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555555333CCC3C)) 
    \scr_reg[54]_i_1 
       (.I0(asynch_fifo_i_i_89_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[54]),
        .I3(tx_test_patt_seed_sel[1]),
        .I4(configuration_vector[112]),
        .I5(\scr_reg[57]_i_2_n_0 ),
        .O(\scr_reg[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[55]_i_1 
       (.I0(asynch_fifo_i_i_90_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[55]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[113]),
        .O(\scr_reg[55]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[56]_i_1 
       (.I0(asynch_fifo_i_i_91_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[56]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[114]),
        .O(\scr_reg[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4747477474744774)) 
    \scr_reg[57]_i_1 
       (.I0(asynch_fifo_i_i_92_n_0),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[57]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[115]),
        .O(\scr_reg[57]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \scr_reg[57]_i_2 
       (.I0(configuration_vector[118]),
        .I1(new_tx_test_seed),
        .O(\scr_reg[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[5]_i_1 
       (.I0(\scr_reg[5]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[5]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[63]),
        .O(\scr_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9699666696999999)) 
    \scr_reg[5]_i_2 
       (.I0(asynch_fifo_i_i_78_n_0),
        .I1(asynch_fifo_i_i_77_n_0),
        .I2(configuration_vector[117]),
        .I3(tx_test_patt_seed_sel[0]),
        .I4(configuration_vector[118]),
        .I5(Q[58]),
        .O(\scr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[6]_i_1 
       (.I0(\scr_reg[6]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[6]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[64]),
        .O(\scr_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[6]_i_2 
       (.I0(asynch_fifo_i_i_79_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[57]),
        .I5(\scr_reg_reg_n_0_[0] ),
        .O(\scr_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[7]_i_1 
       (.I0(\scr_reg[7]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[7]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[65]),
        .O(\scr_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9A996566)) 
    \scr_reg[7]_i_2 
       (.I0(asynch_fifo_i_i_81_n_0),
        .I1(asynch_fifo_i_i_80_n_0),
        .I2(configuration_vector[118]),
        .I3(Q[56]),
        .I4(p_0_in44_in),
        .O(\scr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[8]_i_1 
       (.I0(\scr_reg[8]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[8]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[66]),
        .O(\scr_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
    \scr_reg[8]_i_2 
       (.I0(asynch_fifo_i_i_82_n_0),
        .I1(tx_test_patt_seed_sel[0]),
        .I2(configuration_vector[117]),
        .I3(configuration_vector[118]),
        .I4(Q[55]),
        .I5(p_0_in40_in),
        .O(\scr_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \scr_reg[9]_i_1 
       (.I0(\scr_reg[9]_i_2_n_0 ),
        .I1(\scr_reg[57]_i_2_n_0 ),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[9]),
        .I4(tx_test_patt_seed_sel[1]),
        .I5(configuration_vector[67]),
        .O(\scr_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A559AAA65AA6555)) 
    \scr_reg[9]_i_2 
       (.I0(asynch_fifo_i_i_83_n_0),
        .I1(configuration_vector[117]),
        .I2(tx_test_patt_seed_sel[0]),
        .I3(configuration_vector[118]),
        .I4(Q[54]),
        .I5(p_0_in36_in),
        .O(\scr_reg[9]_i_2_n_0 ));
  FDRE \scr_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[0]_i_1_n_0 ),
        .Q(\scr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE \scr_reg_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[10]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(SR));
  FDRE \scr_reg_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[11]_i_1_n_0 ),
        .Q(p_0_in4_in),
        .R(SR));
  FDRE \scr_reg_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[12]_i_1_n_0 ),
        .Q(p_0_in0_in),
        .R(SR));
  FDRE \scr_reg_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[13]_i_1_n_0 ),
        .Q(p_0_in_0),
        .R(SR));
  FDRE \scr_reg_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[14]_i_1_n_0 ),
        .Q(p_2_in68_in),
        .R(SR));
  FDRE \scr_reg_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[15]_i_1_n_0 ),
        .Q(p_2_in64_in),
        .R(SR));
  FDRE \scr_reg_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[16]_i_1_n_0 ),
        .Q(p_2_in60_in),
        .R(SR));
  FDRE \scr_reg_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[17]_i_1_n_0 ),
        .Q(p_2_in56_in),
        .R(SR));
  FDRE \scr_reg_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[18]_i_1_n_0 ),
        .Q(p_2_in52_in),
        .R(SR));
  FDRE \scr_reg_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[19]_i_1_n_0 ),
        .Q(p_2_in48_in),
        .R(SR));
  FDRE \scr_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[1]_i_1_n_0 ),
        .Q(p_0_in44_in),
        .R(SR));
  FDRE \scr_reg_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[20]_i_1_n_0 ),
        .Q(p_2_in45_in),
        .R(SR));
  FDRE \scr_reg_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[21]_i_1_n_0 ),
        .Q(p_2_in41_in),
        .R(SR));
  FDRE \scr_reg_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[22]_i_1_n_0 ),
        .Q(p_2_in37_in),
        .R(SR));
  FDRE \scr_reg_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[23]_i_1_n_0 ),
        .Q(p_2_in33_in),
        .R(SR));
  FDRE \scr_reg_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[24]_i_1_n_0 ),
        .Q(p_2_in29_in),
        .R(SR));
  FDRE \scr_reg_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[25]_i_1_n_0 ),
        .Q(p_2_in25_in),
        .R(SR));
  FDRE \scr_reg_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[26]_i_1_n_0 ),
        .Q(p_2_in21_in),
        .R(SR));
  FDRE \scr_reg_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[27]_i_1_n_0 ),
        .Q(p_2_in17_in),
        .R(SR));
  FDRE \scr_reg_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[28]_i_1_n_0 ),
        .Q(p_2_in13_in),
        .R(SR));
  FDRE \scr_reg_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[29]_i_1_n_0 ),
        .Q(p_2_in9_in),
        .R(SR));
  FDRE \scr_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[2]_i_1_n_0 ),
        .Q(p_0_in40_in),
        .R(SR));
  FDRE \scr_reg_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[30]_i_1_n_0 ),
        .Q(p_2_in5_in),
        .R(SR));
  FDRE \scr_reg_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[31]_i_1_n_0 ),
        .Q(p_2_in1_in),
        .R(SR));
  FDRE \scr_reg_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[32]_i_1_n_0 ),
        .Q(p_2_in),
        .R(SR));
  FDRE \scr_reg_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[33]_i_1_n_0 ),
        .Q(p_0_in200_in),
        .R(SR));
  FDRE \scr_reg_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[34]_i_1_n_0 ),
        .Q(p_0_in190_in),
        .R(SR));
  FDRE \scr_reg_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[35]_i_1_n_0 ),
        .Q(p_0_in180_in),
        .R(SR));
  FDRE \scr_reg_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[36]_i_1_n_0 ),
        .Q(p_0_in170_in),
        .R(SR));
  FDRE \scr_reg_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[37]_i_1_n_0 ),
        .Q(p_0_in160_in),
        .R(SR));
  FDRE \scr_reg_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[38]_i_1_n_0 ),
        .Q(p_0_in151_in),
        .R(SR));
  FDRE \scr_reg_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[39]_i_1_n_0 ),
        .Q(p_2_in145_in),
        .R(SR));
  FDRE \scr_reg_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[3]_i_1_n_0 ),
        .Q(p_0_in36_in),
        .R(SR));
  FDRE \scr_reg_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[40]_i_1_n_0 ),
        .Q(p_2_in139_in),
        .R(SR));
  FDRE \scr_reg_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[41]_i_1_n_0 ),
        .Q(p_2_in133_in),
        .R(SR));
  FDRE \scr_reg_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[42]_i_1_n_0 ),
        .Q(p_2_in127_in),
        .R(SR));
  FDRE \scr_reg_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[43]_i_1_n_0 ),
        .Q(p_2_in121_in),
        .R(SR));
  FDRE \scr_reg_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[44]_i_1_n_0 ),
        .Q(p_2_in115_in),
        .R(SR));
  FDRE \scr_reg_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[45]_i_1_n_0 ),
        .Q(p_2_in109_in),
        .R(SR));
  FDRE \scr_reg_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[46]_i_1_n_0 ),
        .Q(p_2_in103_in),
        .R(SR));
  FDRE \scr_reg_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[47]_i_1_n_0 ),
        .Q(p_2_in97_in),
        .R(SR));
  FDRE \scr_reg_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[48]_i_1_n_0 ),
        .Q(p_2_in91_in),
        .R(SR));
  FDRE \scr_reg_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[49]_i_1_n_0 ),
        .Q(p_2_in85_in),
        .R(SR));
  FDRE \scr_reg_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[4]_i_1_n_0 ),
        .Q(p_0_in32_in),
        .R(SR));
  FDRE \scr_reg_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[50]_i_1_n_0 ),
        .Q(p_2_in79_in),
        .R(SR));
  FDRE \scr_reg_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[51]_i_1_n_0 ),
        .Q(p_2_in74_in),
        .R(SR));
  FDRE \scr_reg_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[52]_i_1_n_0 ),
        .Q(p_2_in201_in),
        .R(SR));
  FDRE \scr_reg_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[53]_i_1_n_0 ),
        .Q(p_2_in191_in),
        .R(SR));
  FDRE \scr_reg_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[54]_i_1_n_0 ),
        .Q(p_2_in181_in),
        .R(SR));
  FDRE \scr_reg_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[55]_i_1_n_0 ),
        .Q(p_2_in171_in),
        .R(SR));
  FDRE \scr_reg_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[56]_i_1_n_0 ),
        .Q(p_2_in161_in),
        .R(SR));
  FDRE \scr_reg_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[57]_i_1_n_0 ),
        .Q(p_2_in152_in),
        .R(SR));
  FDRE \scr_reg_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[5]_i_1_n_0 ),
        .Q(p_0_in28_in),
        .R(SR));
  FDRE \scr_reg_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[6]_i_1_n_0 ),
        .Q(p_0_in24_in),
        .R(SR));
  FDRE \scr_reg_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[7]_i_1_n_0 ),
        .Q(p_0_in20_in),
        .R(SR));
  FDRE \scr_reg_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[8]_i_1_n_0 ),
        .Q(p_0_in16_in),
        .R(SR));
  FDRE \scr_reg_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\scr_reg[9]_i_1_n_0 ),
        .Q(p_0_in12_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tx_test_patt_seed_sel[0]_i_1 
       (.I0(tx_test_patt_seed_sel[0]),
        .I1(\tx_test_patt_seed_sel[1]_i_3_n_0 ),
        .I2(block_count_reg__0[6]),
        .O(\tx_test_patt_seed_sel[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tx_test_patt_seed_sel[1]_i_1 
       (.I0(SR),
        .I1(configuration_vector[118]),
        .O(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \tx_test_patt_seed_sel[1]_i_2 
       (.I0(tx_test_patt_seed_sel[1]),
        .I1(block_count_reg__0[6]),
        .I2(\tx_test_patt_seed_sel[1]_i_3_n_0 ),
        .I3(tx_test_patt_seed_sel[0]),
        .O(\tx_test_patt_seed_sel[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_test_patt_seed_sel[1]_i_3 
       (.I0(block_count_reg__0[4]),
        .I1(block_count_reg__0[2]),
        .I2(block_count_reg__0[0]),
        .I3(block_count_reg__0[1]),
        .I4(block_count_reg__0[3]),
        .I5(block_count_reg__0[5]),
        .O(\tx_test_patt_seed_sel[1]_i_3_n_0 ));
  FDRE \tx_test_patt_seed_sel_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_test_patt_seed_sel[0]_i_1_n_0 ),
        .Q(tx_test_patt_seed_sel[0]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
  FDRE \tx_test_patt_seed_sel_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_test_patt_seed_sel[1]_i_2_n_0 ),
        .Q(tx_test_patt_seed_sel[1]),
        .R(\tx_test_patt_seed_sel[1]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pcs_top" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pcs_top
   (out,
    b_lock,
    mcp1_test_sh,
    SR,
    b_lock_mod,
    gt_slip_int,
    mcp1_ber_test_sh_reg,
    ber_count_inc,
    hiber,
    err_block_count_inc,
    cable_pull,
    wr_data,
    b_lock_mod_reg,
    \mcp1_sh_cnt_reg[0] ,
    \mcp1_state_reg[1] ,
    \mcp1_sh_cnt_reg[0]_0 ,
    \FSM_sequential_mcp1_state_reg[2] ,
    pcs_rx_link_up_core_reg_reg,
    \b_lock_count_reg[19] ,
    \mcp1_state_reg[1]_0 ,
    mcp1_b_lock0_out,
    mcp1_b_lock_reg,
    \mcp1_dec_c4_reg[2] ,
    \mcp1_dec_c1_reg[2] ,
    \mcp1_dec_c2_reg[2] ,
    \mcp1_dec_c0_reg[2] ,
    \mcp1_dec_c5_reg[2] ,
    \mcp1_dec_c6_reg[2] ,
    \mcp1_dec_c7_reg[2] ,
    \mcp1_ctrl_pipe_reg[7] ,
    \mcp1_data_pipe_reg[63] ,
    rxusrclk2,
    configuration_vector,
    E,
    signal_detect,
    rxusrclk2_en156_reg_rep__2,
    \mcp1_state_reg[1]_1 ,
    mcp1_b_lock_reg_0,
    \mcp1_state_reg[1]_2 ,
    \FSM_sequential_mcp1_state_reg[1] ,
    \FSM_sequential_mcp1_state_reg[2]_0 ,
    rxusrclk2_en156_reg_rep__9,
    mcp1_b_lock_reg_1,
    D,
    \xgmii_txd_reg_reg[63] ,
    Q,
    \outreg_reg[2] ,
    rxusrclk2_en156_reg_rep__9_0,
    \outreg_reg[2]_0 ,
    rxusrclk2_en156_reg_rep__0,
    rxusrclk2_en156_reg_rep__5,
    rxusrclk2_en156_reg_rep__9_1,
    rxusrclk2_en156_reg_rep__6,
    rxusrclk2_en156_reg_rep__9_2,
    rxusrclk2_en156_reg_rep__9_3,
    rxusrclk2_en156_reg_rep__9_4,
    rxusrclk2_en156_reg_rep__9_5,
    rxusrclk2_en156_reg_rep__9_6,
    rxusrclk2_en156_reg_rep__9_7,
    rxusrclk2_en156_reg_rep__9_8,
    reset,
    reg_3_0_15,
    coreclk,
    rxreset_rxusrclk2,
    pcs_rxreset_int);
  output out;
  output b_lock;
  output mcp1_test_sh;
  output [0:0]SR;
  output b_lock_mod;
  output gt_slip_int;
  output mcp1_ber_test_sh_reg;
  output ber_count_inc;
  output hiber;
  output err_block_count_inc;
  output cable_pull;
  output [65:0]wr_data;
  output b_lock_mod_reg;
  output \mcp1_sh_cnt_reg[0] ;
  output \mcp1_state_reg[1] ;
  output \mcp1_sh_cnt_reg[0]_0 ;
  output [2:0]\FSM_sequential_mcp1_state_reg[2] ;
  output pcs_rx_link_up_core_reg_reg;
  output [0:0]\b_lock_count_reg[19] ;
  output \mcp1_state_reg[1]_0 ;
  output mcp1_b_lock0_out;
  output mcp1_b_lock_reg;
  output [0:0]\mcp1_dec_c4_reg[2] ;
  output [0:0]\mcp1_dec_c1_reg[2] ;
  output [0:0]\mcp1_dec_c2_reg[2] ;
  output [0:0]\mcp1_dec_c0_reg[2] ;
  output [0:0]\mcp1_dec_c5_reg[2] ;
  output [0:0]\mcp1_dec_c6_reg[2] ;
  output [0:0]\mcp1_dec_c7_reg[2] ;
  output [7:0]\mcp1_ctrl_pipe_reg[7] ;
  output [63:0]\mcp1_data_pipe_reg[63] ;
  input rxusrclk2;
  input [134:0]configuration_vector;
  input [0:0]E;
  input signal_detect;
  input [2:0]rxusrclk2_en156_reg_rep__2;
  input \mcp1_state_reg[1]_1 ;
  input mcp1_b_lock_reg_0;
  input \mcp1_state_reg[1]_2 ;
  input \FSM_sequential_mcp1_state_reg[1] ;
  input \FSM_sequential_mcp1_state_reg[2]_0 ;
  input rxusrclk2_en156_reg_rep__9;
  input mcp1_b_lock_reg_1;
  input [7:0]D;
  input [63:0]\xgmii_txd_reg_reg[63] ;
  input [65:0]Q;
  input [2:0]\outreg_reg[2] ;
  input rxusrclk2_en156_reg_rep__9_0;
  input \outreg_reg[2]_0 ;
  input [0:0]rxusrclk2_en156_reg_rep__0;
  input [2:0]rxusrclk2_en156_reg_rep__5;
  input rxusrclk2_en156_reg_rep__9_1;
  input [1:0]rxusrclk2_en156_reg_rep__6;
  input [0:0]rxusrclk2_en156_reg_rep__9_2;
  input [0:0]rxusrclk2_en156_reg_rep__9_3;
  input [0:0]rxusrclk2_en156_reg_rep__9_4;
  input [0:0]rxusrclk2_en156_reg_rep__9_5;
  input [0:0]rxusrclk2_en156_reg_rep__9_6;
  input [0:0]rxusrclk2_en156_reg_rep__9_7;
  input [0:0]rxusrclk2_en156_reg_rep__9_8;
  input reset;
  input reg_3_0_15;
  input coreclk;
  input rxreset_rxusrclk2;
  input pcs_rxreset_int;

  wire [7:0]D;
  wire [0:0]E;
  wire \FSM_sequential_mcp1_state_reg[1] ;
  wire [2:0]\FSM_sequential_mcp1_state_reg[2] ;
  wire \FSM_sequential_mcp1_state_reg[2]_0 ;
  wire [65:0]Q;
  wire [0:0]SR;
  wire b_lock;
  wire [0:0]\b_lock_count_reg[19] ;
  wire b_lock_mod;
  wire b_lock_mod_reg;
  wire ber_count_inc;
  wire cable_pull;
  wire [134:0]configuration_vector;
  wire coreclk;
  wire err_block_count_inc;
  wire gt_slip_int;
  wire hiber;
  wire mcp1_b_lock0_out;
  wire mcp1_b_lock_reg;
  wire mcp1_b_lock_reg_0;
  wire mcp1_b_lock_reg_1;
  wire mcp1_ber_test_sh_reg;
  wire [7:0]\mcp1_ctrl_pipe_reg[7] ;
  wire [63:0]\mcp1_data_pipe_reg[63] ;
  wire [0:0]\mcp1_dec_c0_reg[2] ;
  wire [0:0]\mcp1_dec_c1_reg[2] ;
  wire [0:0]\mcp1_dec_c2_reg[2] ;
  wire [0:0]\mcp1_dec_c4_reg[2] ;
  wire [0:0]\mcp1_dec_c5_reg[2] ;
  wire [0:0]\mcp1_dec_c6_reg[2] ;
  wire [0:0]\mcp1_dec_c7_reg[2] ;
  wire \mcp1_sh_cnt_reg[0] ;
  wire \mcp1_sh_cnt_reg[0]_0 ;
  wire \mcp1_state_reg[1] ;
  wire \mcp1_state_reg[1]_0 ;
  wire \mcp1_state_reg[1]_1 ;
  wire \mcp1_state_reg[1]_2 ;
  wire mcp1_test_sh;
  wire [15:0]mcp1_timer_125us_cycles_sync;
  wire out;
  wire [2:0]\outreg_reg[2] ;
  wire \outreg_reg[2]_0 ;
  wire pcs_rx_link_up_core_reg_reg;
  wire pcs_rxreset_int;
  wire reg_3_0_15;
  wire reset;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire reset_local;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_local;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire [0:0]rxusrclk2_en156_reg_rep__0;
  wire [2:0]rxusrclk2_en156_reg_rep__2;
  wire [2:0]rxusrclk2_en156_reg_rep__5;
  wire [1:0]rxusrclk2_en156_reg_rep__6;
  wire rxusrclk2_en156_reg_rep__9;
  wire rxusrclk2_en156_reg_rep__9_0;
  wire rxusrclk2_en156_reg_rep__9_1;
  wire [0:0]rxusrclk2_en156_reg_rep__9_2;
  wire [0:0]rxusrclk2_en156_reg_rep__9_3;
  wire [0:0]rxusrclk2_en156_reg_rep__9_4;
  wire [0:0]rxusrclk2_en156_reg_rep__9_5;
  wire [0:0]rxusrclk2_en156_reg_rep__9_6;
  wire [0:0]rxusrclk2_en156_reg_rep__9_7;
  wire [0:0]rxusrclk2_en156_reg_rep__9_8;
  wire signal_detect;
  wire [65:0]wr_data;
  wire [63:0]\xgmii_txd_reg_reg[63] ;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_coherent_resyncs_en coreclk_rxusrclk2_timer_125us_resync
       (.E(E),
        .configuration_vector(configuration_vector[134:119]),
        .out(mcp1_timer_125us_cycles_sync),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep(rxusrclk2_en156_reg_rep__2[0]),
        .rxusrclk2_en156_reg_rep__0(rxusrclk2_en156_reg_rep__0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE reset_local_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(reg_3_0_15),
        .Q(reset_local),
        .S(reset));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs rx_pcs_i
       (.D(\mcp1_dec_c4_reg[2] ),
        .DI(b_lock_mod),
        .E(E),
        .\FSM_sequential_mcp1_state_reg[1] (\FSM_sequential_mcp1_state_reg[1] ),
        .\FSM_sequential_mcp1_state_reg[2] (\FSM_sequential_mcp1_state_reg[2] ),
        .\FSM_sequential_mcp1_state_reg[2]_0 (\FSM_sequential_mcp1_state_reg[2]_0 ),
        .Q(Q),
        .SR(SR),
        .\b_lock_count_reg[19] (\b_lock_count_reg[19] ),
        .b_lock_mod_r_reg(b_lock),
        .b_lock_mod_reg(b_lock_mod_reg),
        .ber_count_inc(ber_count_inc),
        .cable_pull(cable_pull),
        .err_block_count_inc(err_block_count_inc),
        .gt_slip_int(gt_slip_int),
        .hiber(hiber),
        .mcp1_b_lock0_out(mcp1_b_lock0_out),
        .mcp1_b_lock_reg(mcp1_b_lock_reg),
        .mcp1_b_lock_reg_0(mcp1_b_lock_reg_0),
        .mcp1_b_lock_reg_1(mcp1_b_lock_reg_1),
        .mcp1_ber_test_sh_reg(mcp1_ber_test_sh_reg),
        .\mcp1_ctrl_pipe_reg[7] (\mcp1_ctrl_pipe_reg[7] ),
        .\mcp1_data_pipe_reg[63] (\mcp1_data_pipe_reg[63] ),
        .\mcp1_dec_c0_reg[2] (\mcp1_dec_c0_reg[2] ),
        .\mcp1_dec_c1_reg[2] (\mcp1_dec_c1_reg[2] ),
        .\mcp1_dec_c2_reg[2] (\mcp1_dec_c2_reg[2] ),
        .\mcp1_dec_c5_reg[2] (\mcp1_dec_c5_reg[2] ),
        .\mcp1_dec_c6_reg[2] (\mcp1_dec_c6_reg[2] ),
        .\mcp1_dec_c7_reg[2] (\mcp1_dec_c7_reg[2] ),
        .\mcp1_sh_cnt_reg[0] (\mcp1_sh_cnt_reg[0] ),
        .\mcp1_sh_cnt_reg[0]_0 (\mcp1_sh_cnt_reg[0]_0 ),
        .\mcp1_state_reg[1] (mcp1_test_sh),
        .\mcp1_state_reg[1]_0 (\mcp1_state_reg[1] ),
        .\mcp1_state_reg[1]_1 (\mcp1_state_reg[1]_0 ),
        .\mcp1_state_reg[1]_2 (\mcp1_state_reg[1]_1 ),
        .\mcp1_state_reg[1]_3 (\mcp1_state_reg[1]_2 ),
        .out(out),
        .\outreg_reg[15] (mcp1_timer_125us_cycles_sync),
        .\outreg_reg[2] (\outreg_reg[2] ),
        .\outreg_reg[2]_0 (\outreg_reg[2]_0 ),
        .pcs_rx_link_up_core_reg_reg(pcs_rx_link_up_core_reg_reg),
        .rxreset_local_reg(rxreset_local),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__0(rxusrclk2_en156_reg_rep__0),
        .rxusrclk2_en156_reg_rep__2(rxusrclk2_en156_reg_rep__2),
        .rxusrclk2_en156_reg_rep__5(rxusrclk2_en156_reg_rep__5),
        .rxusrclk2_en156_reg_rep__6(rxusrclk2_en156_reg_rep__6),
        .rxusrclk2_en156_reg_rep__9(rxusrclk2_en156_reg_rep__9),
        .rxusrclk2_en156_reg_rep__9_0(rxusrclk2_en156_reg_rep__9_0),
        .rxusrclk2_en156_reg_rep__9_1(rxusrclk2_en156_reg_rep__9_1),
        .rxusrclk2_en156_reg_rep__9_2(rxusrclk2_en156_reg_rep__9_2),
        .rxusrclk2_en156_reg_rep__9_3(rxusrclk2_en156_reg_rep__9_3),
        .rxusrclk2_en156_reg_rep__9_4(rxusrclk2_en156_reg_rep__9_4),
        .rxusrclk2_en156_reg_rep__9_5(rxusrclk2_en156_reg_rep__9_5),
        .rxusrclk2_en156_reg_rep__9_6(rxusrclk2_en156_reg_rep__9_6),
        .rxusrclk2_en156_reg_rep__9_7(rxusrclk2_en156_reg_rep__9_7),
        .rxusrclk2_en156_reg_rep__9_8(rxusrclk2_en156_reg_rep__9_8),
        .signal_detect(signal_detect));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE rxreset_local_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(pcs_rxreset_int),
        .Q(rxreset_local),
        .S(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_tx_pcs tx_pcs_i
       (.D(D),
        .SR(reset_local),
        .configuration_vector(configuration_vector[118:0]),
        .coreclk(coreclk),
        .wr_data(wr_data),
        .\xgmii_txd_reg_reg[63] (\xgmii_txd_reg_reg[63] ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer
   (counter_sync_1,
    counter_sync_extra_reg,
    mcp1_counter_1_reg,
    rxusrclk2,
    coreclk,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output counter_sync_extra_reg;
  input mcp1_counter_1_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire coreclk;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire counter_sync_extra_reg;
  wire dcapture;
  wire mcp1_counter_1_reg;
  wire newedge;
  wire newedge_i_1__5_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFEE8)) 
    counter_sync_extra_i_1__1
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(counter_sync_extra_reg));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__5
       (.I0(newedge),
        .I1(mcp1_counter_1_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__5_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__5
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_27
   (counter_sync_2,
    counter_out0,
    mcp1_counter_2_reg,
    rxusrclk2,
    coreclk,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input mcp1_counter_2_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire mcp1_counter_2_reg;
  wire newedge;
  wire newedge_i_1__6_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFFFE)) 
    counter_out_i_1__1
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__6
       (.I0(newedge),
        .I1(mcp1_counter_2_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__6_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__6
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_28
   (counter_sync_3,
    mcp1_counter_3_reg,
    rxusrclk2,
    coreclk);
  output counter_sync_3;
  input mcp1_counter_3_reg;
  input rxusrclk2;
  input coreclk;

  wire coreclk;
  wire counter_sync_3;
  wire dcapture;
  wire mcp1_counter_3_reg;
  wire newedge;
  wire newedge_i_1__7_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__7
       (.I0(newedge),
        .I1(mcp1_counter_3_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__7_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__7
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_33
   (counter_sync_1,
    counter_sync_extra_reg,
    mcp1_counter_1_reg,
    rxusrclk2,
    coreclk,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output counter_sync_extra_reg;
  input mcp1_counter_1_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire coreclk;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire counter_sync_extra_reg;
  wire dcapture;
  wire mcp1_counter_1_reg;
  wire newedge;
  wire newedge_i_1_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFEE8)) 
    counter_sync_extra_i_1
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(counter_sync_extra_reg));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1
       (.I0(newedge),
        .I1(mcp1_counter_1_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_34
   (counter_sync_2,
    counter_out0,
    mcp1_counter_2_reg,
    rxusrclk2,
    coreclk,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input mcp1_counter_2_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire mcp1_counter_2_reg;
  wire newedge;
  wire newedge_i_1__0_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFFFE)) 
    counter_out_i_1
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__0
       (.I0(newedge),
        .I1(mcp1_counter_2_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__0_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__0
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_35
   (counter_sync_3,
    mcp1_counter_3_reg,
    rxusrclk2,
    coreclk);
  output counter_sync_3;
  input mcp1_counter_3_reg;
  input rxusrclk2;
  input coreclk;

  wire coreclk;
  wire counter_sync_3;
  wire dcapture;
  wire mcp1_counter_3_reg;
  wire newedge;
  wire newedge_i_1__1_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__1
       (.I0(newedge),
        .I1(mcp1_counter_3_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__1_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__1
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_36
   (counter_sync_1,
    counter_sync_extra_reg,
    mcp1_counter_1_reg,
    rxusrclk2,
    coreclk,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output counter_sync_extra_reg;
  input mcp1_counter_1_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire coreclk;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire counter_sync_extra_reg;
  wire dcapture;
  wire mcp1_counter_1_reg;
  wire newedge;
  wire newedge_i_1__2_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFEE8)) 
    counter_sync_extra_i_1__0
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(counter_sync_extra_reg));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__2
       (.I0(newedge),
        .I1(mcp1_counter_1_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__2_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__2
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_37
   (counter_sync_2,
    counter_out0,
    mcp1_counter_2_reg,
    rxusrclk2,
    coreclk,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input mcp1_counter_2_reg;
  input rxusrclk2;
  input coreclk;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire mcp1_counter_2_reg;
  wire newedge;
  wire newedge_i_1__3_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  LUT4 #(
    .INIT(16'hFFFE)) 
    counter_out_i_1__0
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__3
       (.I0(newedge),
        .I1(mcp1_counter_2_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__3_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__3
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_38
   (counter_sync_3,
    mcp1_counter_3_reg,
    rxusrclk2,
    coreclk);
  output counter_sync_3;
  input mcp1_counter_3_reg;
  input rxusrclk2;
  input coreclk;

  wire coreclk;
  wire counter_sync_3;
  wire dcapture;
  wire mcp1_counter_3_reg;
  wire newedge;
  wire newedge_i_1__4_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

  FDRE #(
    .INIT(1'b0)) 
    dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_reg),
        .Q(dcapture),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    newedge_i_1__4
       (.I0(newedge),
        .I1(mcp1_counter_3_reg),
        .I2(dcapture),
        .I3(newedge),
        .O(newedge_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(newedge_i_1__4_n_0),
        .Q(newedge),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    newedge_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    q_i_1__4
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rx_ber_mon_fsm" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_ber_mon_fsm
   (mcp1_ber_test_sh_reg_0,
    ber_count_inc,
    hiber,
    \FSM_sequential_mcp1_state_reg[2]_0 ,
    \FSM_sequential_mcp1_state_reg[2]_1 ,
    out,
    \FSM_sequential_mcp1_state_reg[1]_0 ,
    rxusrclk2,
    \FSM_sequential_mcp1_state_reg[2]_2 ,
    rxusrclk2_en156_reg_rep__9,
    \outreg_reg[15] ,
    rxusrclk2_en156_reg_rep__9_0,
    rxreset_6_reg,
    mcp1_b_lock_reg,
    \outreg_reg[2] ,
    rxreset_2_reg,
    sh_valid,
    Q);
  output mcp1_ber_test_sh_reg_0;
  output ber_count_inc;
  output hiber;
  output [2:0]\FSM_sequential_mcp1_state_reg[2]_0 ;
  output \FSM_sequential_mcp1_state_reg[2]_1 ;
  input out;
  input \FSM_sequential_mcp1_state_reg[1]_0 ;
  input rxusrclk2;
  input \FSM_sequential_mcp1_state_reg[2]_2 ;
  input rxusrclk2_en156_reg_rep__9;
  input [15:0]\outreg_reg[15] ;
  input rxusrclk2_en156_reg_rep__9_0;
  input rxreset_6_reg;
  input mcp1_b_lock_reg;
  input [0:0]\outreg_reg[2] ;
  input rxreset_2_reg;
  input sh_valid;
  input [1:0]Q;

  wire \FSM_sequential_mcp1_state[0]_i_1_n_0 ;
  wire \FSM_sequential_mcp1_state[0]_i_2_n_0 ;
  wire \FSM_sequential_mcp1_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_mcp1_state[1]_i_1_n_0 ;
  wire \FSM_sequential_mcp1_state[1]_i_2_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_1_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_3_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_5_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_6_n_0 ;
  wire \FSM_sequential_mcp1_state_reg[1]_0 ;
  (* RTL_KEEP = "yes" *) wire [2:0]\FSM_sequential_mcp1_state_reg[2]_0 ;
  wire \FSM_sequential_mcp1_state_reg[2]_1 ;
  wire \FSM_sequential_mcp1_state_reg[2]_2 ;
  wire [1:0]Q;
  wire ber_count_inc;
  wire hiber;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire mcp1_b_lock_reg;
  wire \mcp1_ber_cnt[0]_i_1_n_0 ;
  wire \mcp1_ber_cnt[1]_i_1_n_0 ;
  wire \mcp1_ber_cnt[2]_i_1_n_0 ;
  wire \mcp1_ber_cnt[3]_i_1_n_0 ;
  wire \mcp1_ber_cnt[4]_i_1_n_0 ;
  wire \mcp1_ber_cnt[4]_i_2_n_0 ;
  wire \mcp1_ber_cnt_reg_n_0_[0] ;
  wire \mcp1_ber_cnt_reg_n_0_[1] ;
  wire \mcp1_ber_cnt_reg_n_0_[2] ;
  wire \mcp1_ber_cnt_reg_n_0_[3] ;
  wire \mcp1_ber_cnt_reg_n_0_[4] ;
  wire mcp1_ber_test_sh_reg_0;
  wire mcp1_state;
  wire [15:0]mcp1_timer_125us;
  wire \mcp1_timer_125us0_inferred__0/i__carry__0_n_0 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__0_n_1 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__0_n_2 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__0_n_3 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__0_n_4 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__0_n_5 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__0_n_6 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__0_n_7 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__1_n_0 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__1_n_1 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__1_n_2 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__1_n_3 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__1_n_4 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__1_n_5 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__1_n_6 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__1_n_7 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__2_n_2 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__2_n_3 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__2_n_5 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__2_n_6 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry__2_n_7 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry_n_0 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry_n_1 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry_n_2 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry_n_3 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry_n_4 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry_n_5 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry_n_6 ;
  wire \mcp1_timer_125us0_inferred__0/i__carry_n_7 ;
  wire \mcp1_timer_125us[0]_i_1_n_0 ;
  wire \mcp1_timer_125us[10]_i_1_n_0 ;
  wire \mcp1_timer_125us[11]_i_1_n_0 ;
  wire \mcp1_timer_125us[12]_i_1_n_0 ;
  wire \mcp1_timer_125us[13]_i_1_n_0 ;
  wire \mcp1_timer_125us[14]_i_1_n_0 ;
  wire \mcp1_timer_125us[15]_i_1_n_0 ;
  wire \mcp1_timer_125us[15]_i_2_n_0 ;
  wire \mcp1_timer_125us[15]_i_4_n_0 ;
  wire \mcp1_timer_125us[15]_i_5_n_0 ;
  wire \mcp1_timer_125us[15]_i_6_n_0 ;
  wire \mcp1_timer_125us[1]_i_1_n_0 ;
  wire \mcp1_timer_125us[2]_i_1_n_0 ;
  wire \mcp1_timer_125us[3]_i_1_n_0 ;
  wire \mcp1_timer_125us[4]_i_1_n_0 ;
  wire \mcp1_timer_125us[5]_i_1_n_0 ;
  wire \mcp1_timer_125us[6]_i_1_n_0 ;
  wire \mcp1_timer_125us[7]_i_1_n_0 ;
  wire \mcp1_timer_125us[8]_i_1_n_0 ;
  wire \mcp1_timer_125us[9]_i_1_n_0 ;
  wire out;
  wire [15:0]\outreg_reg[15] ;
  wire [0:0]\outreg_reg[2] ;
  wire rxreset_2_reg;
  wire rxreset_6_reg;
  wire rxusrclk2;
  wire rxusrclk2_en156_reg_rep__9;
  wire rxusrclk2_en156_reg_rep__9_0;
  wire sh_valid;
  wire timer_done;
  wire [3:2]\NLW_mcp1_timer_125us0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_mcp1_timer_125us0_inferred__0/i__carry__2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h00E2)) 
    \FSM_sequential_mcp1_state[0]_i_1 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I1(mcp1_state),
        .I2(\FSM_sequential_mcp1_state[0]_i_2_n_0 ),
        .I3(rxreset_2_reg),
        .O(\FSM_sequential_mcp1_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF0B00FFFF)) 
    \FSM_sequential_mcp1_state[0]_i_2 
       (.I0(timer_done),
        .I1(sh_valid),
        .I2(\FSM_sequential_mcp1_state[0]_i_3__0_n_0 ),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .O(\FSM_sequential_mcp1_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_mcp1_state[0]_i_3__0 
       (.I0(\mcp1_ber_cnt_reg_n_0_[3] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I3(\mcp1_ber_cnt_reg_n_0_[2] ),
        .O(\FSM_sequential_mcp1_state[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \FSM_sequential_mcp1_state[1]_i_1 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I1(mcp1_state),
        .I2(\FSM_sequential_mcp1_state[1]_i_2_n_0 ),
        .I3(rxreset_2_reg),
        .O(\FSM_sequential_mcp1_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111400455554004)) 
    \FSM_sequential_mcp1_state[1]_i_2 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\FSM_sequential_mcp1_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_mcp1_state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \FSM_sequential_mcp1_state[2]_i_1 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(mcp1_state),
        .I2(\FSM_sequential_mcp1_state[2]_i_3_n_0 ),
        .I3(rxreset_2_reg),
        .O(\FSM_sequential_mcp1_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8A8A808)) 
    \FSM_sequential_mcp1_state[2]_i_2__0 
       (.I0(rxusrclk2_en156_reg_rep__9_0),
        .I1(\FSM_sequential_mcp1_state[2]_i_5_n_0 ),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I3(timer_done),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .O(mcp1_state));
  LUT6 #(
    .INIT(64'h4444044000000440)) 
    \FSM_sequential_mcp1_state[2]_i_3 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\FSM_sequential_mcp1_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_mcp1_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \FSM_sequential_mcp1_state[2]_i_3__0 
       (.I0(rxreset_6_reg),
        .I1(hiber),
        .I2(mcp1_b_lock_reg),
        .I3(\outreg_reg[2] ),
        .I4(rxusrclk2_en156_reg_rep__9_0),
        .O(\FSM_sequential_mcp1_state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFEF00CFFFCFFF)) 
    \FSM_sequential_mcp1_state[2]_i_5 
       (.I0(\FSM_sequential_mcp1_state[0]_i_3__0_n_0 ),
        .I1(timer_done),
        .I2(sh_valid),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I4(mcp1_ber_test_sh_reg_0),
        .I5(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .O(\FSM_sequential_mcp1_state[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \FSM_sequential_mcp1_state[2]_i_6 
       (.I0(timer_done),
        .I1(\mcp1_ber_cnt_reg_n_0_[2] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I3(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I4(\mcp1_ber_cnt_reg_n_0_[3] ),
        .O(\FSM_sequential_mcp1_state[2]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "BER_MT_INIT:000,START_TIMER:001,BER_TEST_SH:010,BER_BAD_SH:011,HI_BER:100,GOOD_BER:101" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state[0]_i_1_n_0 ),
        .Q(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "BER_MT_INIT:000,START_TIMER:001,BER_TEST_SH:010,BER_BAD_SH:011,HI_BER:100,GOOD_BER:101" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state[1]_i_1_n_0 ),
        .Q(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "BER_MT_INIT:000,START_TIMER:001,BER_TEST_SH:010,BER_BAD_SH:011,HI_BER:100,GOOD_BER:101" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state[2]_i_1_n_0 ),
        .Q(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(mcp1_timer_125us[8]),
        .O(i__carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(mcp1_timer_125us[7]),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(mcp1_timer_125us[6]),
        .O(i__carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(mcp1_timer_125us[5]),
        .O(i__carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(mcp1_timer_125us[12]),
        .O(i__carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(mcp1_timer_125us[11]),
        .O(i__carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(mcp1_timer_125us[10]),
        .O(i__carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(mcp1_timer_125us[9]),
        .O(i__carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(mcp1_timer_125us[15]),
        .O(i__carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(mcp1_timer_125us[14]),
        .O(i__carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(mcp1_timer_125us[13]),
        .O(i__carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(mcp1_timer_125us[4]),
        .O(i__carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(mcp1_timer_125us[3]),
        .O(i__carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(mcp1_timer_125us[2]),
        .O(i__carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(mcp1_timer_125us[1]),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_ber_cnt[0]_i_1 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I1(\mcp1_ber_cnt_reg_n_0_[0] ),
        .O(\mcp1_ber_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \mcp1_ber_cnt[1]_i_1 
       (.I0(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .O(\mcp1_ber_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7800)) 
    \mcp1_ber_cnt[2]_i_1 
       (.I0(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[2] ),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .O(\mcp1_ber_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F800000)) 
    \mcp1_ber_cnt[3]_i_1 
       (.I0(\mcp1_ber_cnt_reg_n_0_[2] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I3(\mcp1_ber_cnt_reg_n_0_[3] ),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .O(\mcp1_ber_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000015000000)) 
    \mcp1_ber_cnt[4]_i_1 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(\mcp1_ber_cnt_reg_n_0_[4] ),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I4(rxusrclk2_en156_reg_rep__9_0),
        .I5(out),
        .O(\mcp1_ber_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \mcp1_ber_cnt[4]_i_2 
       (.I0(\mcp1_ber_cnt_reg_n_0_[3] ),
        .I1(\mcp1_ber_cnt_reg_n_0_[1] ),
        .I2(\mcp1_ber_cnt_reg_n_0_[0] ),
        .I3(\mcp1_ber_cnt_reg_n_0_[2] ),
        .I4(\mcp1_ber_cnt_reg_n_0_[4] ),
        .I5(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .O(\mcp1_ber_cnt[4]_i_2_n_0 ));
  FDRE \mcp1_ber_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[0]_i_1_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mcp1_ber_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[1]_i_1_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mcp1_ber_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[2]_i_1_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \mcp1_ber_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[3]_i_1_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \mcp1_ber_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(\mcp1_ber_cnt[4]_i_1_n_0 ),
        .D(\mcp1_ber_cnt[4]_i_2_n_0 ),
        .Q(\mcp1_ber_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mcp1_ber_count_inc_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state_reg[2]_2 ),
        .Q(ber_count_inc),
        .R(out));
  FDRE mcp1_ber_test_sh_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state_reg[1]_0 ),
        .Q(mcp1_ber_test_sh_reg_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    mcp1_hiber_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_reg_rep__9),
        .Q(hiber),
        .R(out));
  CARRY4 \mcp1_timer_125us0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\mcp1_timer_125us0_inferred__0/i__carry_n_0 ,\mcp1_timer_125us0_inferred__0/i__carry_n_1 ,\mcp1_timer_125us0_inferred__0/i__carry_n_2 ,\mcp1_timer_125us0_inferred__0/i__carry_n_3 }),
        .CYINIT(mcp1_timer_125us[0]),
        .DI(mcp1_timer_125us[4:1]),
        .O({\mcp1_timer_125us0_inferred__0/i__carry_n_4 ,\mcp1_timer_125us0_inferred__0/i__carry_n_5 ,\mcp1_timer_125us0_inferred__0/i__carry_n_6 ,\mcp1_timer_125us0_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \mcp1_timer_125us0_inferred__0/i__carry__0 
       (.CI(\mcp1_timer_125us0_inferred__0/i__carry_n_0 ),
        .CO({\mcp1_timer_125us0_inferred__0/i__carry__0_n_0 ,\mcp1_timer_125us0_inferred__0/i__carry__0_n_1 ,\mcp1_timer_125us0_inferred__0/i__carry__0_n_2 ,\mcp1_timer_125us0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(mcp1_timer_125us[8:5]),
        .O({\mcp1_timer_125us0_inferred__0/i__carry__0_n_4 ,\mcp1_timer_125us0_inferred__0/i__carry__0_n_5 ,\mcp1_timer_125us0_inferred__0/i__carry__0_n_6 ,\mcp1_timer_125us0_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \mcp1_timer_125us0_inferred__0/i__carry__1 
       (.CI(\mcp1_timer_125us0_inferred__0/i__carry__0_n_0 ),
        .CO({\mcp1_timer_125us0_inferred__0/i__carry__1_n_0 ,\mcp1_timer_125us0_inferred__0/i__carry__1_n_1 ,\mcp1_timer_125us0_inferred__0/i__carry__1_n_2 ,\mcp1_timer_125us0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(mcp1_timer_125us[12:9]),
        .O({\mcp1_timer_125us0_inferred__0/i__carry__1_n_4 ,\mcp1_timer_125us0_inferred__0/i__carry__1_n_5 ,\mcp1_timer_125us0_inferred__0/i__carry__1_n_6 ,\mcp1_timer_125us0_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  CARRY4 \mcp1_timer_125us0_inferred__0/i__carry__2 
       (.CI(\mcp1_timer_125us0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_mcp1_timer_125us0_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\mcp1_timer_125us0_inferred__0/i__carry__2_n_2 ,\mcp1_timer_125us0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mcp1_timer_125us[14:13]}),
        .O({\NLW_mcp1_timer_125us0_inferred__0/i__carry__2_O_UNCONNECTED [3],\mcp1_timer_125us0_inferred__0/i__carry__2_n_5 ,\mcp1_timer_125us0_inferred__0/i__carry__2_n_6 ,\mcp1_timer_125us0_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0}));
  LUT6 #(
    .INIT(64'h888D8DCC888D8D8D)) 
    \mcp1_timer_125us[0]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [0]),
        .I2(mcp1_timer_125us[0]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I5(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .O(\mcp1_timer_125us[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[10]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [10]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__1_n_6 ),
        .O(\mcp1_timer_125us[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[11]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [11]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__1_n_5 ),
        .O(\mcp1_timer_125us[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[12]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [12]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__1_n_4 ),
        .O(\mcp1_timer_125us[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[13]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [13]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__2_n_7 ),
        .O(\mcp1_timer_125us[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[14]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [14]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__2_n_6 ),
        .O(\mcp1_timer_125us[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFAAAAAAAA)) 
    \mcp1_timer_125us[15]_i_1 
       (.I0(out),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I4(timer_done),
        .I5(rxusrclk2_en156_reg_rep__9_0),
        .O(\mcp1_timer_125us[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[15]_i_2 
       (.I0(out),
        .I1(\outreg_reg[15] [15]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__2_n_5 ),
        .O(\mcp1_timer_125us[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mcp1_timer_125us[15]_i_3 
       (.I0(\mcp1_timer_125us[15]_i_4_n_0 ),
        .I1(mcp1_timer_125us[15]),
        .I2(mcp1_timer_125us[10]),
        .I3(mcp1_timer_125us[14]),
        .I4(mcp1_timer_125us[8]),
        .I5(\mcp1_timer_125us[15]_i_5_n_0 ),
        .O(timer_done));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mcp1_timer_125us[15]_i_4 
       (.I0(mcp1_timer_125us[1]),
        .I1(mcp1_timer_125us[4]),
        .I2(mcp1_timer_125us[12]),
        .I3(mcp1_timer_125us[11]),
        .O(\mcp1_timer_125us[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mcp1_timer_125us[15]_i_5 
       (.I0(mcp1_timer_125us[6]),
        .I1(mcp1_timer_125us[13]),
        .I2(mcp1_timer_125us[5]),
        .I3(mcp1_timer_125us[3]),
        .I4(\mcp1_timer_125us[15]_i_6_n_0 ),
        .O(\mcp1_timer_125us[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mcp1_timer_125us[15]_i_6 
       (.I0(mcp1_timer_125us[9]),
        .I1(mcp1_timer_125us[2]),
        .I2(mcp1_timer_125us[7]),
        .I3(mcp1_timer_125us[0]),
        .O(\mcp1_timer_125us[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[1]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [1]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry_n_7 ),
        .O(\mcp1_timer_125us[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[2]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [2]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry_n_6 ),
        .O(\mcp1_timer_125us[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[3]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [3]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry_n_5 ),
        .O(\mcp1_timer_125us[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[4]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [4]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry_n_4 ),
        .O(\mcp1_timer_125us[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[5]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [5]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__0_n_7 ),
        .O(\mcp1_timer_125us[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[6]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [6]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__0_n_6 ),
        .O(\mcp1_timer_125us[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[7]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [7]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__0_n_5 ),
        .O(\mcp1_timer_125us[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[8]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [8]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__0_n_4 ),
        .O(\mcp1_timer_125us[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8DDC8DDD888C8888)) 
    \mcp1_timer_125us[9]_i_1 
       (.I0(out),
        .I1(\outreg_reg[15] [9]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_timer_125us0_inferred__0/i__carry__1_n_7 ),
        .O(\mcp1_timer_125us[9]_i_1_n_0 ));
  FDRE \mcp1_timer_125us_reg[0] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[0]_i_1_n_0 ),
        .Q(mcp1_timer_125us[0]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[10] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[10]_i_1_n_0 ),
        .Q(mcp1_timer_125us[10]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[11] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[11]_i_1_n_0 ),
        .Q(mcp1_timer_125us[11]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[12] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[12]_i_1_n_0 ),
        .Q(mcp1_timer_125us[12]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[13] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[13]_i_1_n_0 ),
        .Q(mcp1_timer_125us[13]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[14] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[14]_i_1_n_0 ),
        .Q(mcp1_timer_125us[14]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[15] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[15]_i_2_n_0 ),
        .Q(mcp1_timer_125us[15]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[1] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[1]_i_1_n_0 ),
        .Q(mcp1_timer_125us[1]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[2] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[2]_i_1_n_0 ),
        .Q(mcp1_timer_125us[2]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[3] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[3]_i_1_n_0 ),
        .Q(mcp1_timer_125us[3]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[4] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[4]_i_1_n_0 ),
        .Q(mcp1_timer_125us[4]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[5] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[5]_i_1_n_0 ),
        .Q(mcp1_timer_125us[5]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[6] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[6]_i_1_n_0 ),
        .Q(mcp1_timer_125us[6]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[7] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[7]_i_1_n_0 ),
        .Q(mcp1_timer_125us[7]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[8] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[8]_i_1_n_0 ),
        .Q(mcp1_timer_125us[8]),
        .R(1'b0));
  FDRE \mcp1_timer_125us_reg[9] 
       (.C(rxusrclk2),
        .CE(\mcp1_timer_125us[15]_i_1_n_0 ),
        .D(\mcp1_timer_125us[9]_i_1_n_0 ),
        .Q(mcp1_timer_125us[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rx_block_lock_fsm" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_block_lock_fsm
   (\mcp1_state_reg[1]_0 ,
    \b_lock_count_reg[3] ,
    gt_slip_int,
    \mcp1_sh_cnt_reg[0]_0 ,
    \mcp1_state_reg[1]_1 ,
    \mcp1_sh_cnt_reg[0]_1 ,
    sh_valid,
    \mcp1_state_reg[1]_2 ,
    mcp1_b_lock0_out,
    mcp1_b_lock_reg_0,
    S,
    SR,
    \mcp1_state_reg[1]_3 ,
    rxusrclk2,
    mcp1_b_lock_reg_1,
    \mcp1_state_reg[1]_4 ,
    Q,
    rxusrclk2_en156_reg_rep__9,
    signal_ok_reg,
    out,
    \b_lock_count_reg[0] ,
    E);
  output \mcp1_state_reg[1]_0 ;
  output \b_lock_count_reg[3] ;
  output gt_slip_int;
  output \mcp1_sh_cnt_reg[0]_0 ;
  output \mcp1_state_reg[1]_1 ;
  output \mcp1_sh_cnt_reg[0]_1 ;
  output sh_valid;
  output \mcp1_state_reg[1]_2 ;
  output mcp1_b_lock0_out;
  output mcp1_b_lock_reg_0;
  output [0:0]S;
  input [0:0]SR;
  input \mcp1_state_reg[1]_3 ;
  input rxusrclk2;
  input mcp1_b_lock_reg_1;
  input \mcp1_state_reg[1]_4 ;
  input [1:0]Q;
  input rxusrclk2_en156_reg_rep__9;
  input signal_ok_reg;
  input out;
  input \b_lock_count_reg[0] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \b_lock_count_reg[0] ;
  wire \b_lock_count_reg[3] ;
  wire gt_slip_int;
  wire mcp1_b_lock0_out;
  wire mcp1_b_lock_reg_0;
  wire mcp1_b_lock_reg_1;
  wire mcp1_sh_cnt;
  wire \mcp1_sh_cnt[0]_i_1_n_0 ;
  wire \mcp1_sh_cnt[1]_i_1_n_0 ;
  wire \mcp1_sh_cnt[2]_i_1_n_0 ;
  wire \mcp1_sh_cnt[3]_i_1_n_0 ;
  wire \mcp1_sh_cnt[4]_i_1_n_0 ;
  wire \mcp1_sh_cnt[5]_i_3_n_0 ;
  wire \mcp1_sh_cnt[5]_i_6_n_0 ;
  wire \mcp1_sh_cnt_reg[0]_0 ;
  wire \mcp1_sh_cnt_reg[0]_1 ;
  wire \mcp1_sh_cnt_reg_n_0_[0] ;
  wire \mcp1_sh_cnt_reg_n_0_[1] ;
  wire \mcp1_sh_cnt_reg_n_0_[2] ;
  wire \mcp1_sh_cnt_reg_n_0_[3] ;
  wire \mcp1_sh_cnt_reg_n_0_[4] ;
  wire \mcp1_sh_cnt_reg_n_0_[5] ;
  wire \mcp1_sh_invalid_cnt[0]_i_1_n_0 ;
  wire \mcp1_sh_invalid_cnt[1]_i_1_n_0 ;
  wire \mcp1_sh_invalid_cnt[2]_i_1_n_0 ;
  wire \mcp1_sh_invalid_cnt[3]_i_1_n_0 ;
  wire \mcp1_sh_invalid_cnt[3]_i_2_n_0 ;
  wire \mcp1_sh_invalid_cnt[3]_i_4_n_0 ;
  wire \mcp1_sh_invalid_cnt[3]_i_5_n_0 ;
  wire \mcp1_sh_invalid_cnt_reg_n_0_[0] ;
  wire \mcp1_sh_invalid_cnt_reg_n_0_[1] ;
  wire \mcp1_sh_invalid_cnt_reg_n_0_[2] ;
  wire \mcp1_sh_invalid_cnt_reg_n_0_[3] ;
  wire \mcp1_slip_done_cnt[4]_i_1_n_0 ;
  wire [4:0]mcp1_slip_done_cnt_reg__0;
  wire mcp1_slip_done_i_1_n_0;
  wire mcp1_slip_done_reg_n_0;
  wire mcp1_state;
  wire \mcp1_state[0]_i_1_n_0 ;
  wire \mcp1_state[1]_i_1_n_0 ;
  wire \mcp1_state[1]_i_2_n_0 ;
  wire \mcp1_state[1]_i_3__0_n_0 ;
  wire \mcp1_state[1]_i_5_n_0 ;
  wire \mcp1_state_reg[1]_0 ;
  wire \mcp1_state_reg[1]_1 ;
  wire \mcp1_state_reg[1]_2 ;
  wire \mcp1_state_reg[1]_3 ;
  wire \mcp1_state_reg[1]_4 ;
  wire out;
  wire [4:0]p_0_in__0;
  wire p_1_in;
  wire rxusrclk2;
  wire rxusrclk2_en156_reg_rep__9;
  wire sh_valid;
  wire signal_ok_reg;

  LUT2 #(
    .INIT(4'h6)) 
    \b_lock_count[0]_i_4 
       (.I0(\b_lock_count_reg[3] ),
        .I1(\b_lock_count_reg[0] ),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAA00200020AAAA)) 
    mcp1_b_lock_i_2
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(\mcp1_sh_cnt_reg[0]_0 ),
        .I2(sh_valid),
        .I3(mcp1_b_lock_reg_0),
        .I4(\mcp1_state_reg[1]_1 ),
        .I5(\mcp1_state_reg[1]_2 ),
        .O(mcp1_b_lock0_out));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    mcp1_b_lock_i_3
       (.I0(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I3(\mcp1_state_reg[1]_1 ),
        .I4(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .O(mcp1_b_lock_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    mcp1_b_lock_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_b_lock_reg_1),
        .Q(\b_lock_count_reg[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_sh_cnt[0]_i_1 
       (.I0(\mcp1_state_reg[1]_1 ),
        .I1(\mcp1_sh_cnt_reg_n_0_[0] ),
        .O(\mcp1_sh_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \mcp1_sh_cnt[1]_i_1 
       (.I0(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I1(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I2(\mcp1_state_reg[1]_1 ),
        .O(\mcp1_sh_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mcp1_sh_cnt[2]_i_1 
       (.I0(\mcp1_state_reg[1]_1 ),
        .I1(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[2] ),
        .O(\mcp1_sh_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \mcp1_sh_cnt[3]_i_1 
       (.I0(\mcp1_state_reg[1]_1 ),
        .I1(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[2] ),
        .I4(\mcp1_sh_cnt_reg_n_0_[3] ),
        .O(\mcp1_sh_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \mcp1_sh_cnt[4]_i_1 
       (.I0(\mcp1_state_reg[1]_1 ),
        .I1(\mcp1_sh_cnt_reg_n_0_[2] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I4(\mcp1_sh_cnt_reg_n_0_[3] ),
        .I5(\mcp1_sh_cnt_reg_n_0_[4] ),
        .O(\mcp1_sh_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A80A0)) 
    \mcp1_sh_cnt[5]_i_2 
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(\mcp1_sh_cnt_reg[0]_0 ),
        .I2(\mcp1_state_reg[1]_1 ),
        .I3(\mcp1_sh_cnt_reg[0]_1 ),
        .I4(\mcp1_state_reg[1]_2 ),
        .O(mcp1_sh_cnt));
  LUT3 #(
    .INIT(8'h60)) 
    \mcp1_sh_cnt[5]_i_3 
       (.I0(\mcp1_sh_cnt[5]_i_6_n_0 ),
        .I1(\mcp1_sh_cnt_reg_n_0_[5] ),
        .I2(\mcp1_state_reg[1]_1 ),
        .O(\mcp1_sh_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mcp1_sh_cnt[5]_i_4 
       (.I0(\mcp1_sh_cnt_reg_n_0_[5] ),
        .I1(\mcp1_sh_cnt_reg_n_0_[4] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[2] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I4(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I5(\mcp1_sh_cnt_reg_n_0_[3] ),
        .O(\mcp1_sh_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4000000055555555)) 
    \mcp1_sh_cnt[5]_i_5 
       (.I0(sh_valid),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I4(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .I5(\b_lock_count_reg[3] ),
        .O(\mcp1_sh_cnt_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mcp1_sh_cnt[5]_i_6 
       (.I0(\mcp1_sh_cnt_reg_n_0_[3] ),
        .I1(\mcp1_sh_cnt_reg_n_0_[0] ),
        .I2(\mcp1_sh_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_cnt_reg_n_0_[2] ),
        .I4(\mcp1_sh_cnt_reg_n_0_[4] ),
        .O(\mcp1_sh_cnt[5]_i_6_n_0 ));
  FDRE \mcp1_sh_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(mcp1_sh_cnt),
        .D(\mcp1_sh_cnt[0]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(mcp1_sh_cnt),
        .D(\mcp1_sh_cnt[1]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(mcp1_sh_cnt),
        .D(\mcp1_sh_cnt[2]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(mcp1_sh_cnt),
        .D(\mcp1_sh_cnt[3]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(mcp1_sh_cnt),
        .D(\mcp1_sh_cnt[4]_i_1_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \mcp1_sh_cnt_reg[5] 
       (.C(rxusrclk2),
        .CE(mcp1_sh_cnt),
        .D(\mcp1_sh_cnt[5]_i_3_n_0 ),
        .Q(\mcp1_sh_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_sh_invalid_cnt[0]_i_1 
       (.I0(\mcp1_sh_invalid_cnt[3]_i_5_n_0 ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .O(\mcp1_sh_invalid_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mcp1_sh_invalid_cnt[1]_i_1 
       (.I0(\mcp1_sh_invalid_cnt[3]_i_5_n_0 ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .O(\mcp1_sh_invalid_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mcp1_sh_invalid_cnt[2]_i_1 
       (.I0(\mcp1_sh_invalid_cnt[3]_i_5_n_0 ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .O(\mcp1_sh_invalid_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444008044440888)) 
    \mcp1_sh_invalid_cnt[3]_i_1 
       (.I0(\mcp1_state_reg[1]_1 ),
        .I1(rxusrclk2_en156_reg_rep__9),
        .I2(sh_valid),
        .I3(\mcp1_sh_cnt_reg[0]_0 ),
        .I4(\mcp1_state_reg[1]_2 ),
        .I5(\mcp1_sh_invalid_cnt[3]_i_4_n_0 ),
        .O(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \mcp1_sh_invalid_cnt[3]_i_2 
       (.I0(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .I4(\mcp1_sh_invalid_cnt[3]_i_5_n_0 ),
        .O(\mcp1_sh_invalid_cnt[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_sh_invalid_cnt[3]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(sh_valid));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_sh_invalid_cnt[3]_i_4 
       (.I0(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .O(\mcp1_sh_invalid_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hD00D0000)) 
    \mcp1_sh_invalid_cnt[3]_i_5 
       (.I0(\mcp1_state[1]_i_2_n_0 ),
        .I1(\mcp1_sh_cnt_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\mcp1_state_reg[1]_1 ),
        .O(\mcp1_sh_invalid_cnt[3]_i_5_n_0 ));
  FDRE \mcp1_sh_invalid_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ),
        .D(\mcp1_sh_invalid_cnt[0]_i_1_n_0 ),
        .Q(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \mcp1_sh_invalid_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ),
        .D(\mcp1_sh_invalid_cnt[1]_i_1_n_0 ),
        .Q(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \mcp1_sh_invalid_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ),
        .D(\mcp1_sh_invalid_cnt[2]_i_1_n_0 ),
        .Q(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \mcp1_sh_invalid_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\mcp1_sh_invalid_cnt[3]_i_1_n_0 ),
        .D(\mcp1_sh_invalid_cnt[3]_i_2_n_0 ),
        .Q(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mcp1_slip_done_cnt[0]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_slip_done_cnt[1]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[0]),
        .I1(mcp1_slip_done_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mcp1_slip_done_cnt[2]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[2]),
        .I1(mcp1_slip_done_cnt_reg__0[1]),
        .I2(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mcp1_slip_done_cnt[3]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[3]),
        .I1(mcp1_slip_done_cnt_reg__0[0]),
        .I2(mcp1_slip_done_cnt_reg__0[1]),
        .I3(mcp1_slip_done_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    \mcp1_slip_done_cnt[4]_i_1 
       (.I0(signal_ok_reg),
        .I1(out),
        .I2(rxusrclk2_en156_reg_rep__9),
        .I3(\mcp1_sh_cnt_reg[0]_1 ),
        .I4(\mcp1_state_reg[1]_1 ),
        .I5(\mcp1_state_reg[1]_2 ),
        .O(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mcp1_slip_done_cnt[4]_i_2 
       (.I0(mcp1_slip_done_cnt_reg__0[4]),
        .I1(mcp1_slip_done_cnt_reg__0[2]),
        .I2(mcp1_slip_done_cnt_reg__0[3]),
        .I3(mcp1_slip_done_cnt_reg__0[0]),
        .I4(mcp1_slip_done_cnt_reg__0[1]),
        .O(p_0_in__0[4]));
  FDRE \mcp1_slip_done_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(mcp1_slip_done_cnt_reg__0[0]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  FDRE \mcp1_slip_done_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(mcp1_slip_done_cnt_reg__0[1]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  FDRE \mcp1_slip_done_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(mcp1_slip_done_cnt_reg__0[2]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  FDRE \mcp1_slip_done_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(mcp1_slip_done_cnt_reg__0[3]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  FDRE \mcp1_slip_done_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(mcp1_slip_done_cnt_reg__0[4]),
        .R(\mcp1_slip_done_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    mcp1_slip_done_i_1
       (.I0(mcp1_slip_done_reg_n_0),
        .I1(rxusrclk2_en156_reg_rep__9),
        .I2(p_1_in),
        .I3(\mcp1_slip_done_cnt[4]_i_1_n_0 ),
        .O(mcp1_slip_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    mcp1_slip_done_i_2
       (.I0(mcp1_slip_done_cnt_reg__0[1]),
        .I1(mcp1_slip_done_cnt_reg__0[0]),
        .I2(mcp1_slip_done_cnt_reg__0[4]),
        .I3(mcp1_slip_done_cnt_reg__0[2]),
        .I4(mcp1_slip_done_cnt_reg__0[3]),
        .O(p_1_in));
  FDRE mcp1_slip_done_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_slip_done_i_1_n_0),
        .Q(mcp1_slip_done_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mcp1_slip_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_state_reg[1]_4 ),
        .Q(gt_slip_int),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF00FFFF09FF0000)) 
    \mcp1_state[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\mcp1_state[1]_i_2_n_0 ),
        .I3(\mcp1_state_reg[1]_1 ),
        .I4(mcp1_state),
        .I5(\mcp1_state_reg[1]_2 ),
        .O(\mcp1_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2333FFFFCCCC0000)) 
    \mcp1_state[1]_i_1 
       (.I0(\mcp1_state_reg[1]_0 ),
        .I1(\mcp1_state_reg[1]_2 ),
        .I2(\mcp1_state[1]_i_2_n_0 ),
        .I3(\mcp1_state[1]_i_3__0_n_0 ),
        .I4(mcp1_state),
        .I5(\mcp1_state_reg[1]_1 ),
        .O(\mcp1_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mcp1_state[1]_i_2 
       (.I0(\b_lock_count_reg[3] ),
        .I1(\mcp1_sh_invalid_cnt_reg_n_0_[0] ),
        .I2(\mcp1_sh_invalid_cnt_reg_n_0_[1] ),
        .I3(\mcp1_sh_invalid_cnt_reg_n_0_[2] ),
        .I4(\mcp1_sh_invalid_cnt_reg_n_0_[3] ),
        .O(\mcp1_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h9099)) 
    \mcp1_state[1]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\mcp1_sh_cnt_reg[0]_0 ),
        .I3(\mcp1_state[1]_i_2_n_0 ),
        .O(\mcp1_state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h80AA8000A2AAA222)) 
    \mcp1_state[1]_i_4 
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(\mcp1_state_reg[1]_2 ),
        .I2(mcp1_slip_done_reg_n_0),
        .I3(\mcp1_state_reg[1]_1 ),
        .I4(\mcp1_state_reg[1]_0 ),
        .I5(\mcp1_state[1]_i_5_n_0 ),
        .O(mcp1_state));
  LUT6 #(
    .INIT(64'h0000000088880880)) 
    \mcp1_state[1]_i_5 
       (.I0(\mcp1_state_reg[1]_1 ),
        .I1(\mcp1_sh_cnt_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\mcp1_state[1]_i_2_n_0 ),
        .I5(\mcp1_state_reg[1]_0 ),
        .O(\mcp1_state[1]_i_5_n_0 ));
  FDRE \mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_state[0]_i_1_n_0 ),
        .Q(\mcp1_state_reg[1]_2 ),
        .R(SR));
  FDRE \mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_state[1]_i_1_n_0 ),
        .Q(\mcp1_state_reg[1]_1 ),
        .R(SR));
  FDRE mcp1_test_sh_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_state_reg[1]_3 ),
        .Q(\mcp1_state_reg[1]_0 ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rx_decoder" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_decoder
   (\mcp1_rx_ebuff_data_reg[0] ,
    \b_lock_count_reg[19] ,
    \mcp1_rx_ebuff_data_reg[56] ,
    \b_lock_count_reg[19]_0 ,
    \mcp1_dec_c4_reg[2]_0 ,
    D,
    \mcp1_dec_c2_reg[2]_0 ,
    \mcp1_dec_c0_reg[2]_0 ,
    \mcp1_dec_c6_reg[2]_0 ,
    \mcp1_dec_c7_reg[2]_0 ,
    \mcp1_dec_c5_reg[2]_0 ,
    \mcp1_rx_ebuff_data_reg[56]_0 ,
    next_state1,
    \FSM_sequential_mcp1_state_reg[2] ,
    \FSM_sequential_mcp1_state_reg[0] ,
    \FSM_sequential_mcp1_state_reg[1] ,
    \FSM_sequential_mcp1_state_reg[0]_0 ,
    \FSM_sequential_mcp1_state_reg[1]_0 ,
    \mcp1_rx_ebuff_ctrl_reg[7] ,
    \mcp1_rx_64_ctrl_out_reg[0]_0 ,
    \mcp1_rx_64_ctrl_out_reg[4]_0 ,
    \mcp1_rx_ebuff_data_reg[63] ,
    out,
    rxusrclk2_en156_reg_rep__1,
    Q,
    rxusrclk2,
    rxusrclk2_en156_reg_rep__9,
    \FSM_sequential_mcp1_state_reg[2]_0 ,
    rxusrclk2_en156_reg_rep__9_0,
    E,
    rxusrclk2_en156_reg_rep__9_1,
    rxusrclk2_en156_reg_rep__0,
    rxusrclk2_en156_reg_rep__9_2,
    rxusrclk2_en156_reg_rep__9_3,
    rxusrclk2_en156_reg_rep__9_4,
    rxusrclk2_en156_reg_rep__9_5,
    rxusrclk2_en156_reg,
    rxusrclk2_en156_reg_rep__9_6,
    rxusrclk2_en156_reg_rep__9_7,
    rxusrclk2_en156_reg_rep__7);
  output \mcp1_rx_ebuff_data_reg[0] ;
  output [0:0]\b_lock_count_reg[19] ;
  output \mcp1_rx_ebuff_data_reg[56] ;
  output \b_lock_count_reg[19]_0 ;
  output \mcp1_dec_c4_reg[2]_0 ;
  output [0:0]D;
  output [0:0]\mcp1_dec_c2_reg[2]_0 ;
  output [0:0]\mcp1_dec_c0_reg[2]_0 ;
  output [0:0]\mcp1_dec_c6_reg[2]_0 ;
  output [0:0]\mcp1_dec_c7_reg[2]_0 ;
  output [0:0]\mcp1_dec_c5_reg[2]_0 ;
  output \mcp1_rx_ebuff_data_reg[56]_0 ;
  output next_state1;
  output \FSM_sequential_mcp1_state_reg[2] ;
  output \FSM_sequential_mcp1_state_reg[0] ;
  output \FSM_sequential_mcp1_state_reg[1] ;
  output \FSM_sequential_mcp1_state_reg[0]_0 ;
  output \FSM_sequential_mcp1_state_reg[1]_0 ;
  output [5:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  output \mcp1_rx_64_ctrl_out_reg[0]_0 ;
  output \mcp1_rx_64_ctrl_out_reg[4]_0 ;
  output [63:0]\mcp1_rx_ebuff_data_reg[63] ;
  input out;
  input [1:0]rxusrclk2_en156_reg_rep__1;
  input [65:0]Q;
  input rxusrclk2;
  input rxusrclk2_en156_reg_rep__9;
  input [2:0]\FSM_sequential_mcp1_state_reg[2]_0 ;
  input rxusrclk2_en156_reg_rep__9_0;
  input [1:0]E;
  input [0:0]rxusrclk2_en156_reg_rep__9_1;
  input [0:0]rxusrclk2_en156_reg_rep__0;
  input [0:0]rxusrclk2_en156_reg_rep__9_2;
  input [0:0]rxusrclk2_en156_reg_rep__9_3;
  input [0:0]rxusrclk2_en156_reg_rep__9_4;
  input [0:0]rxusrclk2_en156_reg_rep__9_5;
  input [0:0]rxusrclk2_en156_reg;
  input [0:0]rxusrclk2_en156_reg_rep__9_6;
  input [0:0]rxusrclk2_en156_reg_rep__9_7;
  input [0:0]rxusrclk2_en156_reg_rep__7;

  wire [0:0]D;
  wire [7:1]DecodeWord;
  wire [7:0]DecodeWord0;
  wire [7:0]DecodeWord1;
  wire [7:0]DecodeWord2;
  wire [7:0]DecodeWord3;
  wire [7:0]DecodeWord4;
  wire [7:1]DecodeWord5;
  wire [7:0]DecodeWord6;
  wire [1:0]E;
  wire \FSM_sequential_mcp1_state[2]_i_5__0_n_0 ;
  wire \FSM_sequential_mcp1_state_reg[0] ;
  wire \FSM_sequential_mcp1_state_reg[0]_0 ;
  wire \FSM_sequential_mcp1_state_reg[1] ;
  wire \FSM_sequential_mcp1_state_reg[1]_0 ;
  wire \FSM_sequential_mcp1_state_reg[2] ;
  wire [2:0]\FSM_sequential_mcp1_state_reg[2]_0 ;
  wire [65:0]Q;
  wire [0:0]\b_lock_count_reg[19] ;
  wire \b_lock_count_reg[19]_0 ;
  wire [7:0]data2;
  wire [15:8]data3;
  wire [23:16]data4;
  wire [31:24]data5;
  wire [39:32]data6;
  wire [47:40]data7;
  wire [55:48]data8;
  wire [7:0]mcp1_block_field_reg;
  wire [7:0]mcp1_dec_c0;
  wire \mcp1_dec_c0[0]_i_1_n_0 ;
  wire \mcp1_dec_c0[1]_i_2_n_0 ;
  wire \mcp1_dec_c0[2]_i_2_n_0 ;
  wire \mcp1_dec_c0[2]_i_3_n_0 ;
  wire \mcp1_dec_c0[2]_i_4_n_0 ;
  wire \mcp1_dec_c0[3]_i_2_n_0 ;
  wire \mcp1_dec_c0[4]_i_2_n_0 ;
  wire \mcp1_dec_c0[5]_i_2_n_0 ;
  wire \mcp1_dec_c0[5]_i_3_n_0 ;
  wire \mcp1_dec_c0[5]_i_4_n_0 ;
  wire \mcp1_dec_c0[6]_i_2_n_0 ;
  wire \mcp1_dec_c0[7]_i_3_n_0 ;
  wire \mcp1_dec_c0[7]_i_4_n_0 ;
  wire [0:0]\mcp1_dec_c0_reg[2]_0 ;
  wire [7:0]mcp1_dec_c1;
  wire \mcp1_dec_c1[0]_i_2_n_0 ;
  wire \mcp1_dec_c1[2]_i_2_n_0 ;
  wire \mcp1_dec_c1[2]_i_3_n_0 ;
  wire \mcp1_dec_c1[2]_i_4_n_0 ;
  wire \mcp1_dec_c1[3]_i_2_n_0 ;
  wire \mcp1_dec_c1[4]_i_2_n_0 ;
  wire \mcp1_dec_c1[5]_i_2_n_0 ;
  wire \mcp1_dec_c1[5]_i_3_n_0 ;
  wire \mcp1_dec_c1[5]_i_4_n_0 ;
  wire \mcp1_dec_c1[5]_i_5_n_0 ;
  wire \mcp1_dec_c1[6]_i_2_n_0 ;
  wire \mcp1_dec_c1[6]_i_3_n_0 ;
  wire \mcp1_dec_c1[7]_i_3_n_0 ;
  wire \mcp1_dec_c1[7]_i_4_n_0 ;
  wire \mcp1_dec_c1[7]_i_5_n_0 ;
  wire [7:0]mcp1_dec_c2;
  wire \mcp1_dec_c2[0]_i_2_n_0 ;
  wire \mcp1_dec_c2[1]_i_2_n_0 ;
  wire \mcp1_dec_c2[2]_i_2_n_0 ;
  wire \mcp1_dec_c2[2]_i_3_n_0 ;
  wire \mcp1_dec_c2[2]_i_4_n_0 ;
  wire \mcp1_dec_c2[3]_i_2_n_0 ;
  wire \mcp1_dec_c2[4]_i_2_n_0 ;
  wire \mcp1_dec_c2[5]_i_2_n_0 ;
  wire \mcp1_dec_c2[5]_i_3_n_0 ;
  wire \mcp1_dec_c2[6]_i_2_n_0 ;
  wire \mcp1_dec_c2[6]_i_3_n_0 ;
  wire \mcp1_dec_c2[7]_i_3_n_0 ;
  wire \mcp1_dec_c2[7]_i_4_n_0 ;
  wire [0:0]\mcp1_dec_c2_reg[2]_0 ;
  wire [7:0]mcp1_dec_c3;
  wire \mcp1_dec_c3[3]_i_2_n_0 ;
  wire \mcp1_dec_c3[4]_i_2_n_0 ;
  wire \mcp1_dec_c3[5]_i_2_n_0 ;
  wire \mcp1_dec_c3[5]_i_3_n_0 ;
  wire \mcp1_dec_c3[5]_i_4_n_0 ;
  wire \mcp1_dec_c3[5]_i_5_n_0 ;
  wire \mcp1_dec_c3[6]_i_2_n_0 ;
  wire \mcp1_dec_c3[7]_i_1_n_0 ;
  wire \mcp1_dec_c3[7]_i_3_n_0 ;
  wire \mcp1_dec_c3[7]_i_4_n_0 ;
  wire \mcp1_dec_c3[7]_i_5_n_0 ;
  wire \mcp1_dec_c3[7]_i_6_n_0 ;
  wire \mcp1_dec_c3[7]_i_7_n_0 ;
  wire \mcp1_dec_c3[7]_i_8_n_0 ;
  wire [7:0]mcp1_dec_c4;
  wire \mcp1_dec_c4[0]_i_2_n_0 ;
  wire \mcp1_dec_c4[2]_i_2_n_0 ;
  wire \mcp1_dec_c4[2]_i_3_n_0 ;
  wire \mcp1_dec_c4[3]_i_2_n_0 ;
  wire \mcp1_dec_c4[3]_i_3_n_0 ;
  wire \mcp1_dec_c4[4]_i_2_n_0 ;
  wire \mcp1_dec_c4[5]_i_2_n_0 ;
  wire \mcp1_dec_c4[5]_i_3_n_0 ;
  wire \mcp1_dec_c4[6]_i_2_n_0 ;
  wire \mcp1_dec_c4[6]_i_3_n_0 ;
  wire \mcp1_dec_c4[7]_i_3_n_0 ;
  wire \mcp1_dec_c4[7]_i_4_n_0 ;
  wire \mcp1_dec_c4[7]_i_5_n_0 ;
  wire \mcp1_dec_c4_reg[2]_0 ;
  wire [7:0]mcp1_dec_c5;
  wire \mcp1_dec_c5[0]_i_2_n_0 ;
  wire \mcp1_dec_c5[2]_i_2_n_0 ;
  wire \mcp1_dec_c5[2]_i_3_n_0 ;
  wire \mcp1_dec_c5[2]_i_4_n_0 ;
  wire \mcp1_dec_c5[3]_i_2_n_0 ;
  wire \mcp1_dec_c5[4]_i_2_n_0 ;
  wire \mcp1_dec_c5[5]_i_2_n_0 ;
  wire \mcp1_dec_c5[5]_i_3_n_0 ;
  wire \mcp1_dec_c5[5]_i_4_n_0 ;
  wire \mcp1_dec_c5[6]_i_2_n_0 ;
  wire \mcp1_dec_c5[6]_i_3_n_0 ;
  wire \mcp1_dec_c5[7]_i_3_n_0 ;
  wire \mcp1_dec_c5[7]_i_4_n_0 ;
  wire [0:0]\mcp1_dec_c5_reg[2]_0 ;
  wire [7:0]mcp1_dec_c6;
  wire \mcp1_dec_c6[0]_i_1_n_0 ;
  wire \mcp1_dec_c6[0]_i_2_n_0 ;
  wire \mcp1_dec_c6[2]_i_2_n_0 ;
  wire \mcp1_dec_c6[2]_i_3_n_0 ;
  wire \mcp1_dec_c6[2]_i_4_n_0 ;
  wire \mcp1_dec_c6[3]_i_2_n_0 ;
  wire \mcp1_dec_c6[4]_i_2_n_0 ;
  wire \mcp1_dec_c6[5]_i_2_n_0 ;
  wire \mcp1_dec_c6[5]_i_3_n_0 ;
  wire \mcp1_dec_c6[5]_i_4_n_0 ;
  wire \mcp1_dec_c6[5]_i_5_n_0 ;
  wire \mcp1_dec_c6[6]_i_2_n_0 ;
  wire \mcp1_dec_c6[7]_i_3_n_0 ;
  wire \mcp1_dec_c6[7]_i_4_n_0 ;
  wire [0:0]\mcp1_dec_c6_reg[2]_0 ;
  wire [7:0]mcp1_dec_c7;
  wire \mcp1_dec_c7[0]_i_2_n_0 ;
  wire \mcp1_dec_c7[2]_i_2_n_0 ;
  wire \mcp1_dec_c7[2]_i_3_n_0 ;
  wire \mcp1_dec_c7[3]_i_2_n_0 ;
  wire \mcp1_dec_c7[4]_i_2_n_0 ;
  wire \mcp1_dec_c7[4]_i_3_n_0 ;
  wire \mcp1_dec_c7[4]_i_4_n_0 ;
  wire \mcp1_dec_c7[5]_i_2_n_0 ;
  wire \mcp1_dec_c7[5]_i_3_n_0 ;
  wire \mcp1_dec_c7[5]_i_4_n_0 ;
  wire \mcp1_dec_c7[6]_i_2_n_0 ;
  wire \mcp1_dec_c7[7]_i_3_n_0 ;
  wire \mcp1_dec_c7[7]_i_4_n_0 ;
  wire \mcp1_dec_c7[7]_i_5_n_0 ;
  wire [0:0]\mcp1_dec_c7_reg[2]_0 ;
  wire \mcp1_r_type_next_reg[0]_i_10_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_11_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_12_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_13_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_14_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_15_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_16_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_17_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_18_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_19_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_1_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_2_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_3_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_4_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_5_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_6_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_7_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_8_n_0 ;
  wire \mcp1_r_type_next_reg[0]_i_9_n_0 ;
  wire \mcp1_r_type_next_reg[1]_i_1_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_10_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_11_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_12_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_13_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_14_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_15_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_16_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_17_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_18_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_19_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_1_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_20_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_21_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_22_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_23_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_24_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_25_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_26_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_27_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_28_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_29_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_2_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_30_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_31_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_32_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_33_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_34_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_35_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_36_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_37_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_3_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_4_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_5_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_7_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_8_n_0 ;
  wire \mcp1_r_type_next_reg[2]_i_9_n_0 ;
  wire [7:1]mcp1_rx_64_ctrl_out;
  wire \mcp1_rx_64_ctrl_out[0]_i_1_n_0 ;
  wire \mcp1_rx_64_ctrl_out[0]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[0]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[1]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[2]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[3]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[3]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[3]_i_4_n_0 ;
  wire \mcp1_rx_64_ctrl_out[4]_i_1_n_0 ;
  wire \mcp1_rx_64_ctrl_out[4]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[4]_i_4_n_0 ;
  wire \mcp1_rx_64_ctrl_out[5]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[5]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[6]_i_2_n_0 ;
  wire \mcp1_rx_64_ctrl_out[6]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_1_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_3_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_4_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_5_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_6_n_0 ;
  wire \mcp1_rx_64_ctrl_out[7]_i_7_n_0 ;
  wire \mcp1_rx_64_ctrl_out_reg[0]_0 ;
  wire \mcp1_rx_64_ctrl_out_reg[4]_0 ;
  wire \mcp1_rx_64_data_out[0]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[0]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[10]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[10]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[11]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[11]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[12]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[12]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[13]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[13]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[13]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[14]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[14]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[15]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[15]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[15]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[16]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[16]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[16]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[17]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[17]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[17]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[18]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[18]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[18]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[19]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[19]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[19]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[1]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[1]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[1]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[20]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[20]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[20]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[21]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[21]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[21]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[22]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[22]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[22]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[23]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[23]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[23]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[24]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[24]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[24]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[24]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[24]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[25]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[25]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[25]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[26]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[26]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[26]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[27]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[27]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[27]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[28]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[28]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[28]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_6_n_0 ;
  wire \mcp1_rx_64_data_out[29]_i_7_n_0 ;
  wire \mcp1_rx_64_data_out[2]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[2]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[30]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[30]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[30]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[30]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[31]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[31]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[31]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[31]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[31]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[32]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[32]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[32]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_6_n_0 ;
  wire \mcp1_rx_64_data_out[33]_i_7_n_0 ;
  wire \mcp1_rx_64_data_out[34]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[34]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[34]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[34]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[35]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[35]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[35]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[36]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[36]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[36]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[37]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[38]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[39]_i_6_n_0 ;
  wire \mcp1_rx_64_data_out[3]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[3]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[40]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[40]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[40]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[40]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[41]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[41]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[41]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[41]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[42]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[42]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[42]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[42]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[43]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[43]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[43]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[43]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[44]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[44]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[44]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[44]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[45]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[45]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[45]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[45]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[46]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[46]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[46]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[46]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[47]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[47]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[47]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[47]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[48]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[48]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[48]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[48]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[49]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[49]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[49]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[49]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[49]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[4]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[4]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[50]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[50]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[50]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[50]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[51]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[51]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[51]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[51]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[52]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[52]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[52]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[52]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[53]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[53]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[53]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[53]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[54]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[54]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[54]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[54]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[55]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[55]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[55]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[55]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[56]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[56]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[56]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[56]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[56]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[56]_i_6_n_0 ;
  wire \mcp1_rx_64_data_out[57]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[57]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[58]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[59]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[59]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[5]_i_6_n_0 ;
  wire \mcp1_rx_64_data_out[60]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[60]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[61]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[61]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[62]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[62]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_6_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_7_n_0 ;
  wire \mcp1_rx_64_data_out[63]_i_8_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_5_n_0 ;
  wire \mcp1_rx_64_data_out[6]_i_6_n_0 ;
  wire \mcp1_rx_64_data_out[7]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[7]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[7]_i_3_n_0 ;
  wire \mcp1_rx_64_data_out[7]_i_4_n_0 ;
  wire \mcp1_rx_64_data_out[8]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[8]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[9]_i_1_n_0 ;
  wire \mcp1_rx_64_data_out[9]_i_2_n_0 ;
  wire \mcp1_rx_64_data_out[9]_i_3_n_0 ;
  wire \mcp1_rx_66_enc_reg_reg_n_0_[0] ;
  wire \mcp1_rx_66_enc_reg_reg_n_0_[1] ;
  wire [5:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire \mcp1_rx_ebuff_data_reg[0] ;
  wire \mcp1_rx_ebuff_data_reg[56] ;
  wire \mcp1_rx_ebuff_data_reg[56]_0 ;
  wire [63:0]\mcp1_rx_ebuff_data_reg[63] ;
  wire next_state1;
  wire out;
  wire [2:0]r_type;
  wire [2:0]r_type_next;
  wire rxusrclk2;
  wire [0:0]rxusrclk2_en156_reg;
  wire [0:0]rxusrclk2_en156_reg_rep__0;
  wire [1:0]rxusrclk2_en156_reg_rep__1;
  wire [0:0]rxusrclk2_en156_reg_rep__7;
  wire rxusrclk2_en156_reg_rep__9;
  wire rxusrclk2_en156_reg_rep__9_0;
  wire [0:0]rxusrclk2_en156_reg_rep__9_1;
  wire [0:0]rxusrclk2_en156_reg_rep__9_2;
  wire [0:0]rxusrclk2_en156_reg_rep__9_3;
  wire [0:0]rxusrclk2_en156_reg_rep__9_4;
  wire [0:0]rxusrclk2_en156_reg_rep__9_5;
  wire [0:0]rxusrclk2_en156_reg_rep__9_6;
  wire [0:0]rxusrclk2_en156_reg_rep__9_7;

  LUT6 #(
    .INIT(64'hDFDFDFCFDFDFFF10)) 
    \FSM_sequential_mcp1_state[0]_i_2__0 
       (.I0(next_state1),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I3(\b_lock_count_reg[19] ),
        .I4(r_type[2]),
        .I5(r_type[0]),
        .O(\FSM_sequential_mcp1_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDCDDDD)) 
    \FSM_sequential_mcp1_state[0]_i_3 
       (.I0(next_state1),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I2(\b_lock_count_reg[19] ),
        .I3(r_type[2]),
        .I4(r_type[0]),
        .I5(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .O(\FSM_sequential_mcp1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_mcp1_state[1]_i_3 
       (.I0(\b_lock_count_reg[19] ),
        .I1(r_type[2]),
        .I2(r_type[0]),
        .O(\FSM_sequential_mcp1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_mcp1_state[1]_i_4 
       (.I0(r_type[2]),
        .I1(\b_lock_count_reg[19] ),
        .I2(r_type[0]),
        .O(\FSM_sequential_mcp1_state_reg[1] ));
  LUT6 #(
    .INIT(64'h0304000030330000)) 
    \FSM_sequential_mcp1_state[2]_i_2 
       (.I0(next_state1),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_mcp1_state[2]_i_5__0_n_0 ),
        .I5(r_type[0]),
        .O(\FSM_sequential_mcp1_state_reg[2] ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \FSM_sequential_mcp1_state[2]_i_4__0 
       (.I0(r_type[2]),
        .I1(r_type[0]),
        .I2(r_type_next[2]),
        .I3(\b_lock_count_reg[19] ),
        .I4(r_type_next[0]),
        .O(next_state1));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_mcp1_state[2]_i_5__0 
       (.I0(\b_lock_count_reg[19] ),
        .I1(r_type[2]),
        .O(\FSM_sequential_mcp1_state[2]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \b_lock_count[0]_i_3 
       (.I0(r_type[0]),
        .I1(r_type[2]),
        .O(\b_lock_count_reg[19]_0 ));
  FDRE \mcp1_block_field_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(Q[2]),
        .Q(mcp1_block_field_reg[0]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(Q[3]),
        .Q(mcp1_block_field_reg[1]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(Q[4]),
        .Q(mcp1_block_field_reg[2]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(Q[5]),
        .Q(mcp1_block_field_reg[3]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(Q[6]),
        .Q(mcp1_block_field_reg[4]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(Q[7]),
        .Q(mcp1_block_field_reg[5]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(Q[8]),
        .Q(mcp1_block_field_reg[6]),
        .R(out));
  FDRE \mcp1_block_field_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(Q[9]),
        .Q(mcp1_block_field_reg[7]),
        .R(out));
  LUT6 #(
    .INIT(64'h0000000000004001)) 
    \mcp1_dec_c0[0]_i_1 
       (.I0(\mcp1_dec_c0[1]_i_2_n_0 ),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(Q[11]),
        .O(\mcp1_dec_c0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000081)) 
    \mcp1_dec_c0[1]_i_1 
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[11]),
        .I5(\mcp1_dec_c0[1]_i_2_n_0 ),
        .O(DecodeWord[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c0[1]_i_2 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[16]),
        .O(\mcp1_dec_c0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008100080000001)) 
    \mcp1_dec_c0[2]_i_1 
       (.I0(\mcp1_dec_c0[2]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(\mcp1_dec_c0[2]_i_3_n_0 ),
        .I4(\mcp1_dec_c0[2]_i_4_n_0 ),
        .I5(Q[12]),
        .O(\mcp1_dec_c0_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c0[2]_i_2 
       (.I0(Q[16]),
        .I1(Q[15]),
        .O(\mcp1_dec_c0[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c0[2]_i_3 
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(\mcp1_dec_c0[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c0[2]_i_4 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\mcp1_dec_c0[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c0[3]_i_1 
       (.I0(\mcp1_dec_c0[4]_i_2_n_0 ),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(\mcp1_dec_c0[3]_i_2_n_0 ),
        .I4(Q[13]),
        .I5(Q[14]),
        .O(DecodeWord[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_dec_c0[3]_i_2 
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(Q[10]),
        .O(\mcp1_dec_c0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c0[4]_i_1 
       (.I0(\mcp1_dec_c0[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c0[4]_i_2_n_0 ),
        .O(DecodeWord[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h20020880)) 
    \mcp1_dec_c0[4]_i_2 
       (.I0(\mcp1_dec_c0[5]_i_2_n_0 ),
        .I1(Q[11]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(\mcp1_dec_c0[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02180000)) 
    \mcp1_dec_c0[5]_i_1 
       (.I0(Q[11]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(\mcp1_dec_c0[5]_i_2_n_0 ),
        .I5(\mcp1_dec_c0[5]_i_3_n_0 ),
        .O(DecodeWord[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00282800)) 
    \mcp1_dec_c0[5]_i_2 
       (.I0(Q[10]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\mcp1_dec_c0[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000201000000)) 
    \mcp1_dec_c0[5]_i_3 
       (.I0(Q[16]),
        .I1(Q[10]),
        .I2(\mcp1_dec_c0[5]_i_4_n_0 ),
        .I3(Q[12]),
        .I4(Q[11]),
        .I5(Q[15]),
        .O(\mcp1_dec_c0[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c0[5]_i_4 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\mcp1_dec_c0[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \mcp1_dec_c0[6]_i_1 
       (.I0(\mcp1_dec_c0[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c0[6]_i_2_n_0 ),
        .I2(Q[14]),
        .I3(Q[16]),
        .I4(Q[10]),
        .O(DecodeWord[6]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \mcp1_dec_c0[6]_i_2 
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[13]),
        .O(\mcp1_dec_c0[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c0[7]_i_2 
       (.I0(\mcp1_dec_c0[7]_i_3_n_0 ),
        .I1(Q[14]),
        .I2(Q[16]),
        .I3(Q[10]),
        .I4(\mcp1_dec_c0[7]_i_4_n_0 ),
        .O(DecodeWord[7]));
  LUT6 #(
    .INIT(64'h0000000010088000)) 
    \mcp1_dec_c0[7]_i_3 
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(Q[15]),
        .I5(\mcp1_dec_c0[1]_i_2_n_0 ),
        .O(\mcp1_dec_c0[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mcp1_dec_c0[7]_i_4 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[11]),
        .O(\mcp1_dec_c0[7]_i_4_n_0 ));
  FDRE \mcp1_dec_c0_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(\mcp1_dec_c0[0]_i_1_n_0 ),
        .Q(mcp1_dec_c0[0]),
        .R(rxusrclk2_en156_reg_rep__9_1));
  FDSE \mcp1_dec_c0_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord[1]),
        .Q(mcp1_dec_c0[1]),
        .S(rxusrclk2_en156_reg_rep__9_1));
  FDSE \mcp1_dec_c0_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(\mcp1_dec_c0_reg[2]_0 ),
        .Q(mcp1_dec_c0[2]),
        .S(rxusrclk2_en156_reg_rep__9_1));
  FDSE \mcp1_dec_c0_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord[3]),
        .Q(mcp1_dec_c0[3]),
        .S(rxusrclk2_en156_reg_rep__9_1));
  FDSE \mcp1_dec_c0_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord[4]),
        .Q(mcp1_dec_c0[4]),
        .S(rxusrclk2_en156_reg_rep__9_1));
  FDSE \mcp1_dec_c0_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord[5]),
        .Q(mcp1_dec_c0[5]),
        .S(rxusrclk2_en156_reg_rep__9_1));
  FDSE \mcp1_dec_c0_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord[6]),
        .Q(mcp1_dec_c0[6]),
        .S(rxusrclk2_en156_reg_rep__9_1));
  FDSE \mcp1_dec_c0_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord[7]),
        .Q(mcp1_dec_c0[7]),
        .S(rxusrclk2_en156_reg_rep__9_1));
  LUT6 #(
    .INIT(64'h0080000000000010)) 
    \mcp1_dec_c1[0]_i_1 
       (.I0(Q[20]),
        .I1(Q[21]),
        .I2(\mcp1_dec_c1[0]_i_2_n_0 ),
        .I3(Q[17]),
        .I4(Q[23]),
        .I5(Q[22]),
        .O(DecodeWord0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c1[0]_i_2 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\mcp1_dec_c1[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00004009)) 
    \mcp1_dec_c1[1]_i_1 
       (.I0(Q[22]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\mcp1_dec_c1[6]_i_2_n_0 ),
        .O(DecodeWord0[1]));
  LUT6 #(
    .INIT(64'h2400000000000081)) 
    \mcp1_dec_c1[2]_i_1 
       (.I0(\mcp1_dec_c1[2]_i_2_n_0 ),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(\mcp1_dec_c1[2]_i_3_n_0 ),
        .I4(Q[17]),
        .I5(\mcp1_dec_c1[2]_i_4_n_0 ),
        .O(D));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c1[2]_i_2 
       (.I0(Q[20]),
        .I1(Q[22]),
        .O(\mcp1_dec_c1[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c1[2]_i_3 
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(\mcp1_dec_c1[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c1[2]_i_4 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\mcp1_dec_c1[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c1[3]_i_1 
       (.I0(\mcp1_dec_c1[4]_i_2_n_0 ),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(\mcp1_dec_c1[3]_i_2_n_0 ),
        .I4(Q[20]),
        .I5(Q[21]),
        .O(DecodeWord0[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_dec_c1[3]_i_2 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[17]),
        .O(\mcp1_dec_c1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAABAAAAAAA)) 
    \mcp1_dec_c1[4]_i_1 
       (.I0(\mcp1_dec_c1[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c1[6]_i_2_n_0 ),
        .I2(Q[18]),
        .I3(Q[19]),
        .I4(Q[22]),
        .I5(Q[20]),
        .O(DecodeWord0[4]));
  LUT6 #(
    .INIT(64'h0008080080000080)) 
    \mcp1_dec_c1[4]_i_2 
       (.I0(Q[17]),
        .I1(\mcp1_dec_c1[5]_i_5_n_0 ),
        .I2(Q[19]),
        .I3(Q[22]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\mcp1_dec_c1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000140)) 
    \mcp1_dec_c1[5]_i_1 
       (.I0(\mcp1_dec_c1[5]_i_2_n_0 ),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[22]),
        .I4(\mcp1_dec_c1[5]_i_3_n_0 ),
        .I5(\mcp1_dec_c1[5]_i_4_n_0 ),
        .O(DecodeWord0[5]));
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c1[5]_i_2 
       (.I0(Q[17]),
        .I1(Q[22]),
        .I2(Q[23]),
        .O(\mcp1_dec_c1[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c1[5]_i_3 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\mcp1_dec_c1[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0040402000000000)) 
    \mcp1_dec_c1[5]_i_4 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[22]),
        .I4(Q[20]),
        .I5(\mcp1_dec_c1[5]_i_5_n_0 ),
        .O(\mcp1_dec_c1[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0660)) 
    \mcp1_dec_c1[5]_i_5 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[21]),
        .I3(Q[20]),
        .O(\mcp1_dec_c1[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1430004014000040)) 
    \mcp1_dec_c1[6]_i_1 
       (.I0(\mcp1_dec_c1[6]_i_2_n_0 ),
        .I1(Q[22]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(\mcp1_dec_c1[6]_i_3_n_0 ),
        .O(DecodeWord0[6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \mcp1_dec_c1[6]_i_2 
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[21]),
        .I4(Q[20]),
        .O(\mcp1_dec_c1[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c1[6]_i_3 
       (.I0(Q[21]),
        .I1(Q[23]),
        .I2(Q[17]),
        .O(\mcp1_dec_c1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \mcp1_dec_c1[7]_i_2 
       (.I0(\mcp1_dec_c1[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c1[7]_i_4_n_0 ),
        .I2(Q[21]),
        .I3(\mcp1_dec_c1[7]_i_5_n_0 ),
        .I4(Q[18]),
        .I5(Q[19]),
        .O(DecodeWord0[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00006008)) 
    \mcp1_dec_c1[7]_i_3 
       (.I0(Q[20]),
        .I1(Q[22]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\mcp1_dec_c1[6]_i_2_n_0 ),
        .O(\mcp1_dec_c1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c1[7]_i_4 
       (.I0(Q[17]),
        .I1(Q[23]),
        .O(\mcp1_dec_c1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c1[7]_i_5 
       (.I0(Q[20]),
        .I1(Q[22]),
        .O(\mcp1_dec_c1[7]_i_5_n_0 ));
  FDRE \mcp1_dec_c1_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord0[0]),
        .Q(mcp1_dec_c1[0]),
        .R(rxusrclk2_en156_reg_rep__9_2));
  FDSE \mcp1_dec_c1_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord0[1]),
        .Q(mcp1_dec_c1[1]),
        .S(rxusrclk2_en156_reg_rep__9_2));
  FDSE \mcp1_dec_c1_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(D),
        .Q(mcp1_dec_c1[2]),
        .S(rxusrclk2_en156_reg_rep__9_2));
  FDSE \mcp1_dec_c1_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord0[3]),
        .Q(mcp1_dec_c1[3]),
        .S(rxusrclk2_en156_reg_rep__9_2));
  FDSE \mcp1_dec_c1_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord0[4]),
        .Q(mcp1_dec_c1[4]),
        .S(rxusrclk2_en156_reg_rep__9_2));
  FDSE \mcp1_dec_c1_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord0[5]),
        .Q(mcp1_dec_c1[5]),
        .S(rxusrclk2_en156_reg_rep__9_2));
  FDSE \mcp1_dec_c1_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord0[6]),
        .Q(mcp1_dec_c1[6]),
        .S(rxusrclk2_en156_reg_rep__9_2));
  FDSE \mcp1_dec_c1_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord0[7]),
        .Q(mcp1_dec_c1[7]),
        .S(rxusrclk2_en156_reg_rep__9_2));
  LUT6 #(
    .INIT(64'h0400000000000001)) 
    \mcp1_dec_c2[0]_i_1 
       (.I0(\mcp1_dec_c2[0]_i_2_n_0 ),
        .I1(Q[30]),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[29]),
        .I5(Q[28]),
        .O(DecodeWord1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c2[0]_i_2 
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(\mcp1_dec_c2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010800001)) 
    \mcp1_dec_c2[1]_i_1 
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[27]),
        .I5(\mcp1_dec_c2[1]_i_2_n_0 ),
        .O(DecodeWord1[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c2[1]_i_2 
       (.I0(Q[24]),
        .I1(Q[29]),
        .I2(Q[30]),
        .O(\mcp1_dec_c2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0050050030503733)) 
    \mcp1_dec_c2[2]_i_1 
       (.I0(\mcp1_dec_c2[5]_i_2_n_0 ),
        .I1(\mcp1_dec_c2[2]_i_2_n_0 ),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(\mcp1_dec_c2[2]_i_3_n_0 ),
        .I5(\mcp1_dec_c2[2]_i_4_n_0 ),
        .O(\mcp1_dec_c2_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c2[2]_i_2 
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(\mcp1_dec_c2[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c2[2]_i_3 
       (.I0(Q[29]),
        .I1(Q[27]),
        .O(\mcp1_dec_c2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEDFFEDFFEDFDEDE)) 
    \mcp1_dec_c2[2]_i_4 
       (.I0(Q[30]),
        .I1(Q[24]),
        .I2(Q[29]),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(Q[25]),
        .O(\mcp1_dec_c2[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c2[3]_i_1 
       (.I0(\mcp1_dec_c2[4]_i_2_n_0 ),
        .I1(Q[29]),
        .I2(Q[30]),
        .I3(\mcp1_dec_c2[3]_i_2_n_0 ),
        .I4(Q[27]),
        .I5(Q[28]),
        .O(DecodeWord1[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c2[3]_i_2 
       (.I0(Q[24]),
        .I1(Q[26]),
        .I2(Q[25]),
        .O(\mcp1_dec_c2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c2[4]_i_1 
       (.I0(\mcp1_dec_c2[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c2[7]_i_3_n_0 ),
        .O(DecodeWord1[4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00004224)) 
    \mcp1_dec_c2[4]_i_2 
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(Q[29]),
        .I4(\mcp1_dec_c2[5]_i_2_n_0 ),
        .O(\mcp1_dec_c2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000F11110F4400)) 
    \mcp1_dec_c2[5]_i_1 
       (.I0(\mcp1_dec_c2[5]_i_2_n_0 ),
        .I1(Q[27]),
        .I2(\mcp1_dec_c2[5]_i_3_n_0 ),
        .I3(Q[25]),
        .I4(Q[29]),
        .I5(Q[26]),
        .O(DecodeWord1[5]));
  LUT5 #(
    .INIT(32'hF99FFFFF)) 
    \mcp1_dec_c2[5]_i_2 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[24]),
        .O(\mcp1_dec_c2[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFFFF7FF7)) 
    \mcp1_dec_c2[5]_i_3 
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(Q[24]),
        .O(\mcp1_dec_c2[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \mcp1_dec_c2[6]_i_1 
       (.I0(\mcp1_dec_c2[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c2[6]_i_2_n_0 ),
        .I2(\mcp1_dec_c2[6]_i_3_n_0 ),
        .I3(Q[28]),
        .I4(Q[30]),
        .I5(Q[24]),
        .O(DecodeWord1[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c2[6]_i_2 
       (.I0(Q[27]),
        .I1(Q[29]),
        .O(\mcp1_dec_c2[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c2[6]_i_3 
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(\mcp1_dec_c2[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c2[7]_i_2 
       (.I0(\mcp1_dec_c2[7]_i_3_n_0 ),
        .I1(Q[30]),
        .I2(Q[24]),
        .I3(Q[28]),
        .I4(\mcp1_dec_c2[7]_i_4_n_0 ),
        .O(DecodeWord1[7]));
  LUT6 #(
    .INIT(64'h0000000002804000)) 
    \mcp1_dec_c2[7]_i_3 
       (.I0(Q[28]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[29]),
        .I4(Q[27]),
        .I5(\mcp1_dec_c2[1]_i_2_n_0 ),
        .O(\mcp1_dec_c2[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mcp1_dec_c2[7]_i_4 
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(Q[29]),
        .O(\mcp1_dec_c2[7]_i_4_n_0 ));
  FDRE \mcp1_dec_c2_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord1[0]),
        .Q(mcp1_dec_c2[0]),
        .R(rxusrclk2_en156_reg_rep__9_3));
  FDSE \mcp1_dec_c2_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord1[1]),
        .Q(mcp1_dec_c2[1]),
        .S(rxusrclk2_en156_reg_rep__9_3));
  FDSE \mcp1_dec_c2_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(\mcp1_dec_c2_reg[2]_0 ),
        .Q(mcp1_dec_c2[2]),
        .S(rxusrclk2_en156_reg_rep__9_3));
  FDSE \mcp1_dec_c2_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord1[3]),
        .Q(mcp1_dec_c2[3]),
        .S(rxusrclk2_en156_reg_rep__9_3));
  FDSE \mcp1_dec_c2_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord1[4]),
        .Q(mcp1_dec_c2[4]),
        .S(rxusrclk2_en156_reg_rep__9_3));
  FDSE \mcp1_dec_c2_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord1[5]),
        .Q(mcp1_dec_c2[5]),
        .S(rxusrclk2_en156_reg_rep__9_3));
  FDSE \mcp1_dec_c2_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord1[6]),
        .Q(mcp1_dec_c2[6]),
        .S(rxusrclk2_en156_reg_rep__9_3));
  FDSE \mcp1_dec_c2_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__0),
        .D(DecodeWord1[7]),
        .Q(mcp1_dec_c2[7]),
        .S(rxusrclk2_en156_reg_rep__9_3));
  LUT6 #(
    .INIT(64'h0100000000000001)) 
    \mcp1_dec_c3[0]_i_1 
       (.I0(\mcp1_dec_c3[5]_i_2_n_0 ),
        .I1(Q[33]),
        .I2(Q[32]),
        .I3(Q[36]),
        .I4(Q[35]),
        .I5(Q[34]),
        .O(DecodeWord2[0]));
  LUT6 #(
    .INIT(64'h0000000008000081)) 
    \mcp1_dec_c3[1]_i_1 
       (.I0(Q[35]),
        .I1(Q[34]),
        .I2(Q[36]),
        .I3(Q[33]),
        .I4(Q[32]),
        .I5(\mcp1_dec_c3[5]_i_2_n_0 ),
        .O(DecodeWord2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \mcp1_dec_c3[2]_i_1 
       (.I0(\mcp1_dec_c3[7]_i_3_n_0 ),
        .O(DecodeWord2[2]));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAEAAA)) 
    \mcp1_dec_c3[3]_i_1 
       (.I0(\mcp1_dec_c3[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c3[3]_i_2_n_0 ),
        .I2(Q[35]),
        .I3(Q[34]),
        .I4(Q[36]),
        .I5(Q[37]),
        .O(DecodeWord2[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c3[3]_i_2 
       (.I0(Q[31]),
        .I1(Q[32]),
        .I2(Q[33]),
        .O(\mcp1_dec_c3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c3[4]_i_1 
       (.I0(\mcp1_dec_c3[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c3[7]_i_4_n_0 ),
        .O(DecodeWord2[4]));
  LUT6 #(
    .INIT(64'h0002020020000020)) 
    \mcp1_dec_c3[4]_i_2 
       (.I0(Q[31]),
        .I1(\mcp1_dec_c3[5]_i_5_n_0 ),
        .I2(Q[33]),
        .I3(Q[36]),
        .I4(Q[34]),
        .I5(Q[32]),
        .O(\mcp1_dec_c3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00011000)) 
    \mcp1_dec_c3[5]_i_1 
       (.I0(\mcp1_dec_c3[5]_i_2_n_0 ),
        .I1(\mcp1_dec_c3[5]_i_3_n_0 ),
        .I2(Q[32]),
        .I3(Q[33]),
        .I4(Q[36]),
        .I5(\mcp1_dec_c3[5]_i_4_n_0 ),
        .O(DecodeWord2[5]));
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c3[5]_i_2 
       (.I0(Q[31]),
        .I1(Q[37]),
        .I2(Q[36]),
        .O(\mcp1_dec_c3[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c3[5]_i_3 
       (.I0(Q[34]),
        .I1(Q[35]),
        .O(\mcp1_dec_c3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004420000)) 
    \mcp1_dec_c3[5]_i_4 
       (.I0(Q[33]),
        .I1(Q[32]),
        .I2(Q[36]),
        .I3(Q[34]),
        .I4(Q[31]),
        .I5(\mcp1_dec_c3[5]_i_5_n_0 ),
        .O(\mcp1_dec_c3[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF99F)) 
    \mcp1_dec_c3[5]_i_5 
       (.I0(Q[37]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[34]),
        .O(\mcp1_dec_c3[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \mcp1_dec_c3[6]_i_1 
       (.I0(\mcp1_dec_c3[7]_i_4_n_0 ),
        .I1(\mcp1_dec_c3[6]_i_2_n_0 ),
        .I2(Q[35]),
        .I3(Q[37]),
        .I4(Q[31]),
        .O(DecodeWord2[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mcp1_dec_c3[6]_i_2 
       (.I0(Q[36]),
        .I1(Q[34]),
        .I2(Q[33]),
        .I3(Q[32]),
        .O(\mcp1_dec_c3[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mcp1_dec_c3[7]_i_1 
       (.I0(\mcp1_dec_c3[7]_i_3_n_0 ),
        .I1(rxusrclk2_en156_reg_rep__9),
        .O(\mcp1_dec_c3[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c3[7]_i_2 
       (.I0(\mcp1_dec_c3[7]_i_4_n_0 ),
        .I1(Q[37]),
        .I2(Q[31]),
        .I3(Q[35]),
        .I4(\mcp1_dec_c3[7]_i_5_n_0 ),
        .O(DecodeWord2[7]));
  LUT6 #(
    .INIT(64'hFEFF7FFFFF7FFFFE)) 
    \mcp1_dec_c3[7]_i_3 
       (.I0(\mcp1_dec_c3[7]_i_6_n_0 ),
        .I1(\mcp1_dec_c3[7]_i_7_n_0 ),
        .I2(Q[31]),
        .I3(Q[32]),
        .I4(Q[33]),
        .I5(\mcp1_dec_c3[7]_i_8_n_0 ),
        .O(\mcp1_dec_c3[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018000080)) 
    \mcp1_dec_c3[7]_i_4 
       (.I0(Q[35]),
        .I1(Q[34]),
        .I2(Q[36]),
        .I3(Q[33]),
        .I4(Q[32]),
        .I5(\mcp1_dec_c3[5]_i_2_n_0 ),
        .O(\mcp1_dec_c3[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \mcp1_dec_c3[7]_i_5 
       (.I0(Q[36]),
        .I1(Q[34]),
        .I2(Q[32]),
        .I3(Q[33]),
        .O(\mcp1_dec_c3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c3[7]_i_6 
       (.I0(Q[34]),
        .I1(Q[35]),
        .O(\mcp1_dec_c3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c3[7]_i_7 
       (.I0(Q[36]),
        .I1(Q[37]),
        .O(\mcp1_dec_c3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c3[7]_i_8 
       (.I0(Q[34]),
        .I1(Q[36]),
        .O(\mcp1_dec_c3[7]_i_8_n_0 ));
  FDRE \mcp1_dec_c3_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord2[0]),
        .Q(mcp1_dec_c3[0]),
        .R(\mcp1_dec_c3[7]_i_1_n_0 ));
  FDSE \mcp1_dec_c3_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord2[1]),
        .Q(mcp1_dec_c3[1]),
        .S(\mcp1_dec_c3[7]_i_1_n_0 ));
  FDSE \mcp1_dec_c3_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord2[2]),
        .Q(mcp1_dec_c3[2]),
        .S(\mcp1_dec_c3[7]_i_1_n_0 ));
  FDSE \mcp1_dec_c3_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord2[3]),
        .Q(mcp1_dec_c3[3]),
        .S(\mcp1_dec_c3[7]_i_1_n_0 ));
  FDSE \mcp1_dec_c3_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord2[4]),
        .Q(mcp1_dec_c3[4]),
        .S(\mcp1_dec_c3[7]_i_1_n_0 ));
  FDSE \mcp1_dec_c3_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord2[5]),
        .Q(mcp1_dec_c3[5]),
        .S(\mcp1_dec_c3[7]_i_1_n_0 ));
  FDSE \mcp1_dec_c3_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord2[6]),
        .Q(mcp1_dec_c3[6]),
        .S(\mcp1_dec_c3[7]_i_1_n_0 ));
  FDSE \mcp1_dec_c3_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(DecodeWord2[7]),
        .Q(mcp1_dec_c3[7]),
        .S(\mcp1_dec_c3[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000010)) 
    \mcp1_dec_c4[0]_i_1 
       (.I0(Q[41]),
        .I1(Q[42]),
        .I2(\mcp1_dec_c4[0]_i_2_n_0 ),
        .I3(Q[38]),
        .I4(Q[44]),
        .I5(Q[43]),
        .O(DecodeWord3[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c4[0]_i_2 
       (.I0(Q[40]),
        .I1(Q[39]),
        .O(\mcp1_dec_c4[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00004009)) 
    \mcp1_dec_c4[1]_i_1 
       (.I0(Q[43]),
        .I1(Q[41]),
        .I2(Q[40]),
        .I3(Q[39]),
        .I4(\mcp1_dec_c4[6]_i_2_n_0 ),
        .O(DecodeWord3[1]));
  LUT6 #(
    .INIT(64'h0F0044000044000F)) 
    \mcp1_dec_c4[2]_i_1 
       (.I0(\mcp1_dec_c4[2]_i_2_n_0 ),
        .I1(Q[38]),
        .I2(\mcp1_dec_c4[6]_i_2_n_0 ),
        .I3(\mcp1_dec_c4[2]_i_3_n_0 ),
        .I4(Q[40]),
        .I5(Q[39]),
        .O(\mcp1_dec_c4_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hF99F)) 
    \mcp1_dec_c4[2]_i_2 
       (.I0(Q[42]),
        .I1(Q[41]),
        .I2(Q[43]),
        .I3(Q[44]),
        .O(\mcp1_dec_c4[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c4[2]_i_3 
       (.I0(Q[41]),
        .I1(Q[43]),
        .O(\mcp1_dec_c4[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABABAAAAAAA)) 
    \mcp1_dec_c4[3]_i_1 
       (.I0(\mcp1_dec_c4[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c4[3]_i_2_n_0 ),
        .I2(\mcp1_dec_c4[3]_i_3_n_0 ),
        .I3(Q[41]),
        .I4(Q[42]),
        .I5(Q[43]),
        .O(DecodeWord3[3]));
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c4[3]_i_2 
       (.I0(Q[38]),
        .I1(Q[43]),
        .I2(Q[44]),
        .O(\mcp1_dec_c4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mcp1_dec_c4[3]_i_3 
       (.I0(Q[40]),
        .I1(Q[39]),
        .O(\mcp1_dec_c4[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAABAAAAAAA)) 
    \mcp1_dec_c4[4]_i_1 
       (.I0(\mcp1_dec_c4[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c4[6]_i_2_n_0 ),
        .I2(Q[39]),
        .I3(Q[40]),
        .I4(Q[43]),
        .I5(Q[41]),
        .O(DecodeWord3[4]));
  LUT6 #(
    .INIT(64'h0000000004408008)) 
    \mcp1_dec_c4[4]_i_2 
       (.I0(Q[40]),
        .I1(Q[38]),
        .I2(Q[43]),
        .I3(Q[41]),
        .I4(Q[39]),
        .I5(\mcp1_dec_c4[2]_i_2_n_0 ),
        .O(\mcp1_dec_c4[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABBBBAAAAA)) 
    \mcp1_dec_c4[5]_i_1 
       (.I0(\mcp1_dec_c4[5]_i_2_n_0 ),
        .I1(\mcp1_dec_c4[5]_i_3_n_0 ),
        .I2(Q[41]),
        .I3(Q[43]),
        .I4(Q[39]),
        .I5(Q[40]),
        .O(DecodeWord3[5]));
  LUT6 #(
    .INIT(64'h0100000040000000)) 
    \mcp1_dec_c4[5]_i_2 
       (.I0(\mcp1_dec_c4[3]_i_2_n_0 ),
        .I1(Q[39]),
        .I2(Q[40]),
        .I3(Q[41]),
        .I4(Q[42]),
        .I5(Q[43]),
        .O(\mcp1_dec_c4[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFFBFDF7F)) 
    \mcp1_dec_c4[5]_i_3 
       (.I0(Q[44]),
        .I1(Q[42]),
        .I2(Q[38]),
        .I3(Q[41]),
        .I4(Q[43]),
        .O(\mcp1_dec_c4[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1430004014000040)) 
    \mcp1_dec_c4[6]_i_1 
       (.I0(\mcp1_dec_c4[6]_i_2_n_0 ),
        .I1(Q[43]),
        .I2(Q[41]),
        .I3(Q[40]),
        .I4(Q[39]),
        .I5(\mcp1_dec_c4[6]_i_3_n_0 ),
        .O(DecodeWord3[6]));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \mcp1_dec_c4[6]_i_2 
       (.I0(Q[42]),
        .I1(Q[41]),
        .I2(Q[44]),
        .I3(Q[43]),
        .I4(Q[38]),
        .O(\mcp1_dec_c4[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c4[6]_i_3 
       (.I0(Q[42]),
        .I1(Q[44]),
        .I2(Q[38]),
        .O(\mcp1_dec_c4[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \mcp1_dec_c4[7]_i_2 
       (.I0(\mcp1_dec_c4[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c4[7]_i_4_n_0 ),
        .I2(Q[42]),
        .I3(\mcp1_dec_c4[7]_i_5_n_0 ),
        .I4(Q[39]),
        .I5(Q[40]),
        .O(DecodeWord3[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00006008)) 
    \mcp1_dec_c4[7]_i_3 
       (.I0(Q[41]),
        .I1(Q[43]),
        .I2(Q[40]),
        .I3(Q[39]),
        .I4(\mcp1_dec_c4[6]_i_2_n_0 ),
        .O(\mcp1_dec_c4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c4[7]_i_4 
       (.I0(Q[38]),
        .I1(Q[44]),
        .O(\mcp1_dec_c4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c4[7]_i_5 
       (.I0(Q[41]),
        .I1(Q[43]),
        .O(\mcp1_dec_c4[7]_i_5_n_0 ));
  FDRE \mcp1_dec_c4_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord3[0]),
        .Q(mcp1_dec_c4[0]),
        .R(rxusrclk2_en156_reg_rep__9_4));
  FDSE \mcp1_dec_c4_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord3[1]),
        .Q(mcp1_dec_c4[1]),
        .S(rxusrclk2_en156_reg_rep__9_4));
  FDSE \mcp1_dec_c4_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(\mcp1_dec_c4_reg[2]_0 ),
        .Q(mcp1_dec_c4[2]),
        .S(rxusrclk2_en156_reg_rep__9_4));
  FDSE \mcp1_dec_c4_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord3[3]),
        .Q(mcp1_dec_c4[3]),
        .S(rxusrclk2_en156_reg_rep__9_4));
  FDSE \mcp1_dec_c4_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord3[4]),
        .Q(mcp1_dec_c4[4]),
        .S(rxusrclk2_en156_reg_rep__9_4));
  FDSE \mcp1_dec_c4_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord3[5]),
        .Q(mcp1_dec_c4[5]),
        .S(rxusrclk2_en156_reg_rep__9_4));
  FDSE \mcp1_dec_c4_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord3[6]),
        .Q(mcp1_dec_c4[6]),
        .S(rxusrclk2_en156_reg_rep__9_4));
  FDSE \mcp1_dec_c4_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord3[7]),
        .Q(mcp1_dec_c4[7]),
        .S(rxusrclk2_en156_reg_rep__9_4));
  LUT6 #(
    .INIT(64'h0400000000000001)) 
    \mcp1_dec_c5[0]_i_1 
       (.I0(\mcp1_dec_c5[0]_i_2_n_0 ),
        .I1(Q[51]),
        .I2(Q[47]),
        .I3(Q[48]),
        .I4(Q[50]),
        .I5(Q[49]),
        .O(DecodeWord4[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c5[0]_i_2 
       (.I0(Q[46]),
        .I1(Q[45]),
        .O(\mcp1_dec_c5[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010800001)) 
    \mcp1_dec_c5[1]_i_1 
       (.I0(Q[47]),
        .I1(Q[46]),
        .I2(Q[49]),
        .I3(Q[50]),
        .I4(Q[48]),
        .I5(\mcp1_dec_c5[2]_i_2_n_0 ),
        .O(DecodeWord4[1]));
  LUT6 #(
    .INIT(64'h3050373300500500)) 
    \mcp1_dec_c5[2]_i_1 
       (.I0(\mcp1_dec_c5[5]_i_2_n_0 ),
        .I1(\mcp1_dec_c5[2]_i_2_n_0 ),
        .I2(Q[46]),
        .I3(Q[47]),
        .I4(\mcp1_dec_c5[2]_i_3_n_0 ),
        .I5(\mcp1_dec_c5[2]_i_4_n_0 ),
        .O(\mcp1_dec_c5_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c5[2]_i_2 
       (.I0(Q[45]),
        .I1(Q[50]),
        .I2(Q[51]),
        .O(\mcp1_dec_c5[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c5[2]_i_3 
       (.I0(Q[50]),
        .I1(Q[48]),
        .O(\mcp1_dec_c5[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h570000AB)) 
    \mcp1_dec_c5[2]_i_4 
       (.I0(Q[50]),
        .I1(Q[47]),
        .I2(Q[46]),
        .I3(Q[49]),
        .I4(Q[48]),
        .O(\mcp1_dec_c5[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c5[3]_i_1 
       (.I0(\mcp1_dec_c5[4]_i_2_n_0 ),
        .I1(Q[50]),
        .I2(Q[51]),
        .I3(\mcp1_dec_c5[3]_i_2_n_0 ),
        .I4(Q[49]),
        .I5(Q[48]),
        .O(DecodeWord4[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c5[3]_i_2 
       (.I0(Q[45]),
        .I1(Q[47]),
        .I2(Q[46]),
        .O(\mcp1_dec_c5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c5[4]_i_1 
       (.I0(\mcp1_dec_c5[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c5[7]_i_3_n_0 ),
        .O(DecodeWord4[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h00004224)) 
    \mcp1_dec_c5[4]_i_2 
       (.I0(Q[46]),
        .I1(Q[47]),
        .I2(Q[48]),
        .I3(Q[50]),
        .I4(\mcp1_dec_c5[5]_i_2_n_0 ),
        .O(\mcp1_dec_c5[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040410)) 
    \mcp1_dec_c5[5]_i_1 
       (.I0(\mcp1_dec_c5[5]_i_2_n_0 ),
        .I1(Q[46]),
        .I2(Q[47]),
        .I3(Q[50]),
        .I4(Q[48]),
        .I5(\mcp1_dec_c5[5]_i_3_n_0 ),
        .O(DecodeWord4[5]));
  LUT5 #(
    .INIT(32'hF99FFFFF)) 
    \mcp1_dec_c5[5]_i_2 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[51]),
        .I3(Q[50]),
        .I4(Q[45]),
        .O(\mcp1_dec_c5[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000021000)) 
    \mcp1_dec_c5[5]_i_3 
       (.I0(Q[51]),
        .I1(Q[45]),
        .I2(Q[46]),
        .I3(Q[47]),
        .I4(Q[50]),
        .I5(\mcp1_dec_c5[5]_i_4_n_0 ),
        .O(\mcp1_dec_c5[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c5[5]_i_4 
       (.I0(Q[48]),
        .I1(Q[49]),
        .O(\mcp1_dec_c5[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \mcp1_dec_c5[6]_i_1 
       (.I0(\mcp1_dec_c5[7]_i_3_n_0 ),
        .I1(Q[45]),
        .I2(Q[46]),
        .I3(\mcp1_dec_c5[6]_i_2_n_0 ),
        .I4(Q[51]),
        .I5(\mcp1_dec_c5[6]_i_3_n_0 ),
        .O(DecodeWord4[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c5[6]_i_2 
       (.I0(Q[47]),
        .I1(Q[49]),
        .O(\mcp1_dec_c5[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c5[6]_i_3 
       (.I0(Q[48]),
        .I1(Q[50]),
        .O(\mcp1_dec_c5[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c5[7]_i_2 
       (.I0(\mcp1_dec_c5[7]_i_3_n_0 ),
        .I1(Q[49]),
        .I2(Q[51]),
        .I3(Q[45]),
        .I4(\mcp1_dec_c5[7]_i_4_n_0 ),
        .O(DecodeWord4[7]));
  LUT6 #(
    .INIT(64'h0004400010000000)) 
    \mcp1_dec_c5[7]_i_3 
       (.I0(\mcp1_dec_c5[2]_i_2_n_0 ),
        .I1(Q[49]),
        .I2(Q[46]),
        .I3(Q[47]),
        .I4(Q[50]),
        .I5(Q[48]),
        .O(\mcp1_dec_c5[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mcp1_dec_c5[7]_i_4 
       (.I0(Q[46]),
        .I1(Q[47]),
        .I2(Q[48]),
        .I3(Q[50]),
        .O(\mcp1_dec_c5[7]_i_4_n_0 ));
  FDRE \mcp1_dec_c5_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord4[0]),
        .Q(mcp1_dec_c5[0]),
        .R(rxusrclk2_en156_reg_rep__9_5));
  FDSE \mcp1_dec_c5_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord4[1]),
        .Q(mcp1_dec_c5[1]),
        .S(rxusrclk2_en156_reg_rep__9_5));
  FDSE \mcp1_dec_c5_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(\mcp1_dec_c5_reg[2]_0 ),
        .Q(mcp1_dec_c5[2]),
        .S(rxusrclk2_en156_reg_rep__9_5));
  FDSE \mcp1_dec_c5_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord4[3]),
        .Q(mcp1_dec_c5[3]),
        .S(rxusrclk2_en156_reg_rep__9_5));
  FDSE \mcp1_dec_c5_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord4[4]),
        .Q(mcp1_dec_c5[4]),
        .S(rxusrclk2_en156_reg_rep__9_5));
  FDSE \mcp1_dec_c5_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord4[5]),
        .Q(mcp1_dec_c5[5]),
        .S(rxusrclk2_en156_reg_rep__9_5));
  FDSE \mcp1_dec_c5_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord4[6]),
        .Q(mcp1_dec_c5[6]),
        .S(rxusrclk2_en156_reg_rep__9_5));
  FDSE \mcp1_dec_c5_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord4[7]),
        .Q(mcp1_dec_c5[7]),
        .S(rxusrclk2_en156_reg_rep__9_5));
  LUT6 #(
    .INIT(64'h0000000020000001)) 
    \mcp1_dec_c6[0]_i_1 
       (.I0(Q[58]),
        .I1(Q[52]),
        .I2(Q[55]),
        .I3(Q[57]),
        .I4(Q[56]),
        .I5(\mcp1_dec_c6[0]_i_2_n_0 ),
        .O(\mcp1_dec_c6[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c6[0]_i_2 
       (.I0(Q[54]),
        .I1(Q[53]),
        .O(\mcp1_dec_c6[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000081)) 
    \mcp1_dec_c6[1]_i_1 
       (.I0(Q[56]),
        .I1(Q[55]),
        .I2(Q[57]),
        .I3(Q[54]),
        .I4(Q[53]),
        .I5(\mcp1_dec_c6[5]_i_3_n_0 ),
        .O(DecodeWord5[1]));
  LUT6 #(
    .INIT(64'h0100800000800001)) 
    \mcp1_dec_c6[2]_i_1 
       (.I0(\mcp1_dec_c6[2]_i_2_n_0 ),
        .I1(\mcp1_dec_c6[2]_i_3_n_0 ),
        .I2(Q[52]),
        .I3(Q[53]),
        .I4(Q[54]),
        .I5(\mcp1_dec_c6[2]_i_4_n_0 ),
        .O(\mcp1_dec_c6_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c6[2]_i_2 
       (.I0(Q[55]),
        .I1(Q[56]),
        .O(\mcp1_dec_c6[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c6[2]_i_3 
       (.I0(Q[58]),
        .I1(Q[57]),
        .O(\mcp1_dec_c6[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c6[2]_i_4 
       (.I0(Q[55]),
        .I1(Q[57]),
        .O(\mcp1_dec_c6[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
    \mcp1_dec_c6[3]_i_1 
       (.I0(\mcp1_dec_c6[4]_i_2_n_0 ),
        .I1(Q[57]),
        .I2(Q[58]),
        .I3(\mcp1_dec_c6[3]_i_2_n_0 ),
        .I4(Q[55]),
        .I5(Q[56]),
        .O(DecodeWord5[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \mcp1_dec_c6[3]_i_2 
       (.I0(Q[52]),
        .I1(Q[53]),
        .I2(Q[54]),
        .O(\mcp1_dec_c6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_dec_c6[4]_i_1 
       (.I0(\mcp1_dec_c6[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c6[7]_i_3_n_0 ),
        .O(DecodeWord5[4]));
  LUT6 #(
    .INIT(64'h0002020020000020)) 
    \mcp1_dec_c6[4]_i_2 
       (.I0(Q[52]),
        .I1(\mcp1_dec_c6[5]_i_5_n_0 ),
        .I2(Q[54]),
        .I3(Q[57]),
        .I4(Q[55]),
        .I5(Q[53]),
        .O(\mcp1_dec_c6[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000140)) 
    \mcp1_dec_c6[5]_i_1 
       (.I0(\mcp1_dec_c6[5]_i_2_n_0 ),
        .I1(Q[53]),
        .I2(Q[54]),
        .I3(Q[57]),
        .I4(\mcp1_dec_c6[5]_i_3_n_0 ),
        .I5(\mcp1_dec_c6[5]_i_4_n_0 ),
        .O(DecodeWord5[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_dec_c6[5]_i_2 
       (.I0(Q[55]),
        .I1(Q[56]),
        .O(\mcp1_dec_c6[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBE)) 
    \mcp1_dec_c6[5]_i_3 
       (.I0(Q[52]),
        .I1(Q[57]),
        .I2(Q[58]),
        .O(\mcp1_dec_c6[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004420000)) 
    \mcp1_dec_c6[5]_i_4 
       (.I0(Q[54]),
        .I1(Q[53]),
        .I2(Q[57]),
        .I3(Q[55]),
        .I4(Q[52]),
        .I5(\mcp1_dec_c6[5]_i_5_n_0 ),
        .O(\mcp1_dec_c6[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF99F)) 
    \mcp1_dec_c6[5]_i_5 
       (.I0(Q[56]),
        .I1(Q[55]),
        .I2(Q[57]),
        .I3(Q[58]),
        .O(\mcp1_dec_c6[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \mcp1_dec_c6[6]_i_1 
       (.I0(\mcp1_dec_c6[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c6[6]_i_2_n_0 ),
        .I2(Q[56]),
        .I3(Q[58]),
        .I4(Q[52]),
        .O(DecodeWord5[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mcp1_dec_c6[6]_i_2 
       (.I0(Q[57]),
        .I1(Q[55]),
        .I2(Q[54]),
        .I3(Q[53]),
        .O(\mcp1_dec_c6[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mcp1_dec_c6[7]_i_2 
       (.I0(\mcp1_dec_c6[7]_i_3_n_0 ),
        .I1(Q[58]),
        .I2(Q[52]),
        .I3(Q[56]),
        .I4(\mcp1_dec_c6[7]_i_4_n_0 ),
        .O(DecodeWord5[7]));
  LUT6 #(
    .INIT(64'h0042000000000080)) 
    \mcp1_dec_c6[7]_i_3 
       (.I0(Q[57]),
        .I1(Q[54]),
        .I2(Q[53]),
        .I3(\mcp1_dec_c6[5]_i_3_n_0 ),
        .I4(Q[55]),
        .I5(Q[56]),
        .O(\mcp1_dec_c6[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \mcp1_dec_c6[7]_i_4 
       (.I0(Q[57]),
        .I1(Q[55]),
        .I2(Q[53]),
        .I3(Q[54]),
        .O(\mcp1_dec_c6[7]_i_4_n_0 ));
  FDRE \mcp1_dec_c6_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(\mcp1_dec_c6[0]_i_1_n_0 ),
        .Q(mcp1_dec_c6[0]),
        .R(rxusrclk2_en156_reg_rep__9_6));
  FDSE \mcp1_dec_c6_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord5[1]),
        .Q(mcp1_dec_c6[1]),
        .S(rxusrclk2_en156_reg_rep__9_6));
  FDSE \mcp1_dec_c6_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(\mcp1_dec_c6_reg[2]_0 ),
        .Q(mcp1_dec_c6[2]),
        .S(rxusrclk2_en156_reg_rep__9_6));
  FDSE \mcp1_dec_c6_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord5[3]),
        .Q(mcp1_dec_c6[3]),
        .S(rxusrclk2_en156_reg_rep__9_6));
  FDSE \mcp1_dec_c6_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord5[4]),
        .Q(mcp1_dec_c6[4]),
        .S(rxusrclk2_en156_reg_rep__9_6));
  FDSE \mcp1_dec_c6_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord5[5]),
        .Q(mcp1_dec_c6[5]),
        .S(rxusrclk2_en156_reg_rep__9_6));
  FDSE \mcp1_dec_c6_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord5[6]),
        .Q(mcp1_dec_c6[6]),
        .S(rxusrclk2_en156_reg_rep__9_6));
  FDSE \mcp1_dec_c6_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[1]),
        .D(DecodeWord5[7]),
        .Q(mcp1_dec_c6[7]),
        .S(rxusrclk2_en156_reg_rep__9_6));
  LUT6 #(
    .INIT(64'h0080000000000010)) 
    \mcp1_dec_c7[0]_i_1 
       (.I0(Q[62]),
        .I1(Q[63]),
        .I2(\mcp1_dec_c7[0]_i_2_n_0 ),
        .I3(Q[59]),
        .I4(Q[64]),
        .I5(Q[65]),
        .O(DecodeWord6[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c7[0]_i_2 
       (.I0(Q[61]),
        .I1(Q[60]),
        .O(\mcp1_dec_c7[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00004009)) 
    \mcp1_dec_c7[1]_i_1 
       (.I0(Q[64]),
        .I1(Q[62]),
        .I2(Q[61]),
        .I3(Q[60]),
        .I4(\mcp1_dec_c7[4]_i_3_n_0 ),
        .O(DecodeWord6[1]));
  LUT6 #(
    .INIT(64'h1800000000000081)) 
    \mcp1_dec_c7[2]_i_1 
       (.I0(Q[60]),
        .I1(\mcp1_dec_c7[2]_i_2_n_0 ),
        .I2(Q[61]),
        .I3(\mcp1_dec_c7[2]_i_3_n_0 ),
        .I4(\mcp1_dec_c7[5]_i_4_n_0 ),
        .I5(Q[59]),
        .O(\mcp1_dec_c7_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c7[2]_i_2 
       (.I0(Q[62]),
        .I1(Q[64]),
        .O(\mcp1_dec_c7[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c7[2]_i_3 
       (.I0(Q[62]),
        .I1(Q[63]),
        .O(\mcp1_dec_c7[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAEA)) 
    \mcp1_dec_c7[3]_i_1 
       (.I0(\mcp1_dec_c7[4]_i_2_n_0 ),
        .I1(Q[65]),
        .I2(Q[64]),
        .I3(\mcp1_dec_c7[3]_i_2_n_0 ),
        .I4(Q[62]),
        .I5(Q[63]),
        .O(DecodeWord6[3]));
  LUT3 #(
    .INIT(8'hBF)) 
    \mcp1_dec_c7[3]_i_2 
       (.I0(Q[59]),
        .I1(Q[60]),
        .I2(Q[61]),
        .O(\mcp1_dec_c7[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBAAABAAAAAAA)) 
    \mcp1_dec_c7[4]_i_1 
       (.I0(\mcp1_dec_c7[4]_i_2_n_0 ),
        .I1(\mcp1_dec_c7[4]_i_3_n_0 ),
        .I2(Q[60]),
        .I3(Q[61]),
        .I4(Q[64]),
        .I5(Q[62]),
        .O(DecodeWord6[4]));
  LUT6 #(
    .INIT(64'h0008080080000080)) 
    \mcp1_dec_c7[4]_i_2 
       (.I0(Q[59]),
        .I1(\mcp1_dec_c7[4]_i_4_n_0 ),
        .I2(Q[61]),
        .I3(Q[64]),
        .I4(Q[62]),
        .I5(Q[60]),
        .O(\mcp1_dec_c7[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \mcp1_dec_c7[4]_i_3 
       (.I0(Q[64]),
        .I1(Q[65]),
        .I2(Q[59]),
        .I3(Q[63]),
        .I4(Q[62]),
        .O(\mcp1_dec_c7[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0660)) 
    \mcp1_dec_c7[4]_i_4 
       (.I0(Q[65]),
        .I1(Q[64]),
        .I2(Q[63]),
        .I3(Q[62]),
        .O(\mcp1_dec_c7[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00110F110F110011)) 
    \mcp1_dec_c7[5]_i_1 
       (.I0(\mcp1_dec_c7[5]_i_2_n_0 ),
        .I1(Q[59]),
        .I2(\mcp1_dec_c7[5]_i_3_n_0 ),
        .I3(\mcp1_dec_c7[5]_i_4_n_0 ),
        .I4(Q[63]),
        .I5(Q[62]),
        .O(DecodeWord6[5]));
  LUT5 #(
    .INIT(32'hEF7FFFFF)) 
    \mcp1_dec_c7[5]_i_2 
       (.I0(Q[61]),
        .I1(Q[60]),
        .I2(Q[63]),
        .I3(Q[64]),
        .I4(Q[62]),
        .O(\mcp1_dec_c7[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDFDFBF)) 
    \mcp1_dec_c7[5]_i_3 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[59]),
        .I3(Q[62]),
        .I4(Q[64]),
        .O(\mcp1_dec_c7[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_dec_c7[5]_i_4 
       (.I0(Q[64]),
        .I1(Q[65]),
        .O(\mcp1_dec_c7[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \mcp1_dec_c7[6]_i_1 
       (.I0(\mcp1_dec_c7[7]_i_3_n_0 ),
        .I1(\mcp1_dec_c7[6]_i_2_n_0 ),
        .I2(Q[59]),
        .I3(Q[60]),
        .I4(Q[61]),
        .O(DecodeWord6[6]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_dec_c7[6]_i_2 
       (.I0(Q[65]),
        .I1(Q[64]),
        .I2(Q[62]),
        .I3(Q[63]),
        .O(\mcp1_dec_c7[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \mcp1_dec_c7[7]_i_2 
       (.I0(\mcp1_dec_c7[7]_i_3_n_0 ),
        .I1(Q[63]),
        .I2(Q[65]),
        .I3(Q[59]),
        .I4(\mcp1_dec_c7[7]_i_4_n_0 ),
        .I5(\mcp1_dec_c7[7]_i_5_n_0 ),
        .O(DecodeWord6[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00006008)) 
    \mcp1_dec_c7[7]_i_3 
       (.I0(Q[62]),
        .I1(Q[64]),
        .I2(Q[61]),
        .I3(Q[60]),
        .I4(\mcp1_dec_c7[4]_i_3_n_0 ),
        .O(\mcp1_dec_c7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_dec_c7[7]_i_4 
       (.I0(Q[62]),
        .I1(Q[64]),
        .O(\mcp1_dec_c7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mcp1_dec_c7[7]_i_5 
       (.I0(Q[60]),
        .I1(Q[61]),
        .O(\mcp1_dec_c7[7]_i_5_n_0 ));
  FDRE \mcp1_dec_c7_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord6[0]),
        .Q(mcp1_dec_c7[0]),
        .R(rxusrclk2_en156_reg_rep__9_7));
  FDSE \mcp1_dec_c7_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord6[1]),
        .Q(mcp1_dec_c7[1]),
        .S(rxusrclk2_en156_reg_rep__9_7));
  FDSE \mcp1_dec_c7_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(\mcp1_dec_c7_reg[2]_0 ),
        .Q(mcp1_dec_c7[2]),
        .S(rxusrclk2_en156_reg_rep__9_7));
  FDSE \mcp1_dec_c7_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord6[3]),
        .Q(mcp1_dec_c7[3]),
        .S(rxusrclk2_en156_reg_rep__9_7));
  FDSE \mcp1_dec_c7_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord6[4]),
        .Q(mcp1_dec_c7[4]),
        .S(rxusrclk2_en156_reg_rep__9_7));
  FDSE \mcp1_dec_c7_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord6[5]),
        .Q(mcp1_dec_c7[5]),
        .S(rxusrclk2_en156_reg_rep__9_7));
  FDSE \mcp1_dec_c7_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord6[6]),
        .Q(mcp1_dec_c7[6]),
        .S(rxusrclk2_en156_reg_rep__9_7));
  FDSE \mcp1_dec_c7_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg),
        .D(DecodeWord6[7]),
        .Q(mcp1_dec_c7[7]),
        .S(rxusrclk2_en156_reg_rep__9_7));
  LUT6 #(
    .INIT(64'h00000000FF0CAAAA)) 
    \mcp1_r_type_next_reg[0]_i_1 
       (.I0(r_type_next[0]),
        .I1(\mcp1_r_type_next_reg[0]_i_2_n_0 ),
        .I2(\mcp1_r_type_next_reg[0]_i_3_n_0 ),
        .I3(\mcp1_r_type_next_reg[0]_i_4_n_0 ),
        .I4(rxusrclk2_en156_reg_rep__9),
        .I5(out),
        .O(\mcp1_r_type_next_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \mcp1_r_type_next_reg[0]_i_10 
       (.I0(\mcp1_r_type_next_reg[0]_i_18_n_0 ),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(\mcp1_r_type_next_reg[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \mcp1_r_type_next_reg[0]_i_11 
       (.I0(Q[2]),
        .I1(Q[9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\mcp1_r_type_next_reg[2]_i_29_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[0]_i_12 
       (.I0(Q[9]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\mcp1_r_type_next_reg[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[0]_i_13 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[9]),
        .I3(Q[2]),
        .O(\mcp1_r_type_next_reg[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[0]_i_14 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\mcp1_r_type_next_reg[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \mcp1_r_type_next_reg[0]_i_15 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(\mcp1_r_type_next_reg[0]_i_19_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mcp1_r_type_next_reg[0]_i_16 
       (.I0(Q[5]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\mcp1_r_type_next_reg[0]_i_18_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \mcp1_r_type_next_reg[0]_i_17 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .O(\mcp1_r_type_next_reg[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_r_type_next_reg[0]_i_18 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[9]),
        .I3(Q[2]),
        .O(\mcp1_r_type_next_reg[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mcp1_r_type_next_reg[0]_i_19 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[9]),
        .I3(Q[2]),
        .O(\mcp1_r_type_next_reg[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF40F0)) 
    \mcp1_r_type_next_reg[0]_i_2 
       (.I0(\mcp1_r_type_next_reg[0]_i_5_n_0 ),
        .I1(\mcp1_dec_c4_reg[2]_0 ),
        .I2(\mcp1_r_type_next_reg[0]_i_6_n_0 ),
        .I3(\mcp1_r_type_next_reg[0]_i_7_n_0 ),
        .I4(\mcp1_r_type_next_reg[0]_i_8_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \mcp1_r_type_next_reg[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\mcp1_r_type_next_reg[2]_i_2_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_r_type_next_reg[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\mcp1_r_type_next_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A00AAAA)) 
    \mcp1_r_type_next_reg[0]_i_5 
       (.I0(\mcp1_r_type_next_reg[0]_i_9_n_0 ),
        .I1(D),
        .I2(\mcp1_r_type_next_reg[0]_i_10_n_0 ),
        .I3(\mcp1_r_type_next_reg[0]_i_11_n_0 ),
        .I4(\mcp1_dec_c2_reg[2]_0 ),
        .I5(\mcp1_dec_c3[7]_i_3_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mcp1_r_type_next_reg[0]_i_6 
       (.I0(\mcp1_dec_c5_reg[2]_0 ),
        .I1(\mcp1_dec_c7_reg[2]_0 ),
        .I2(\mcp1_dec_c6_reg[2]_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFF3F)) 
    \mcp1_r_type_next_reg[0]_i_7 
       (.I0(\mcp1_dec_c4_reg[2]_0 ),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\mcp1_r_type_next_reg[0]_i_12_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1000FF00)) 
    \mcp1_r_type_next_reg[0]_i_8 
       (.I0(\mcp1_r_type_next_reg[0]_i_13_n_0 ),
        .I1(\mcp1_r_type_next_reg[0]_i_14_n_0 ),
        .I2(\mcp1_dec_c6_reg[2]_0 ),
        .I3(\mcp1_dec_c7_reg[2]_0 ),
        .I4(\mcp1_r_type_next_reg[0]_i_15_n_0 ),
        .I5(\mcp1_r_type_next_reg[0]_i_16_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \mcp1_r_type_next_reg[0]_i_9 
       (.I0(Q[2]),
        .I1(Q[9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\mcp1_r_type_next_reg[0]_i_17_n_0 ),
        .O(\mcp1_r_type_next_reg[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF30AA)) 
    \mcp1_r_type_next_reg[1]_i_1 
       (.I0(r_type_next[1]),
        .I1(\mcp1_r_type_next_reg[0]_i_3_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_3_n_0 ),
        .I3(rxusrclk2_en156_reg_rep__9),
        .I4(out),
        .O(\mcp1_r_type_next_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F1FFFF00F10000)) 
    \mcp1_r_type_next_reg[2]_i_1 
       (.I0(\mcp1_r_type_next_reg[2]_i_2_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_3_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_4_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_5_n_0 ),
        .I4(rxusrclk2_en156_reg_rep__9_0),
        .I5(r_type_next[2]),
        .O(\mcp1_r_type_next_reg[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mcp1_r_type_next_reg[2]_i_10 
       (.I0(\mcp1_dec_c0_reg[2]_0 ),
        .I1(D),
        .I2(\mcp1_dec_c3[7]_i_3_n_0 ),
        .I3(\mcp1_dec_c2_reg[2]_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h02000000020000C0)) 
    \mcp1_r_type_next_reg[2]_i_11 
       (.I0(\mcp1_r_type_next_reg[2]_i_19_n_0 ),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(\mcp1_r_type_next_reg[2]_i_10_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFE)) 
    \mcp1_r_type_next_reg[2]_i_12 
       (.I0(Q[41]),
        .I1(Q[38]),
        .I2(Q[40]),
        .I3(Q[39]),
        .I4(\mcp1_r_type_next_reg[2]_i_20_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mcp1_r_type_next_reg[2]_i_13 
       (.I0(\mcp1_dec_c4_reg[2]_0 ),
        .I1(\mcp1_r_type_next_reg[0]_i_6_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \mcp1_r_type_next_reg[2]_i_14 
       (.I0(\mcp1_r_type_next_reg[2]_i_19_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_21_n_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[9]),
        .O(\mcp1_r_type_next_reg[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mcp1_r_type_next_reg[2]_i_15 
       (.I0(\mcp1_r_type_next_reg[2]_i_10_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_22_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_23_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_24_n_0 ),
        .I4(\mcp1_r_type_next_reg[2]_i_25_n_0 ),
        .I5(\mcp1_r_type_next_reg[2]_i_26_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_r_type_next_reg[2]_i_16 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[5]),
        .O(\mcp1_r_type_next_reg[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[2]_i_17 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\mcp1_r_type_next_reg[2]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_r_type_next_reg[2]_i_18 
       (.I0(Q[2]),
        .I1(Q[9]),
        .O(\mcp1_r_type_next_reg[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \mcp1_r_type_next_reg[2]_i_19 
       (.I0(Q[37]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[34]),
        .O(\mcp1_r_type_next_reg[2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \mcp1_r_type_next_reg[2]_i_2 
       (.I0(\mcp1_r_type_next_reg[2]_i_7_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_8_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_9_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_10_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[2]_i_20 
       (.I0(Q[2]),
        .I1(Q[9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\mcp1_r_type_next_reg[2]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \mcp1_r_type_next_reg[2]_i_21 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\mcp1_r_type_next_reg[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \mcp1_r_type_next_reg[2]_i_22 
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(\mcp1_dec_c0[5]_i_4_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_27_n_0 ),
        .I4(Q[10]),
        .I5(\mcp1_r_type_next_reg[2]_i_28_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \mcp1_r_type_next_reg[2]_i_23 
       (.I0(\mcp1_r_type_next_reg[2]_i_29_n_0 ),
        .I1(Q[9]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\mcp1_r_type_next_reg[2]_i_30_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \mcp1_r_type_next_reg[2]_i_24 
       (.I0(Q[65]),
        .I1(\mcp1_dec_c7[3]_i_2_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_31_n_0 ),
        .I3(Q[38]),
        .I4(Q[44]),
        .I5(\mcp1_r_type_next_reg[2]_i_32_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \mcp1_r_type_next_reg[2]_i_25 
       (.I0(\mcp1_r_type_next_reg[2]_i_33_n_0 ),
        .I1(Q[31]),
        .I2(Q[34]),
        .I3(Q[35]),
        .I4(Q[36]),
        .I5(Q[37]),
        .O(\mcp1_r_type_next_reg[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \mcp1_r_type_next_reg[2]_i_26 
       (.I0(Q[49]),
        .I1(Q[48]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(\mcp1_dec_c5[3]_i_2_n_0 ),
        .I5(\mcp1_r_type_next_reg[2]_i_34_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mcp1_r_type_next_reg[2]_i_27 
       (.I0(Q[12]),
        .I1(Q[11]),
        .O(\mcp1_r_type_next_reg[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mcp1_r_type_next_reg[2]_i_28 
       (.I0(Q[55]),
        .I1(Q[56]),
        .I2(Q[57]),
        .I3(Q[52]),
        .I4(\mcp1_r_type_next_reg[2]_i_35_n_0 ),
        .I5(Q[58]),
        .O(\mcp1_r_type_next_reg[2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[2]_i_29 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .O(\mcp1_r_type_next_reg[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEFFAEFFAE)) 
    \mcp1_r_type_next_reg[2]_i_3 
       (.I0(\mcp1_r_type_next_reg[0]_i_2_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_11_n_0 ),
        .I2(\mcp1_r_type_next_reg[2]_i_12_n_0 ),
        .I3(\mcp1_r_type_next_reg[2]_i_13_n_0 ),
        .I4(\mcp1_r_type_next_reg[2]_i_14_n_0 ),
        .I5(\mcp1_r_type_next_reg[2]_i_15_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \mcp1_r_type_next_reg[2]_i_30 
       (.I0(Q[17]),
        .I1(\mcp1_r_type_next_reg[2]_i_36_n_0 ),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[23]),
        .I5(Q[22]),
        .O(\mcp1_r_type_next_reg[2]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_r_type_next_reg[2]_i_31 
       (.I0(Q[63]),
        .I1(Q[62]),
        .I2(Q[64]),
        .O(\mcp1_r_type_next_reg[2]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mcp1_r_type_next_reg[2]_i_32 
       (.I0(Q[39]),
        .I1(Q[40]),
        .I2(Q[41]),
        .I3(Q[42]),
        .I4(Q[43]),
        .O(\mcp1_r_type_next_reg[2]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_r_type_next_reg[2]_i_33 
       (.I0(Q[33]),
        .I1(Q[32]),
        .O(\mcp1_r_type_next_reg[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mcp1_r_type_next_reg[2]_i_34 
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(Q[24]),
        .I3(Q[30]),
        .I4(Q[29]),
        .I5(\mcp1_r_type_next_reg[2]_i_37_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_r_type_next_reg[2]_i_35 
       (.I0(Q[54]),
        .I1(Q[53]),
        .O(\mcp1_r_type_next_reg[2]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mcp1_r_type_next_reg[2]_i_36 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\mcp1_r_type_next_reg[2]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_r_type_next_reg[2]_i_37 
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(\mcp1_r_type_next_reg[2]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mcp1_r_type_next_reg[2]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\mcp1_r_type_next_reg[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \mcp1_r_type_next_reg[2]_i_5 
       (.I0(out),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\mcp1_r_type_next_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000300A0000000A)) 
    \mcp1_r_type_next_reg[2]_i_7 
       (.I0(\mcp1_r_type_next_reg[2]_i_16_n_0 ),
        .I1(\mcp1_r_type_next_reg[2]_i_17_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\mcp1_r_type_next_reg[2]_i_18_n_0 ),
        .I5(\mcp1_r_type_next_reg[2]_i_19_n_0 ),
        .O(\mcp1_r_type_next_reg[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \mcp1_r_type_next_reg[2]_i_8 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[5]),
        .O(\mcp1_r_type_next_reg[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mcp1_r_type_next_reg[2]_i_9 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[9]),
        .O(\mcp1_r_type_next_reg[2]_i_9_n_0 ));
  FDRE \mcp1_r_type_next_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_r_type_next_reg[0]_i_1_n_0 ),
        .Q(r_type_next[0]),
        .R(1'b0));
  FDRE \mcp1_r_type_next_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_r_type_next_reg[1]_i_1_n_0 ),
        .Q(r_type_next[1]),
        .R(1'b0));
  FDRE \mcp1_r_type_next_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_r_type_next_reg[2]_i_1_n_0 ),
        .Q(r_type_next[2]),
        .R(1'b0));
  FDRE \mcp1_r_type_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(r_type_next[0]),
        .Q(r_type[0]),
        .R(out));
  FDSE \mcp1_r_type_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(r_type_next[1]),
        .Q(\b_lock_count_reg[19] ),
        .S(out));
  FDRE \mcp1_r_type_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(r_type_next[2]),
        .Q(r_type[2]),
        .R(out));
  LUT6 #(
    .INIT(64'hEFEF0FEFE0E000E0)) 
    \mcp1_rx_64_ctrl_out[0]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[0]_i_2_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[0]_i_3_n_0 ),
        .I2(rxusrclk2_en156_reg_rep__9),
        .I3(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I4(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I5(\mcp1_rx_64_ctrl_out_reg[0]_0 ),
        .O(\mcp1_rx_64_ctrl_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h7EE7BFDB)) 
    \mcp1_rx_64_ctrl_out[0]_i_2 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[4]),
        .O(\mcp1_rx_64_ctrl_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF9F96FFFFFFFFF)) 
    \mcp1_rx_64_ctrl_out[0]_i_3 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[1]),
        .I5(mcp1_block_field_reg[7]),
        .O(\mcp1_rx_64_ctrl_out[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h111111110F000000)) 
    \mcp1_rx_64_ctrl_out[1]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\mcp1_rx_64_ctrl_out[3]_i_2_n_0 ),
        .I2(\mcp1_rx_64_ctrl_out[1]_i_2_n_0 ),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[0]),
        .O(mcp1_rx_64_ctrl_out[1]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \mcp1_rx_64_ctrl_out[1]_i_2 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[7]),
        .O(\mcp1_rx_64_ctrl_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002282880)) 
    \mcp1_rx_64_ctrl_out[2]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[2]_i_2_n_0 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[6]),
        .O(mcp1_rx_64_ctrl_out[2]));
  LUT6 #(
    .INIT(64'h3880048008403440)) 
    \mcp1_rx_64_ctrl_out[2]_i_2 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[2]),
        .O(\mcp1_rx_64_ctrl_out[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \mcp1_rx_64_ctrl_out[3]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\mcp1_rx_64_ctrl_out[3]_i_2_n_0 ),
        .I2(mcp1_block_field_reg[0]),
        .I3(\mcp1_rx_64_ctrl_out[3]_i_3_n_0 ),
        .I4(\mcp1_rx_64_ctrl_out[3]_i_4_n_0 ),
        .O(mcp1_rx_64_ctrl_out[3]));
  LUT6 #(
    .INIT(64'hFFFFFDBFFBDFFFFF)) 
    \mcp1_rx_64_ctrl_out[3]_i_2 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[7]),
        .O(\mcp1_rx_64_ctrl_out[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFCFFFFFD)) 
    \mcp1_rx_64_ctrl_out[3]_i_3 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[5]),
        .O(\mcp1_rx_64_ctrl_out[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1008B000)) 
    \mcp1_rx_64_ctrl_out[3]_i_4 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[5]),
        .O(\mcp1_rx_64_ctrl_out[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBB3B8808)) 
    \mcp1_rx_64_ctrl_out[4]_i_1 
       (.I0(mcp1_rx_64_ctrl_out[4]),
        .I1(rxusrclk2_en156_reg_rep__9),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I4(\mcp1_rx_64_ctrl_out_reg[4]_0 ),
        .O(\mcp1_rx_64_ctrl_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFEFFBBF)) 
    \mcp1_rx_64_ctrl_out[4]_i_2 
       (.I0(\mcp1_rx_64_ctrl_out[4]_i_3_n_0 ),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[1]),
        .I5(\mcp1_rx_64_ctrl_out[4]_i_4_n_0 ),
        .O(mcp1_rx_64_ctrl_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h5FF5F6F6)) 
    \mcp1_rx_64_ctrl_out[4]_i_3 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[0]),
        .I4(mcp1_block_field_reg[1]),
        .O(\mcp1_rx_64_ctrl_out[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h69FF)) 
    \mcp1_rx_64_ctrl_out[4]_i_4 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[6]),
        .O(\mcp1_rx_64_ctrl_out[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \mcp1_rx_64_ctrl_out[5]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[6]_i_2_n_0 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[3]),
        .I3(\mcp1_rx_64_ctrl_out[5]_i_2_n_0 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\mcp1_rx_64_ctrl_out[5]_i_3_n_0 ),
        .O(mcp1_rx_64_ctrl_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_rx_64_ctrl_out[5]_i_2 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[2]),
        .O(\mcp1_rx_64_ctrl_out[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10200020)) 
    \mcp1_rx_64_ctrl_out[5]_i_3 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[3]),
        .O(\mcp1_rx_64_ctrl_out[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_rx_64_ctrl_out[6]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out[7]_i_6_n_0 ),
        .I1(\mcp1_rx_64_ctrl_out[6]_i_2_n_0 ),
        .O(mcp1_rx_64_ctrl_out[6]));
  LUT5 #(
    .INIT(32'hFFFF00E2)) 
    \mcp1_rx_64_ctrl_out[6]_i_2 
       (.I0(\mcp1_rx_64_ctrl_out[7]_i_3_n_0 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\mcp1_rx_64_ctrl_out[7]_i_4_n_0 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\mcp1_rx_64_ctrl_out[6]_i_3_n_0 ),
        .O(\mcp1_rx_64_ctrl_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000008000000A800)) 
    \mcp1_rx_64_ctrl_out[6]_i_3 
       (.I0(\mcp1_rx_64_ctrl_out[5]_i_3_n_0 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[3]),
        .O(\mcp1_rx_64_ctrl_out[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \mcp1_rx_64_ctrl_out[7]_i_1 
       (.I0(out),
        .I1(rxusrclk2_en156_reg_rep__9),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .O(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCE200E2)) 
    \mcp1_rx_64_ctrl_out[7]_i_2 
       (.I0(\mcp1_rx_64_ctrl_out[7]_i_3_n_0 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\mcp1_rx_64_ctrl_out[7]_i_4_n_0 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\mcp1_rx_64_ctrl_out[7]_i_5_n_0 ),
        .I5(\mcp1_rx_64_ctrl_out[7]_i_6_n_0 ),
        .O(mcp1_rx_64_ctrl_out[7]));
  LUT6 #(
    .INIT(64'h0000200008000000)) 
    \mcp1_rx_64_ctrl_out[7]_i_3 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[4]),
        .O(\mcp1_rx_64_ctrl_out[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100004000000800)) 
    \mcp1_rx_64_ctrl_out[7]_i_4 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_block_field_reg[7]),
        .O(\mcp1_rx_64_ctrl_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000040200)) 
    \mcp1_rx_64_ctrl_out[7]_i_5 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[6]),
        .I5(mcp1_block_field_reg[5]),
        .O(\mcp1_rx_64_ctrl_out[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000410)) 
    \mcp1_rx_64_ctrl_out[7]_i_6 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\mcp1_rx_64_ctrl_out[7]_i_7_n_0 ),
        .O(\mcp1_rx_64_ctrl_out[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF6FFFFF)) 
    \mcp1_rx_64_ctrl_out[7]_i_7 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[0]),
        .O(\mcp1_rx_64_ctrl_out[7]_i_7_n_0 ));
  FDSE \mcp1_rx_64_ctrl_out_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_ctrl_out[0]_i_1_n_0 ),
        .Q(\mcp1_rx_64_ctrl_out_reg[0]_0 ),
        .S(out));
  FDRE \mcp1_rx_64_ctrl_out_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(mcp1_rx_64_ctrl_out[1]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[7] [0]),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDRE \mcp1_rx_64_ctrl_out_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(mcp1_rx_64_ctrl_out[2]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[7] [1]),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDRE \mcp1_rx_64_ctrl_out_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(mcp1_rx_64_ctrl_out[3]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[7] [2]),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDSE \mcp1_rx_64_ctrl_out_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\mcp1_rx_64_ctrl_out[4]_i_1_n_0 ),
        .Q(\mcp1_rx_64_ctrl_out_reg[4]_0 ),
        .S(out));
  FDRE \mcp1_rx_64_ctrl_out_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(mcp1_rx_64_ctrl_out[5]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[7] [3]),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDRE \mcp1_rx_64_ctrl_out_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(mcp1_rx_64_ctrl_out[6]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[7] [4]),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  FDRE \mcp1_rx_64_ctrl_out_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__1[0]),
        .D(mcp1_rx_64_ctrl_out[7]),
        .Q(\mcp1_rx_ebuff_ctrl_reg[7] [5]),
        .R(\mcp1_rx_64_ctrl_out[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[0]_i_1 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[0]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FCF0F0C0BB8800)) 
    \mcp1_rx_64_data_out[0]_i_2 
       (.I0(mcp1_dec_c0[0]),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(data2[0]),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00E200FFFF)) 
    \mcp1_rx_64_data_out[10]_i_1 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data2[2]),
        .I4(\mcp1_rx_64_data_out[10]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444700FF17D7FFFF)) 
    \mcp1_rx_64_data_out[10]_i_2 
       (.I0(mcp1_dec_c1[2]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data3[10]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00E200FFFF)) 
    \mcp1_rx_64_data_out[11]_i_1 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data2[3]),
        .I4(\mcp1_rx_64_data_out[11]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444700FF17D7FFFF)) 
    \mcp1_rx_64_data_out[11]_i_2 
       (.I0(mcp1_dec_c1[3]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data3[11]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00E200FFFF)) 
    \mcp1_rx_64_data_out[12]_i_1 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data2[4]),
        .I4(\mcp1_rx_64_data_out[12]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444700FF17D7FFFF)) 
    \mcp1_rx_64_data_out[12]_i_2 
       (.I0(mcp1_dec_c1[4]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data3[12]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2AFA2A2AFAFAFAF)) 
    \mcp1_rx_64_data_out[13]_i_1 
       (.I0(data2[5]),
        .I1(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[13]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[13]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000DD0DDD0DDD0D)) 
    \mcp1_rx_64_data_out[13]_i_2 
       (.I0(mcp1_dec_c1[5]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(data3[13]),
        .I3(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I4(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I5(data2[5]),
        .O(\mcp1_rx_64_data_out[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0057FFFF88DFFFFF)) 
    \mcp1_rx_64_data_out[13]_i_3 
       (.I0(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data3[13]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(mcp1_dec_c1[5]),
        .O(\mcp1_rx_64_data_out[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00E200FFFF)) 
    \mcp1_rx_64_data_out[14]_i_1 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data2[6]),
        .I4(\mcp1_rx_64_data_out[14]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444700FF17D7FFFF)) 
    \mcp1_rx_64_data_out[14]_i_2 
       (.I0(mcp1_dec_c1[6]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data3[14]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00E200FFFF)) 
    \mcp1_rx_64_data_out[15]_i_1 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data2[7]),
        .I4(\mcp1_rx_64_data_out[15]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_rx_64_data_out[15]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444700FF17D7FFFF)) 
    \mcp1_rx_64_data_out[15]_i_3 
       (.I0(mcp1_dec_c1[7]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data3[15]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEE4544FFFF4544)) 
    \mcp1_rx_64_data_out[16]_i_1 
       (.I0(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[16]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[16]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I4(data3[8]),
        .I5(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hE0E0F000)) 
    \mcp1_rx_64_data_out[16]_i_2 
       (.I0(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I1(mcp1_dec_c2[0]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(data4[16]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mcp1_rx_64_data_out[16]_i_3 
       (.I0(mcp1_dec_c2[0]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(data3[8]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(data4[16]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2AFA2A2AFAFAFAF)) 
    \mcp1_rx_64_data_out[17]_i_1 
       (.I0(data3[9]),
        .I1(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[17]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[17]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mcp1_rx_64_data_out[17]_i_2 
       (.I0(mcp1_dec_c2[1]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(data3[9]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(data4[17]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hD0DFFFFF)) 
    \mcp1_rx_64_data_out[17]_i_3 
       (.I0(mcp1_dec_c2[1]),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I3(data4[17]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCAECCFFCCAECCAE)) 
    \mcp1_rx_64_data_out[18]_i_1 
       (.I0(\mcp1_rx_64_data_out[18]_i_2_n_0 ),
        .I1(data3[10]),
        .I2(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[18]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0F000)) 
    \mcp1_rx_64_data_out[18]_i_2 
       (.I0(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I1(mcp1_dec_c2[2]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(data4[18]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mcp1_rx_64_data_out[18]_i_3 
       (.I0(mcp1_dec_c2[2]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(data3[10]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(data4[18]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCAECCFFCCAECCAE)) 
    \mcp1_rx_64_data_out[19]_i_1 
       (.I0(\mcp1_rx_64_data_out[19]_i_2_n_0 ),
        .I1(data3[11]),
        .I2(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[19]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0F000)) 
    \mcp1_rx_64_data_out[19]_i_2 
       (.I0(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I1(mcp1_dec_c2[3]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(data4[19]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mcp1_rx_64_data_out[19]_i_3 
       (.I0(mcp1_dec_c2[3]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(data3[11]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(data4[19]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDD0DDD0DDD0)) 
    \mcp1_rx_64_data_out[1]_i_1 
       (.I0(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\mcp1_rx_64_data_out[5]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[1]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[1]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7070F0700000A000)) 
    \mcp1_rx_64_data_out[1]_i_2 
       (.I0(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(mcp1_dec_c0[1]),
        .I4(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I5(data2[1]),
        .O(\mcp1_rx_64_data_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \mcp1_rx_64_data_out[1]_i_3 
       (.I0(\mcp1_rx_64_data_out[5]_i_6_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(data2[1]),
        .I3(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I4(mcp1_dec_c0[1]),
        .I5(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000BBFBAAFA)) 
    \mcp1_rx_64_data_out[20]_i_1 
       (.I0(\mcp1_rx_64_data_out[20]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[20]_i_3_n_0 ),
        .I4(data3[12]),
        .I5(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0F000)) 
    \mcp1_rx_64_data_out[20]_i_2 
       (.I0(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I1(mcp1_dec_c2[4]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(data4[20]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mcp1_rx_64_data_out[20]_i_3 
       (.I0(mcp1_dec_c2[4]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(data3[12]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(data4[20]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCAECCFFCCAECCAE)) 
    \mcp1_rx_64_data_out[21]_i_1 
       (.I0(\mcp1_rx_64_data_out[21]_i_2_n_0 ),
        .I1(data3[13]),
        .I2(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[21]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0F000)) 
    \mcp1_rx_64_data_out[21]_i_2 
       (.I0(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I1(mcp1_dec_c2[5]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(data4[21]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mcp1_rx_64_data_out[21]_i_3 
       (.I0(mcp1_dec_c2[5]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(data3[13]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(data4[21]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCAECCFFCCAECCAE)) 
    \mcp1_rx_64_data_out[22]_i_1 
       (.I0(\mcp1_rx_64_data_out[22]_i_2_n_0 ),
        .I1(data3[14]),
        .I2(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[22]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0F000)) 
    \mcp1_rx_64_data_out[22]_i_2 
       (.I0(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I1(mcp1_dec_c2[6]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(data4[22]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mcp1_rx_64_data_out[22]_i_3 
       (.I0(mcp1_dec_c2[6]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(data3[14]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(data4[22]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB08FB0808)) 
    \mcp1_rx_64_data_out[23]_i_1 
       (.I0(data3[15]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[23]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[23]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mcp1_rx_64_data_out[23]_i_2 
       (.I0(mcp1_dec_c2[7]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(data3[15]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(data4[23]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC00AA0FFC00AA00)) 
    \mcp1_rx_64_data_out[23]_i_3 
       (.I0(data4[23]),
        .I1(mcp1_dec_c2[7]),
        .I2(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(data3[15]),
        .O(\mcp1_rx_64_data_out[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDDDDDDDDD)) 
    \mcp1_rx_64_data_out[24]_i_1 
       (.I0(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I1(data4[16]),
        .I2(\mcp1_rx_64_data_out[24]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[24]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[24]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[24]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \mcp1_rx_64_data_out[24]_i_2 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .O(\mcp1_rx_64_data_out[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hF2FF)) 
    \mcp1_rx_64_data_out[24]_i_3 
       (.I0(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(data4[16]),
        .O(\mcp1_rx_64_data_out[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0F4FFF4F)) 
    \mcp1_rx_64_data_out[24]_i_4 
       (.I0(data5[24]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I4(mcp1_dec_c3[0]),
        .O(\mcp1_rx_64_data_out[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hD0DDFFFF)) 
    \mcp1_rx_64_data_out[24]_i_5 
       (.I0(data5[24]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I3(mcp1_dec_c3[0]),
        .I4(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF55FF55BA10FF10)) 
    \mcp1_rx_64_data_out[25]_i_1 
       (.I0(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[25]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data4[17]),
        .I4(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[25]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7077000070777077)) 
    \mcp1_rx_64_data_out[25]_i_2 
       (.I0(data4[17]),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I3(data5[25]),
        .I4(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I5(mcp1_dec_c3[1]),
        .O(\mcp1_rx_64_data_out[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hC0C0A000)) 
    \mcp1_rx_64_data_out[25]_i_3 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(mcp1_dec_c3[1]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(data5[25]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF55FF55BA10FF10)) 
    \mcp1_rx_64_data_out[26]_i_1 
       (.I0(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[26]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data4[18]),
        .I4(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[26]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD00000DDD0DDD)) 
    \mcp1_rx_64_data_out[26]_i_2 
       (.I0(data5[26]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(data4[18]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I5(mcp1_dec_c3[2]),
        .O(\mcp1_rx_64_data_out[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8C8C808C)) 
    \mcp1_rx_64_data_out[26]_i_3 
       (.I0(mcp1_dec_c3[2]),
        .I1(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I4(data5[26]),
        .O(\mcp1_rx_64_data_out[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF55FF55BA10FF10)) 
    \mcp1_rx_64_data_out[27]_i_1 
       (.I0(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[27]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data4[19]),
        .I4(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[27]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD00000DDD0DDD)) 
    \mcp1_rx_64_data_out[27]_i_2 
       (.I0(data5[27]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(data4[19]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I5(mcp1_dec_c3[3]),
        .O(\mcp1_rx_64_data_out[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8C8C808C)) 
    \mcp1_rx_64_data_out[27]_i_3 
       (.I0(mcp1_dec_c3[3]),
        .I1(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I4(data5[27]),
        .O(\mcp1_rx_64_data_out[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF55FF55BA10FF10)) 
    \mcp1_rx_64_data_out[28]_i_1 
       (.I0(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[28]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data4[20]),
        .I4(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[28]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD00000DDD0DDD)) 
    \mcp1_rx_64_data_out[28]_i_2 
       (.I0(data5[28]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(data4[20]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I5(mcp1_dec_c3[4]),
        .O(\mcp1_rx_64_data_out[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8C8C808C)) 
    \mcp1_rx_64_data_out[28]_i_3 
       (.I0(mcp1_dec_c3[4]),
        .I1(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I4(data5[28]),
        .O(\mcp1_rx_64_data_out[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BBB8BBBB)) 
    \mcp1_rx_64_data_out[29]_i_1 
       (.I0(data4[21]),
        .I1(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[29]_i_2_n_0 ),
        .I3(mcp1_dec_c3[5]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[29]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA80AA8A0080008)) 
    \mcp1_rx_64_data_out[29]_i_2 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(data4[21]),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(data5[29]),
        .I5(mcp1_dec_c3[5]),
        .O(\mcp1_rx_64_data_out[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000041151110)) 
    \mcp1_rx_64_data_out[29]_i_3 
       (.I0(\mcp1_rx_64_data_out[29]_i_5_n_0 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[5]),
        .I5(\mcp1_rx_64_data_out[29]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FF22F000FF22FF)) 
    \mcp1_rx_64_data_out[29]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(data5[29]),
        .I2(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(data4[21]),
        .O(\mcp1_rx_64_data_out[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2FFDD2D2FD2FFFFF)) 
    \mcp1_rx_64_data_out[29]_i_5 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[1]),
        .O(\mcp1_rx_64_data_out[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hBEEAEBBF)) 
    \mcp1_rx_64_data_out[29]_i_6 
       (.I0(\mcp1_rx_64_data_out[29]_i_7_n_0 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[2]),
        .O(\mcp1_rx_64_data_out[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h59959955)) 
    \mcp1_rx_64_data_out[29]_i_7 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[2]),
        .O(\mcp1_rx_64_data_out[29]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[2]_i_1 
       (.I0(mcp1_block_field_reg[2]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[2]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FCF0F0F388BBFF)) 
    \mcp1_rx_64_data_out[2]_i_2 
       (.I0(mcp1_dec_c0[2]),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(data2[2]),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF55FF55BA10FF10)) 
    \mcp1_rx_64_data_out[30]_i_1 
       (.I0(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[30]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data4[22]),
        .I4(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[30]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD00000DDD0DDD)) 
    \mcp1_rx_64_data_out[30]_i_2 
       (.I0(data5[30]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(data4[22]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I5(mcp1_dec_c3[6]),
        .O(\mcp1_rx_64_data_out[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mcp1_rx_64_data_out[30]_i_3 
       (.I0(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8C8C808C)) 
    \mcp1_rx_64_data_out[30]_i_4 
       (.I0(mcp1_dec_c3[6]),
        .I1(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I4(data5[30]),
        .O(\mcp1_rx_64_data_out[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBB0BBBFBBB0B)) 
    \mcp1_rx_64_data_out[31]_i_1 
       (.I0(\mcp1_rx_64_data_out[31]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[31]_i_3_n_0 ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I4(data4[23]),
        .I5(\mcp1_rx_64_data_out[31]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \mcp1_rx_64_data_out[31]_i_2 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(data5[31]),
        .I2(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I4(mcp1_dec_c3[7]),
        .O(\mcp1_rx_64_data_out[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0F4FFF4F)) 
    \mcp1_rx_64_data_out[31]_i_3 
       (.I0(data5[31]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I4(mcp1_dec_c3[7]),
        .O(\mcp1_rx_64_data_out[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mcp1_rx_64_data_out[31]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mcp1_rx_64_data_out[31]_i_5 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h08FB08FB08FBFBFB)) 
    \mcp1_rx_64_data_out[32]_i_1 
       (.I0(data5[24]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[32]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[32]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F1F3F1F3F1F3FFF)) 
    \mcp1_rx_64_data_out[32]_i_2 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(mcp1_dec_c4[0]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I5(data6[32]),
        .O(\mcp1_rx_64_data_out[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7703CC337703FF33)) 
    \mcp1_rx_64_data_out[32]_i_3 
       (.I0(data6[32]),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(data5[24]),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I5(mcp1_dec_c4[0]),
        .O(\mcp1_rx_64_data_out[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFFFE)) 
    \mcp1_rx_64_data_out[33]_i_1 
       (.I0(\mcp1_rx_64_data_out[33]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[33]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[33]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[33]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[33]_i_6_n_0 ),
        .I5(\mcp1_rx_64_data_out[33]_i_7_n_0 ),
        .O(\mcp1_rx_64_data_out[33]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88828080)) 
    \mcp1_rx_64_data_out[33]_i_2 
       (.I0(mcp1_dec_c4[1]),
        .I1(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \mcp1_rx_64_data_out[33]_i_3 
       (.I0(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[37]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[33]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mcp1_rx_64_data_out[33]_i_4 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(data6[33]),
        .I3(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[33]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBBF3)) 
    \mcp1_rx_64_data_out[33]_i_5 
       (.I0(data6[33]),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[37]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[33]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFF3133)) 
    \mcp1_rx_64_data_out[33]_i_6 
       (.I0(data5[25]),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[33]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mcp1_rx_64_data_out[33]_i_7 
       (.I0(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(data5[25]),
        .O(\mcp1_rx_64_data_out[33]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFF00FEFE)) 
    \mcp1_rx_64_data_out[34]_i_1 
       (.I0(\mcp1_rx_64_data_out[34]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[34]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[34]_i_4_n_0 ),
        .I3(data5[26]),
        .I4(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I5(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .O(\mcp1_rx_64_data_out[34]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40440000)) 
    \mcp1_rx_64_data_out[34]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(data6[34]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA8AA282)) 
    \mcp1_rx_64_data_out[34]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(mcp1_dec_c4[2]),
        .I4(data5[26]),
        .O(\mcp1_rx_64_data_out[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AA8820202000)) 
    \mcp1_rx_64_data_out[34]_i_4 
       (.I0(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(data6[34]),
        .I5(mcp1_dec_c4[2]),
        .O(\mcp1_rx_64_data_out[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[35]_i_1 
       (.I0(data5[27]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[35]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[35]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[35]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0FC88)) 
    \mcp1_rx_64_data_out[35]_i_2 
       (.I0(data6[35]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(mcp1_dec_c4[3]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFCFCFFCCFFFF)) 
    \mcp1_rx_64_data_out[35]_i_3 
       (.I0(data6[35]),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(data5[27]),
        .I3(mcp1_dec_c4[3]),
        .I4(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[36]_i_1 
       (.I0(data5[28]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[36]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[36]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[36]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0FC88)) 
    \mcp1_rx_64_data_out[36]_i_2 
       (.I0(data6[36]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(mcp1_dec_c4[4]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFCFCFFCCFFFF)) 
    \mcp1_rx_64_data_out[36]_i_3 
       (.I0(data6[36]),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(data5[28]),
        .I3(mcp1_dec_c4[4]),
        .I4(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB08FB08)) 
    \mcp1_rx_64_data_out[37]_i_1 
       (.I0(data5[29]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[37]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[37]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[37]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000E0E0F000E000)) 
    \mcp1_rx_64_data_out[37]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(data6[37]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(mcp1_dec_c4[5]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAEFAAAAAA)) 
    \mcp1_rx_64_data_out[37]_i_3 
       (.I0(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[37]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(data6[37]),
        .O(\mcp1_rx_64_data_out[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCCEFCFECCCECC)) 
    \mcp1_rx_64_data_out[37]_i_4 
       (.I0(data5[29]),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[37]_i_5_n_0 ),
        .I5(mcp1_dec_c4[5]),
        .O(\mcp1_rx_64_data_out[37]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \mcp1_rx_64_data_out[37]_i_5 
       (.I0(data5[31]),
        .I1(data5[28]),
        .I2(data5[30]),
        .I3(data5[29]),
        .O(\mcp1_rx_64_data_out[37]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FB08FB08FBFB)) 
    \mcp1_rx_64_data_out[38]_i_1 
       (.I0(data5[30]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[38]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[38]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000E0E0F000E000)) 
    \mcp1_rx_64_data_out[38]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(data6[38]),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(mcp1_dec_c4[6]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4C40FFFF4C400000)) 
    \mcp1_rx_64_data_out[38]_i_3 
       (.I0(data6[38]),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[38]_i_4_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[38]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[38]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mcp1_rx_64_data_out[38]_i_4 
       (.I0(data5[29]),
        .I1(data5[30]),
        .I2(data5[28]),
        .I3(data5[31]),
        .O(\mcp1_rx_64_data_out[38]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAB0FABFF)) 
    \mcp1_rx_64_data_out[38]_i_5 
       (.I0(\mcp1_rx_64_data_out[38]_i_4_n_0 ),
        .I1(data5[30]),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(mcp1_dec_c4[6]),
        .O(\mcp1_rx_64_data_out[38]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F02022F0F02222)) 
    \mcp1_rx_64_data_out[39]_i_1 
       (.I0(\mcp1_rx_64_data_out[39]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[39]_i_3_n_0 ),
        .I2(data5[31]),
        .I3(\mcp1_rx_64_data_out[39]_i_4_n_0 ),
        .I4(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBFFFFFFF55)) 
    \mcp1_rx_64_data_out[39]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(data6[39]),
        .I5(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F030300002F22)) 
    \mcp1_rx_64_data_out[39]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_6_n_0 ),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(mcp1_dec_c4[7]),
        .I3(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_rx_64_data_out[39]_i_4 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mcp1_rx_64_data_out[39]_i_5 
       (.I0(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[39]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_rx_64_data_out[39]_i_6 
       (.I0(data5[29]),
        .I1(data5[30]),
        .I2(data5[28]),
        .I3(data5[31]),
        .O(\mcp1_rx_64_data_out[39]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[3]_i_1 
       (.I0(mcp1_block_field_reg[3]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[3]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFDD4A8DDDDDDDDD)) 
    \mcp1_rx_64_data_out[3]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I1(data2[3]),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(mcp1_dec_c0[3]),
        .I5(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[40]_i_1 
       (.I0(data6[32]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[40]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[40]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[40]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000011100000)) 
    \mcp1_rx_64_data_out[40]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data7[40]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(mcp1_dec_c5[0]),
        .O(\mcp1_rx_64_data_out[40]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \mcp1_rx_64_data_out[40]_i_3 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(data7[40]),
        .I2(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I3(data6[32]),
        .O(\mcp1_rx_64_data_out[40]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \mcp1_rx_64_data_out[40]_i_4 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(data6[32]),
        .I3(mcp1_dec_c5[0]),
        .I4(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[40]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[41]_i_1 
       (.I0(data6[33]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[41]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[41]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[41]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE0F0E0E000100000)) 
    \mcp1_rx_64_data_out[41]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(data7[41]),
        .I5(mcp1_dec_c5[1]),
        .O(\mcp1_rx_64_data_out[41]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \mcp1_rx_64_data_out[41]_i_3 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(data6[33]),
        .I2(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I3(data7[41]),
        .O(\mcp1_rx_64_data_out[41]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \mcp1_rx_64_data_out[41]_i_4 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(data6[33]),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(mcp1_dec_c5[1]),
        .I4(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[41]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[42]_i_1 
       (.I0(data6[34]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[42]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[42]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[42]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000011100000)) 
    \mcp1_rx_64_data_out[42]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data7[42]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(mcp1_dec_c5[2]),
        .O(\mcp1_rx_64_data_out[42]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \mcp1_rx_64_data_out[42]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(data6[34]),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(mcp1_dec_c5[2]),
        .I4(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[42]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \mcp1_rx_64_data_out[42]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(data7[42]),
        .I2(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I3(data6[34]),
        .O(\mcp1_rx_64_data_out[42]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888B8B)) 
    \mcp1_rx_64_data_out[43]_i_1 
       (.I0(data6[35]),
        .I1(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[43]_i_2_n_0 ),
        .I3(data7[43]),
        .I4(\mcp1_rx_64_data_out[48]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[43]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \mcp1_rx_64_data_out[43]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(mcp1_dec_c5[3]),
        .I3(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \mcp1_rx_64_data_out[43]_i_3 
       (.I0(data6[35]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(data7[43]),
        .I3(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[43]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[43]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \mcp1_rx_64_data_out[43]_i_4 
       (.I0(data6[35]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(mcp1_dec_c5[3]),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[43]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888B8B)) 
    \mcp1_rx_64_data_out[44]_i_1 
       (.I0(data6[36]),
        .I1(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[44]_i_2_n_0 ),
        .I3(data7[44]),
        .I4(\mcp1_rx_64_data_out[48]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[44]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \mcp1_rx_64_data_out[44]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(mcp1_dec_c5[4]),
        .I3(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \mcp1_rx_64_data_out[44]_i_3 
       (.I0(data6[36]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(data7[44]),
        .I3(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[44]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[44]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \mcp1_rx_64_data_out[44]_i_4 
       (.I0(data6[36]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(mcp1_dec_c5[4]),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[44]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[45]_i_1 
       (.I0(data6[37]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[45]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[45]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[45]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000011100000)) 
    \mcp1_rx_64_data_out[45]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data7[45]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(mcp1_dec_c5[5]),
        .O(\mcp1_rx_64_data_out[45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \mcp1_rx_64_data_out[45]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(data6[37]),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(mcp1_dec_c5[5]),
        .I4(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[45]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA280)) 
    \mcp1_rx_64_data_out[45]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(data6[37]),
        .I3(data7[45]),
        .O(\mcp1_rx_64_data_out[45]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[46]_i_1 
       (.I0(data6[38]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[46]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[46]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[46]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000011100000)) 
    \mcp1_rx_64_data_out[46]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data7[46]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(mcp1_dec_c5[6]),
        .O(\mcp1_rx_64_data_out[46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    \mcp1_rx_64_data_out[46]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(mcp1_dec_c5[6]),
        .I2(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .I3(data6[38]),
        .I4(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[46]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \mcp1_rx_64_data_out[46]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(data7[46]),
        .I2(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I3(data6[38]),
        .O(\mcp1_rx_64_data_out[46]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888B8B)) 
    \mcp1_rx_64_data_out[47]_i_1 
       (.I0(data6[39]),
        .I1(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[47]_i_2_n_0 ),
        .I3(data7[47]),
        .I4(\mcp1_rx_64_data_out[48]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[47]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \mcp1_rx_64_data_out[47]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(mcp1_dec_c5[7]),
        .I3(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \mcp1_rx_64_data_out[47]_i_3 
       (.I0(data6[39]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(data7[47]),
        .I3(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[47]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[47]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \mcp1_rx_64_data_out[47]_i_4 
       (.I0(data6[39]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(mcp1_dec_c5[7]),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB88888)) 
    \mcp1_rx_64_data_out[48]_i_1 
       (.I0(data7[40]),
        .I1(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I2(mcp1_dec_c6[0]),
        .I3(\mcp1_rx_64_data_out[48]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[48]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mcp1_rx_64_data_out[48]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \mcp1_rx_64_data_out[48]_i_3 
       (.I0(data7[40]),
        .I1(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I2(data8[48]),
        .I3(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[48]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[48]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4777)) 
    \mcp1_rx_64_data_out[48]_i_4 
       (.I0(data7[40]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(mcp1_dec_c6[0]),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[48]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE0E4E0A0F5F5F5F5)) 
    \mcp1_rx_64_data_out[49]_i_1 
       (.I0(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I2(data7[41]),
        .I3(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I4(data8[49]),
        .I5(\mcp1_rx_64_data_out[49]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[49]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_rx_64_data_out[49]_i_2 
       (.I0(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .O(\mcp1_rx_64_data_out[49]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_rx_64_data_out[49]_i_3 
       (.I0(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[49]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mcp1_rx_64_data_out[49]_i_4 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[49]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F3FFFFF4777)) 
    \mcp1_rx_64_data_out[49]_i_5 
       (.I0(data7[41]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(mcp1_dec_c6[1]),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[49]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \mcp1_rx_64_data_out[4]_i_1 
       (.I0(mcp1_block_field_reg[4]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[4]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFDD4A8DDDDDDDDD)) 
    \mcp1_rx_64_data_out[4]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I1(data2[4]),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(mcp1_dec_c0[4]),
        .I5(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[50]_i_1 
       (.I0(data7[42]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[50]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[50]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[50]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[50]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F00010)) 
    \mcp1_rx_64_data_out[50]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(mcp1_dec_c6[2]),
        .O(\mcp1_rx_64_data_out[50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \mcp1_rx_64_data_out[50]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(mcp1_dec_c6[2]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(data7[42]),
        .O(\mcp1_rx_64_data_out[50]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A8000)) 
    \mcp1_rx_64_data_out[50]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[50]),
        .I4(data7[42]),
        .O(\mcp1_rx_64_data_out[50]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[51]_i_1 
       (.I0(data7[43]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[51]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[51]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[51]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[51]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F00010)) 
    \mcp1_rx_64_data_out[51]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(mcp1_dec_c6[3]),
        .O(\mcp1_rx_64_data_out[51]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hAA800080)) 
    \mcp1_rx_64_data_out[51]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(mcp1_dec_c6[3]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(data7[43]),
        .O(\mcp1_rx_64_data_out[51]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A8000)) 
    \mcp1_rx_64_data_out[51]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[51]),
        .I4(data7[43]),
        .O(\mcp1_rx_64_data_out[51]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[52]_i_1 
       (.I0(data7[44]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[52]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[52]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[52]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[52]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F00010)) 
    \mcp1_rx_64_data_out[52]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(mcp1_dec_c6[4]),
        .O(\mcp1_rx_64_data_out[52]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hAA800080)) 
    \mcp1_rx_64_data_out[52]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(mcp1_dec_c6[4]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(data7[44]),
        .O(\mcp1_rx_64_data_out[52]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A8000)) 
    \mcp1_rx_64_data_out[52]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[52]),
        .I4(data7[44]),
        .O(\mcp1_rx_64_data_out[52]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[53]_i_1 
       (.I0(data7[45]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[53]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[53]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[53]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hF0F00010)) 
    \mcp1_rx_64_data_out[53]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(mcp1_dec_c6[5]),
        .O(\mcp1_rx_64_data_out[53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \mcp1_rx_64_data_out[53]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(mcp1_dec_c6[5]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(data7[45]),
        .O(\mcp1_rx_64_data_out[53]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A8000)) 
    \mcp1_rx_64_data_out[53]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[53]),
        .I4(data7[45]),
        .O(\mcp1_rx_64_data_out[53]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[54]_i_1 
       (.I0(data7[46]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[54]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[54]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[54]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hF0F00010)) 
    \mcp1_rx_64_data_out[54]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(mcp1_dec_c6[6]),
        .O(\mcp1_rx_64_data_out[54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \mcp1_rx_64_data_out[54]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(mcp1_dec_c6[6]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(data7[46]),
        .O(\mcp1_rx_64_data_out[54]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A8000)) 
    \mcp1_rx_64_data_out[54]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[54]),
        .I4(data7[46]),
        .O(\mcp1_rx_64_data_out[54]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
    \mcp1_rx_64_data_out[55]_i_1 
       (.I0(data7[47]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[55]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[55]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[55]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[55]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F00010)) 
    \mcp1_rx_64_data_out[55]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(mcp1_dec_c6[7]),
        .O(\mcp1_rx_64_data_out[55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \mcp1_rx_64_data_out[55]_i_3 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(mcp1_dec_c6[7]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(data7[47]),
        .O(\mcp1_rx_64_data_out[55]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A8000)) 
    \mcp1_rx_64_data_out[55]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[55]),
        .I4(data7[47]),
        .O(\mcp1_rx_64_data_out[55]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h55C5)) 
    \mcp1_rx_64_data_out[56]_i_1 
       (.I0(\mcp1_rx_64_data_out[56]_i_2_n_0 ),
        .I1(data8[48]),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I3(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .O(\mcp1_rx_64_data_out[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01040504ABBFAFAE)) 
    \mcp1_rx_64_data_out[56]_i_2 
       (.I0(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(data8[48]),
        .I3(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I4(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I5(mcp1_dec_c7[0]),
        .O(\mcp1_rx_64_data_out[56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F306)) 
    \mcp1_rx_64_data_out[56]_i_3 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\mcp1_rx_64_data_out[56]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF3CFF69FFFF)) 
    \mcp1_rx_64_data_out[56]_i_4 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[0]),
        .I3(\mcp1_rx_64_data_out[56]_i_5_n_0 ),
        .I4(mcp1_block_field_reg[2]),
        .I5(\mcp1_rx_64_data_out[56]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[56]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF69999F99FFFFF)) 
    \mcp1_rx_64_data_out[56]_i_5 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[3]),
        .O(\mcp1_rx_64_data_out[56]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \mcp1_rx_64_data_out[56]_i_6 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[4]),
        .O(\mcp1_rx_64_data_out[56]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[57]_i_1 
       (.I0(data8[49]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(mcp1_dec_c7[1]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[57]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB88830003000)) 
    \mcp1_rx_64_data_out[57]_i_2 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .I3(mcp1_dec_c7[1]),
        .I4(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I5(data8[49]),
        .O(\mcp1_rx_64_data_out[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[58]_i_1 
       (.I0(data8[50]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(mcp1_dec_c7[2]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[58]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF77FC44FC44FC44)) 
    \mcp1_rx_64_data_out[58]_i_2 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[50]),
        .I4(mcp1_dec_c7[2]),
        .I5(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[59]_i_1 
       (.I0(data8[51]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(mcp1_dec_c7[3]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[59]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF77FC44FC44FC44)) 
    \mcp1_rx_64_data_out[59]_i_2 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[51]),
        .I4(mcp1_dec_c7[3]),
        .I5(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEFE0000EEFEEEFE)) 
    \mcp1_rx_64_data_out[5]_i_1 
       (.I0(\mcp1_rx_64_data_out[5]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[5]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[5]_i_4_n_0 ),
        .I3(\mcp1_rx_64_data_out[5]_i_5_n_0 ),
        .I4(mcp1_block_field_reg[5]),
        .I5(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AFF2A2A08FF0808)) 
    \mcp1_rx_64_data_out[5]_i_2 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[5]_i_6_n_0 ),
        .I3(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I4(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I5(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_64_data_out[5]_i_3 
       (.I0(data2[5]),
        .I1(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAEEEAAAAA)) 
    \mcp1_rx_64_data_out[5]_i_4 
       (.I0(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data2[5]),
        .I4(mcp1_dec_c0[5]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004500405545554)) 
    \mcp1_rx_64_data_out[5]_i_5 
       (.I0(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[5]_i_6_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(data2[5]),
        .I5(mcp1_dec_c0[5]),
        .O(\mcp1_rx_64_data_out[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h8001)) 
    \mcp1_rx_64_data_out[5]_i_6 
       (.I0(data5[27]),
        .I1(data5[24]),
        .I2(data5[26]),
        .I3(data5[25]),
        .O(\mcp1_rx_64_data_out[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[60]_i_1 
       (.I0(data8[52]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(mcp1_dec_c7[4]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[60]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF77FC44FC44FC44)) 
    \mcp1_rx_64_data_out[60]_i_2 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[52]),
        .I4(mcp1_dec_c7[4]),
        .I5(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[61]_i_1 
       (.I0(data8[53]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(mcp1_dec_c7[5]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[61]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF77FC44FC44FC44)) 
    \mcp1_rx_64_data_out[61]_i_2 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[53]),
        .I4(mcp1_dec_c7[5]),
        .I5(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[62]_i_1 
       (.I0(data8[54]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(mcp1_dec_c7[6]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[62]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF77FC44FC44FC44)) 
    \mcp1_rx_64_data_out[62]_i_2 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[54]),
        .I4(mcp1_dec_c7[6]),
        .I5(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \mcp1_rx_64_data_out[63]_i_1 
       (.I0(data8[55]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(mcp1_dec_c7[7]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000012288228)) 
    \mcp1_rx_64_data_out[63]_i_2 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[4]),
        .I5(\mcp1_rx_64_data_out[63]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF77FC44FC44FC44)) 
    \mcp1_rx_64_data_out[63]_i_3 
       (.I0(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I1(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(data8[55]),
        .I4(mcp1_dec_c7[7]),
        .I5(\mcp1_rx_64_data_out[63]_i_6_n_0 ),
        .O(\mcp1_rx_64_data_out[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBDEFEFFDFB7F)) 
    \mcp1_rx_64_data_out[63]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[4]),
        .O(\mcp1_rx_64_data_out[63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008000082000080)) 
    \mcp1_rx_64_data_out[63]_i_5 
       (.I0(\mcp1_rx_64_data_out[63]_i_7_n_0 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[4]),
        .I5(\mcp1_rx_64_data_out[63]_i_8_n_0 ),
        .O(\mcp1_rx_64_data_out[63]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_rx_64_data_out[63]_i_6 
       (.I0(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[63]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h90000C6C03936000)) 
    \mcp1_rx_64_data_out[63]_i_7 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[1]),
        .O(\mcp1_rx_64_data_out[63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_rx_64_data_out[63]_i_8 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[6]),
        .O(\mcp1_rx_64_data_out[63]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBB8B8888)) 
    \mcp1_rx_64_data_out[6]_i_1 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[6]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[6]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[6]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[6]_i_5_n_0 ),
        .O(\mcp1_rx_64_data_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
    \mcp1_rx_64_data_out[6]_i_2 
       (.I0(data5[27]),
        .I1(data5[24]),
        .I2(data5[26]),
        .I3(data5[25]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    \mcp1_rx_64_data_out[6]_i_3 
       (.I0(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAA3FFFF0AA3FFFF)) 
    \mcp1_rx_64_data_out[6]_i_4 
       (.I0(mcp1_dec_c0[6]),
        .I1(\mcp1_rx_64_data_out[6]_i_6_n_0 ),
        .I2(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I3(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(data2[6]),
        .O(\mcp1_rx_64_data_out[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF800F800F8005000)) 
    \mcp1_rx_64_data_out[6]_i_5 
       (.I0(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(data2[6]),
        .I3(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I4(mcp1_dec_c0[6]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mcp1_rx_64_data_out[6]_i_6 
       (.I0(data5[25]),
        .I1(data5[26]),
        .I2(data5[24]),
        .I3(data5[27]),
        .O(\mcp1_rx_64_data_out[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h08FB08FB08FBFBFB)) 
    \mcp1_rx_64_data_out[7]_i_1 
       (.I0(mcp1_block_field_reg[7]),
        .I1(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .I2(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .I3(\mcp1_rx_64_data_out[7]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[7]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000AFFFF777FFFFF)) 
    \mcp1_rx_64_data_out[7]_i_2 
       (.I0(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .I3(mcp1_dec_c0[7]),
        .I4(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .I5(data2[7]),
        .O(\mcp1_rx_64_data_out[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1DFF1D0077004400)) 
    \mcp1_rx_64_data_out[7]_i_3 
       (.I0(mcp1_dec_c0[7]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(data2[7]),
        .I3(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I4(\mcp1_rx_64_data_out[7]_i_4_n_0 ),
        .I5(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mcp1_rx_64_data_out[7]_i_4 
       (.I0(data5[25]),
        .I1(data5[26]),
        .I2(data5[24]),
        .I3(data5[27]),
        .O(\mcp1_rx_64_data_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00E200FFFF)) 
    \mcp1_rx_64_data_out[8]_i_1 
       (.I0(\mcp1_rx_64_data_out[39]_i_5_n_0 ),
        .I1(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I3(data2[0]),
        .I4(\mcp1_rx_64_data_out[8]_i_2_n_0 ),
        .I5(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444700FF17D7FFFF)) 
    \mcp1_rx_64_data_out[8]_i_2 
       (.I0(mcp1_dec_c1[0]),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[56]_i_3_n_0 ),
        .I3(data3[8]),
        .I4(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2AFA2A2AFAFAFAF)) 
    \mcp1_rx_64_data_out[9]_i_1 
       (.I0(data2[1]),
        .I1(\mcp1_rx_64_data_out[30]_i_3_n_0 ),
        .I2(\mcp1_rx_64_data_out[49]_i_2_n_0 ),
        .I3(\mcp1_rx_64_data_out[9]_i_2_n_0 ),
        .I4(\mcp1_rx_64_data_out[49]_i_3_n_0 ),
        .I5(\mcp1_rx_64_data_out[9]_i_3_n_0 ),
        .O(\mcp1_rx_64_data_out[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \mcp1_rx_64_data_out[9]_i_2 
       (.I0(mcp1_dec_c1[1]),
        .I1(\mcp1_rx_64_data_out[31]_i_5_n_0 ),
        .I2(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I3(data2[1]),
        .I4(data3[9]),
        .I5(\mcp1_rx_64_data_out[49]_i_4_n_0 ),
        .O(\mcp1_rx_64_data_out[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h07270FAFFFFFFFFF)) 
    \mcp1_rx_64_data_out[9]_i_3 
       (.I0(\mcp1_rx_64_data_out[29]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out[63]_i_5_n_0 ),
        .I2(data3[9]),
        .I3(\mcp1_rx_64_data_out[15]_i_2_n_0 ),
        .I4(mcp1_dec_c1[1]),
        .I5(\mcp1_rx_64_data_out[63]_i_2_n_0 ),
        .O(\mcp1_rx_64_data_out[9]_i_3_n_0 ));
  FDRE \mcp1_rx_64_data_out_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[0]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [0]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[10] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[10]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [10]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[11] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[11]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [11]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[12] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[12]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [12]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[13] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[13]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [13]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[14] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[14]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [14]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[15] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[15]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [15]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[16] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[16]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [16]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[17] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[17]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [17]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[18] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[18]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [18]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[19] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[19]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [19]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[1]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [1]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[20] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[20]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [20]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[21] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[21]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [21]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[22] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[22]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [22]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[23] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[23]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [23]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[24] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[24]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [24]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[25] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[25]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [25]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[26] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[26]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [26]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[27] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[27]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [27]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[28] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[28]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [28]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[29] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[29]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [29]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[2]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [2]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[30] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[30]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [30]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[31] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[31]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [31]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[32] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[32]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [32]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[33] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[33]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [33]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[34] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[34]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [34]),
        .S(out));
  FDSE \mcp1_rx_64_data_out_reg[35] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[35]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [35]),
        .S(out));
  FDSE \mcp1_rx_64_data_out_reg[36] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[36]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [36]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[37] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[37]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [37]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[38] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[38]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [38]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[39] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[39]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [39]),
        .S(out));
  FDSE \mcp1_rx_64_data_out_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[3]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [3]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[40] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[40]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [40]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[41] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[41]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [41]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[42] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[42]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [42]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[43] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[43]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [43]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[44] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[44]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [44]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[45] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[45]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [45]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[46] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[46]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [46]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[47] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[47]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [47]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[48] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[48]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [48]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[49] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[49]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [49]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[4]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [4]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[50] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[50]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [50]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[51] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[51]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [51]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[52] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[52]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [52]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[53] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[53]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [53]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[54] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[54]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [54]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[55] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[55]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [55]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[56] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[56]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [56]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[57] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[57]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [57]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[58] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[58]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [58]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[59] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[59]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [59]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[5]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [5]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[60] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[60]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [60]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[61] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[61]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [61]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[62] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[62]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [62]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[63] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(\mcp1_rx_64_data_out[63]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [63]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[6]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [6]),
        .R(out));
  FDSE \mcp1_rx_64_data_out_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[7]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [7]),
        .S(out));
  FDRE \mcp1_rx_64_data_out_reg[8] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[8]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [8]),
        .R(out));
  FDRE \mcp1_rx_64_data_out_reg[9] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__7),
        .D(\mcp1_rx_64_data_out[9]_i_1_n_0 ),
        .Q(\mcp1_rx_ebuff_data_reg[63] [9]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[0]),
        .Q(\mcp1_rx_66_enc_reg_reg_n_0_[0] ),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[10]),
        .Q(data2[0]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[11]),
        .Q(data2[1]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[12]),
        .Q(data2[2]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[13]),
        .Q(data2[3]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[14]),
        .Q(data2[4]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[15]),
        .Q(data2[5]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[16]),
        .Q(data2[6]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[17]),
        .Q(data2[7]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[18]),
        .Q(data3[8]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[19]),
        .Q(data3[9]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[1]),
        .Q(\mcp1_rx_66_enc_reg_reg_n_0_[1] ),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[20]),
        .Q(data3[10]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[21]),
        .Q(data3[11]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(Q[22]),
        .Q(data3[12]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[23]),
        .Q(data3[13]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[24]),
        .Q(data3[14]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[25]),
        .Q(data3[15]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[26]),
        .Q(data4[16]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[27]),
        .Q(data4[17]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[28]),
        .Q(data4[18]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[29]),
        .Q(data4[19]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[30]),
        .Q(data4[20]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[31]),
        .Q(data4[21]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[32]),
        .Q(data4[22]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[33]),
        .Q(data4[23]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[34]),
        .Q(data5[24]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[35]),
        .Q(data5[25]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[36]),
        .Q(data5[26]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[37]),
        .Q(data5[27]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[38]),
        .Q(data5[28]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[39]),
        .Q(data5[29]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[40]),
        .Q(data5[30]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[41]),
        .Q(data5[31]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[42]),
        .Q(data6[32]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[43]),
        .Q(data6[33]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[44]),
        .Q(data6[34]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[45]),
        .Q(data6[35]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[46]),
        .Q(data6[36]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[47]),
        .Q(data6[37]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[48]),
        .Q(data6[38]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[49]),
        .Q(data6[39]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[50]),
        .Q(data7[40]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[51]),
        .Q(data7[41]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[52]),
        .Q(data7[42]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[53]),
        .Q(data7[43]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[54]),
        .Q(data7[44]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[55]),
        .Q(data7[45]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[56]),
        .Q(data7[46]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[57]),
        .Q(data7[47]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[58] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[58]),
        .Q(data8[48]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[59] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[59]),
        .Q(data8[49]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[60] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[60]),
        .Q(data8[50]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[61] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[61]),
        .Q(data8[51]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[62] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[62]),
        .Q(data8[52]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[63] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[63]),
        .Q(data8[53]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[64] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[64]),
        .Q(data8[54]),
        .R(out));
  FDRE \mcp1_rx_66_enc_reg_reg[65] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(Q[65]),
        .Q(data8[55]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mcp1_rx_ebuff_ctrl[7]_i_5 
       (.I0(\b_lock_count_reg[19] ),
        .I1(r_type[2]),
        .I2(r_type[0]),
        .O(\mcp1_rx_ebuff_data_reg[0] ));
  LUT5 #(
    .INIT(32'h04040444)) 
    \mcp1_rx_ebuff_ctrl[7]_i_6 
       (.I0(r_type[2]),
        .I1(r_type[0]),
        .I2(\b_lock_count_reg[19] ),
        .I3(r_type_next[0]),
        .I4(r_type_next[2]),
        .O(\mcp1_rx_ebuff_data_reg[56]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mcp1_rx_ebuff_data[56]_i_4 
       (.I0(\b_lock_count_reg[19] ),
        .I1(r_type[2]),
        .I2(r_type[0]),
        .O(\mcp1_rx_ebuff_data_reg[56] ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rx_pcs" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs
   (out,
    b_lock_mod_r_reg,
    \mcp1_state_reg[1] ,
    SR,
    DI,
    gt_slip_int,
    mcp1_ber_test_sh_reg,
    ber_count_inc,
    hiber,
    err_block_count_inc,
    cable_pull,
    b_lock_mod_reg,
    \mcp1_sh_cnt_reg[0] ,
    \mcp1_state_reg[1]_0 ,
    \mcp1_sh_cnt_reg[0]_0 ,
    \FSM_sequential_mcp1_state_reg[2] ,
    pcs_rx_link_up_core_reg_reg,
    \b_lock_count_reg[19] ,
    \mcp1_state_reg[1]_1 ,
    mcp1_b_lock0_out,
    mcp1_b_lock_reg,
    D,
    \mcp1_dec_c1_reg[2] ,
    \mcp1_dec_c2_reg[2] ,
    \mcp1_dec_c0_reg[2] ,
    \mcp1_dec_c6_reg[2] ,
    \mcp1_dec_c7_reg[2] ,
    \mcp1_dec_c5_reg[2] ,
    \mcp1_ctrl_pipe_reg[7] ,
    \mcp1_data_pipe_reg[63] ,
    signal_detect,
    rxusrclk2,
    rxreset_local_reg,
    rxusrclk2_en156_reg_rep__2,
    \mcp1_state_reg[1]_2 ,
    mcp1_b_lock_reg_0,
    \mcp1_state_reg[1]_3 ,
    \FSM_sequential_mcp1_state_reg[1] ,
    \FSM_sequential_mcp1_state_reg[2]_0 ,
    rxusrclk2_en156_reg_rep__9,
    mcp1_b_lock_reg_1,
    Q,
    \outreg_reg[2] ,
    rxusrclk2_en156_reg_rep__9_0,
    \outreg_reg[15] ,
    \outreg_reg[2]_0 ,
    rxusrclk2_en156_reg_rep__5,
    rxusrclk2_en156_reg_rep__9_1,
    rxusrclk2_en156_reg_rep__6,
    rxusrclk2_en156_reg_rep__9_2,
    rxusrclk2_en156_reg_rep__0,
    rxusrclk2_en156_reg_rep__9_3,
    rxusrclk2_en156_reg_rep__9_4,
    rxusrclk2_en156_reg_rep__9_5,
    rxusrclk2_en156_reg_rep__9_6,
    E,
    rxusrclk2_en156_reg_rep__9_7,
    rxusrclk2_en156_reg_rep__9_8);
  output out;
  output b_lock_mod_r_reg;
  output \mcp1_state_reg[1] ;
  output [0:0]SR;
  output [0:0]DI;
  output gt_slip_int;
  output mcp1_ber_test_sh_reg;
  output ber_count_inc;
  output hiber;
  output err_block_count_inc;
  output cable_pull;
  output b_lock_mod_reg;
  output \mcp1_sh_cnt_reg[0] ;
  output \mcp1_state_reg[1]_0 ;
  output \mcp1_sh_cnt_reg[0]_0 ;
  output [2:0]\FSM_sequential_mcp1_state_reg[2] ;
  output pcs_rx_link_up_core_reg_reg;
  output [0:0]\b_lock_count_reg[19] ;
  output \mcp1_state_reg[1]_1 ;
  output mcp1_b_lock0_out;
  output mcp1_b_lock_reg;
  output [0:0]D;
  output [0:0]\mcp1_dec_c1_reg[2] ;
  output [0:0]\mcp1_dec_c2_reg[2] ;
  output [0:0]\mcp1_dec_c0_reg[2] ;
  output [0:0]\mcp1_dec_c6_reg[2] ;
  output [0:0]\mcp1_dec_c7_reg[2] ;
  output [0:0]\mcp1_dec_c5_reg[2] ;
  output [7:0]\mcp1_ctrl_pipe_reg[7] ;
  output [63:0]\mcp1_data_pipe_reg[63] ;
  input signal_detect;
  input rxusrclk2;
  input rxreset_local_reg;
  input [2:0]rxusrclk2_en156_reg_rep__2;
  input \mcp1_state_reg[1]_2 ;
  input mcp1_b_lock_reg_0;
  input \mcp1_state_reg[1]_3 ;
  input \FSM_sequential_mcp1_state_reg[1] ;
  input \FSM_sequential_mcp1_state_reg[2]_0 ;
  input rxusrclk2_en156_reg_rep__9;
  input mcp1_b_lock_reg_1;
  input [65:0]Q;
  input [2:0]\outreg_reg[2] ;
  input rxusrclk2_en156_reg_rep__9_0;
  input [15:0]\outreg_reg[15] ;
  input \outreg_reg[2]_0 ;
  input [2:0]rxusrclk2_en156_reg_rep__5;
  input rxusrclk2_en156_reg_rep__9_1;
  input [1:0]rxusrclk2_en156_reg_rep__6;
  input [0:0]rxusrclk2_en156_reg_rep__9_2;
  input [0:0]rxusrclk2_en156_reg_rep__0;
  input [0:0]rxusrclk2_en156_reg_rep__9_3;
  input [0:0]rxusrclk2_en156_reg_rep__9_4;
  input [0:0]rxusrclk2_en156_reg_rep__9_5;
  input [0:0]rxusrclk2_en156_reg_rep__9_6;
  input [0:0]E;
  input [0:0]rxusrclk2_en156_reg_rep__9_7;
  input [0:0]rxusrclk2_en156_reg_rep__9_8;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_mcp1_state_reg[1] ;
  wire [2:0]\FSM_sequential_mcp1_state_reg[2] ;
  wire \FSM_sequential_mcp1_state_reg[2]_0 ;
  wire [65:0]Q;
  wire [0:0]SR;
  wire [0:0]\b_lock_count_reg[19] ;
  wire b_lock_mod_r_reg;
  wire b_lock_mod_reg;
  wire ber_count_inc;
  wire [7:0]block_field;
  wire cable_pull;
  wire err_block_count_inc;
  wire gt_slip_int;
  wire hiber;
  wire mcp1_b_lock0_out;
  wire mcp1_b_lock_reg;
  wire mcp1_b_lock_reg_0;
  wire mcp1_b_lock_reg_1;
  wire mcp1_ber_test_sh_reg;
  wire [7:0]\mcp1_ctrl_pipe_reg[7] ;
  wire [63:0]\mcp1_data_pipe_reg[63] ;
  wire [0:0]\mcp1_dec_c0_reg[2] ;
  wire [0:0]\mcp1_dec_c1_reg[2] ;
  wire [0:0]\mcp1_dec_c2_reg[2] ;
  wire [0:0]\mcp1_dec_c5_reg[2] ;
  wire [0:0]\mcp1_dec_c6_reg[2] ;
  wire [0:0]\mcp1_dec_c7_reg[2] ;
  wire mcp1_err_block_count_inc_out1;
  wire mcp1_err_block_count_inc_out10_out;
  wire [63:0]mcp1_rx_64_data_out;
  wire \mcp1_sh_cnt_reg[0] ;
  wire \mcp1_sh_cnt_reg[0]_0 ;
  wire \mcp1_state_reg[1] ;
  wire \mcp1_state_reg[1]_0 ;
  wire \mcp1_state_reg[1]_1 ;
  wire \mcp1_state_reg[1]_2 ;
  wire \mcp1_state_reg[1]_3 ;
  wire next_state1;
  wire [15:0]\outreg_reg[15] ;
  wire [2:0]\outreg_reg[2] ;
  wire \outreg_reg[2]_0 ;
  wire pcs_rx_link_up_core_reg_reg;
  wire [1:1]r_type;
  wire [65:2]rx_66_enc;
  wire [65:0]rx_66_enc_reg;
  wire rx_ber_mon_fsm_i_n_6;
  wire rx_block_lock_fsm_i_n_10;
  wire rx_decoder_i_n_0;
  wire rx_decoder_i_n_11;
  wire rx_decoder_i_n_13;
  wire rx_decoder_i_n_14;
  wire rx_decoder_i_n_15;
  wire rx_decoder_i_n_16;
  wire rx_decoder_i_n_17;
  wire rx_decoder_i_n_18;
  wire rx_decoder_i_n_19;
  wire rx_decoder_i_n_2;
  wire rx_decoder_i_n_20;
  wire rx_decoder_i_n_21;
  wire rx_decoder_i_n_22;
  wire rx_decoder_i_n_23;
  wire rx_decoder_i_n_24;
  wire rx_decoder_i_n_25;
  wire rx_decoder_i_n_3;
  wire rx_pcs_fsm_i_n_10;
  wire rx_pcs_fsm_i_n_2;
  wire rx_pcs_fsm_i_n_4;
  wire rx_pcs_fsm_i_n_5;
  wire rx_pcs_fsm_i_n_6;
  wire rx_pcs_fsm_i_n_9;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_1;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire rxreset_3;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_4;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_5;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire rxreset_6;
  wire rxreset_local_reg;
  wire rxusrclk2;
  wire [0:0]rxusrclk2_en156_reg_rep__0;
  wire [2:0]rxusrclk2_en156_reg_rep__2;
  wire [2:0]rxusrclk2_en156_reg_rep__5;
  wire [1:0]rxusrclk2_en156_reg_rep__6;
  wire rxusrclk2_en156_reg_rep__9;
  wire rxusrclk2_en156_reg_rep__9_0;
  wire rxusrclk2_en156_reg_rep__9_1;
  wire [0:0]rxusrclk2_en156_reg_rep__9_2;
  wire [0:0]rxusrclk2_en156_reg_rep__9_3;
  wire [0:0]rxusrclk2_en156_reg_rep__9_4;
  wire [0:0]rxusrclk2_en156_reg_rep__9_5;
  wire [0:0]rxusrclk2_en156_reg_rep__9_6;
  wire [0:0]rxusrclk2_en156_reg_rep__9_7;
  wire [0:0]rxusrclk2_en156_reg_rep__9_8;
  wire sh_valid;
  wire signal_detect;
  wire signal_ok_reg;

  assign out = rxreset_5;
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pcs_descramble pcs_descramble_i
       (.Q(Q[65:2]),
        .SR(rxreset_4),
        .rx_66_enc(rx_66_enc[59:2]),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__2(rxusrclk2_en156_reg_rep__2));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[60]_i_1 
       (.I0(Q[60]),
        .I1(Q[21]),
        .I2(Q[2]),
        .O(rx_66_enc[60]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[61]_i_1 
       (.I0(Q[61]),
        .I1(Q[22]),
        .I2(Q[3]),
        .O(rx_66_enc[61]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[62]_i_1 
       (.I0(Q[62]),
        .I1(Q[23]),
        .I2(Q[4]),
        .O(rx_66_enc[62]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[63]_i_1 
       (.I0(Q[63]),
        .I1(Q[24]),
        .I2(Q[5]),
        .O(rx_66_enc[63]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[64]_i_1 
       (.I0(Q[64]),
        .I1(Q[25]),
        .I2(Q[6]),
        .O(rx_66_enc[64]));
  LUT3 #(
    .INIT(8'h96)) 
    \rx_66_enc_reg[65]_i_1 
       (.I0(Q[65]),
        .I1(Q[26]),
        .I2(Q[7]),
        .O(rx_66_enc[65]));
  FDRE \rx_66_enc_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[0]),
        .D(Q[0]),
        .Q(rx_66_enc_reg[0]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[10]),
        .Q(rx_66_enc_reg[10]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[11]),
        .Q(rx_66_enc_reg[11]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[12]),
        .Q(rx_66_enc_reg[12]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[13]),
        .Q(rx_66_enc_reg[13]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[14]),
        .Q(rx_66_enc_reg[14]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[15]),
        .Q(rx_66_enc_reg[15]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[16]),
        .Q(rx_66_enc_reg[16]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[17]),
        .Q(rx_66_enc_reg[17]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[18]),
        .Q(rx_66_enc_reg[18]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[19]),
        .Q(rx_66_enc_reg[19]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[0]),
        .D(Q[1]),
        .Q(rx_66_enc_reg[1]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[20]),
        .Q(rx_66_enc_reg[20]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[21]),
        .Q(rx_66_enc_reg[21]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[22]),
        .Q(rx_66_enc_reg[22]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[23]),
        .Q(rx_66_enc_reg[23]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[24]),
        .Q(rx_66_enc_reg[24]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[25]),
        .Q(rx_66_enc_reg[25]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[26]),
        .Q(rx_66_enc_reg[26]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[27]),
        .Q(rx_66_enc_reg[27]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[28]),
        .Q(rx_66_enc_reg[28]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[29]),
        .Q(rx_66_enc_reg[29]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[0]),
        .D(rx_66_enc[2]),
        .Q(block_field[0]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[30]),
        .Q(rx_66_enc_reg[30]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[31]),
        .Q(rx_66_enc_reg[31]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[32]),
        .Q(rx_66_enc_reg[32]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[33]),
        .Q(rx_66_enc_reg[33]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[34]),
        .Q(rx_66_enc_reg[34]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[35]),
        .Q(rx_66_enc_reg[35]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[36]),
        .Q(rx_66_enc_reg[36]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[37]),
        .Q(rx_66_enc_reg[37]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[38]),
        .Q(rx_66_enc_reg[38]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[39]),
        .Q(rx_66_enc_reg[39]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[0]),
        .D(rx_66_enc[3]),
        .Q(block_field[1]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[40]),
        .Q(rx_66_enc_reg[40]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[41]),
        .Q(rx_66_enc_reg[41]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[42]),
        .Q(rx_66_enc_reg[42]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[43]),
        .Q(rx_66_enc_reg[43]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[44]),
        .Q(rx_66_enc_reg[44]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[45]),
        .Q(rx_66_enc_reg[45]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[46]),
        .Q(rx_66_enc_reg[46]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[47]),
        .Q(rx_66_enc_reg[47]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[48]),
        .Q(rx_66_enc_reg[48]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[49]),
        .Q(rx_66_enc_reg[49]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[0]),
        .D(rx_66_enc[4]),
        .Q(block_field[2]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[50]),
        .Q(rx_66_enc_reg[50]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[51]),
        .Q(rx_66_enc_reg[51]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[52]),
        .Q(rx_66_enc_reg[52]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[53]),
        .Q(rx_66_enc_reg[53]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[54]),
        .Q(rx_66_enc_reg[54]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[55]),
        .Q(rx_66_enc_reg[55]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[56]),
        .Q(rx_66_enc_reg[56]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[57]),
        .Q(rx_66_enc_reg[57]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[58] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[58]),
        .Q(rx_66_enc_reg[58]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[59] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[2]),
        .D(rx_66_enc[59]),
        .Q(rx_66_enc_reg[59]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[0]),
        .D(rx_66_enc[5]),
        .Q(block_field[3]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[60] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[2]),
        .D(rx_66_enc[60]),
        .Q(rx_66_enc_reg[60]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[61] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[2]),
        .D(rx_66_enc[61]),
        .Q(rx_66_enc_reg[61]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[62] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[2]),
        .D(rx_66_enc[62]),
        .Q(rx_66_enc_reg[62]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[63] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[2]),
        .D(rx_66_enc[63]),
        .Q(rx_66_enc_reg[63]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[64] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[2]),
        .D(rx_66_enc[64]),
        .Q(rx_66_enc_reg[64]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[65] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[2]),
        .D(rx_66_enc[65]),
        .Q(rx_66_enc_reg[65]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[0]),
        .D(rx_66_enc[6]),
        .Q(block_field[4]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[0]),
        .D(rx_66_enc[7]),
        .Q(block_field[5]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[8] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[0]),
        .D(rx_66_enc[8]),
        .Q(block_field[6]),
        .R(1'b0));
  FDRE \rx_66_enc_reg_reg[9] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__5[1]),
        .D(rx_66_enc[9]),
        .Q(block_field[7]),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_ber_mon_fsm rx_ber_mon_fsm_i
       (.\FSM_sequential_mcp1_state_reg[1]_0 (\FSM_sequential_mcp1_state_reg[1] ),
        .\FSM_sequential_mcp1_state_reg[2]_0 (\FSM_sequential_mcp1_state_reg[2] ),
        .\FSM_sequential_mcp1_state_reg[2]_1 (rx_ber_mon_fsm_i_n_6),
        .\FSM_sequential_mcp1_state_reg[2]_2 (\FSM_sequential_mcp1_state_reg[2]_0 ),
        .Q(Q[1:0]),
        .ber_count_inc(ber_count_inc),
        .hiber(hiber),
        .mcp1_b_lock_reg(DI),
        .mcp1_ber_test_sh_reg_0(mcp1_ber_test_sh_reg),
        .out(rxreset_2),
        .\outreg_reg[15] (\outreg_reg[15] ),
        .\outreg_reg[2] (\outreg_reg[2] [2]),
        .rxreset_2_reg(rx_pcs_fsm_i_n_10),
        .rxreset_6_reg(rxreset_6),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__9(rxusrclk2_en156_reg_rep__9),
        .rxusrclk2_en156_reg_rep__9_0(rxusrclk2_en156_reg_rep__9_0),
        .sh_valid(sh_valid));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_block_lock_fsm rx_block_lock_fsm_i
       (.E(E),
        .Q(Q[1:0]),
        .S(rx_block_lock_fsm_i_n_10),
        .SR(SR),
        .\b_lock_count_reg[0] (rx_pcs_fsm_i_n_2),
        .\b_lock_count_reg[3] (DI),
        .gt_slip_int(gt_slip_int),
        .mcp1_b_lock0_out(mcp1_b_lock0_out),
        .mcp1_b_lock_reg_0(mcp1_b_lock_reg),
        .mcp1_b_lock_reg_1(mcp1_b_lock_reg_0),
        .\mcp1_sh_cnt_reg[0]_0 (\mcp1_sh_cnt_reg[0] ),
        .\mcp1_sh_cnt_reg[0]_1 (\mcp1_sh_cnt_reg[0]_0 ),
        .\mcp1_state_reg[1]_0 (\mcp1_state_reg[1] ),
        .\mcp1_state_reg[1]_1 (\mcp1_state_reg[1]_0 ),
        .\mcp1_state_reg[1]_2 (\mcp1_state_reg[1]_1 ),
        .\mcp1_state_reg[1]_3 (\mcp1_state_reg[1]_2 ),
        .\mcp1_state_reg[1]_4 (\mcp1_state_reg[1]_3 ),
        .out(rxreset_1),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__9(rxusrclk2_en156_reg_rep__9_0),
        .sh_valid(sh_valid),
        .signal_ok_reg(signal_ok_reg));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_decoder rx_decoder_i
       (.D(\mcp1_dec_c1_reg[2] ),
        .E({rxusrclk2_en156_reg_rep__5[2],rxusrclk2_en156_reg_rep__6[1]}),
        .\FSM_sequential_mcp1_state_reg[0] (rx_decoder_i_n_14),
        .\FSM_sequential_mcp1_state_reg[0]_0 (rx_decoder_i_n_16),
        .\FSM_sequential_mcp1_state_reg[1] (rx_decoder_i_n_15),
        .\FSM_sequential_mcp1_state_reg[1]_0 (rx_decoder_i_n_17),
        .\FSM_sequential_mcp1_state_reg[2] (rx_decoder_i_n_13),
        .\FSM_sequential_mcp1_state_reg[2]_0 ({rx_pcs_fsm_i_n_4,rx_pcs_fsm_i_n_5,rx_pcs_fsm_i_n_6}),
        .Q({rx_66_enc_reg[65:10],block_field,rx_66_enc_reg[1:0]}),
        .\b_lock_count_reg[19] (r_type),
        .\b_lock_count_reg[19]_0 (rx_decoder_i_n_3),
        .\mcp1_dec_c0_reg[2]_0 (\mcp1_dec_c0_reg[2] ),
        .\mcp1_dec_c2_reg[2]_0 (\mcp1_dec_c2_reg[2] ),
        .\mcp1_dec_c4_reg[2]_0 (D),
        .\mcp1_dec_c5_reg[2]_0 (\mcp1_dec_c5_reg[2] ),
        .\mcp1_dec_c6_reg[2]_0 (\mcp1_dec_c6_reg[2] ),
        .\mcp1_dec_c7_reg[2]_0 (\mcp1_dec_c7_reg[2] ),
        .\mcp1_rx_64_ctrl_out_reg[0]_0 (rx_decoder_i_n_24),
        .\mcp1_rx_64_ctrl_out_reg[4]_0 (rx_decoder_i_n_25),
        .\mcp1_rx_ebuff_ctrl_reg[7] ({rx_decoder_i_n_18,rx_decoder_i_n_19,rx_decoder_i_n_20,rx_decoder_i_n_21,rx_decoder_i_n_22,rx_decoder_i_n_23}),
        .\mcp1_rx_ebuff_data_reg[0] (rx_decoder_i_n_0),
        .\mcp1_rx_ebuff_data_reg[56] (rx_decoder_i_n_2),
        .\mcp1_rx_ebuff_data_reg[56]_0 (rx_decoder_i_n_11),
        .\mcp1_rx_ebuff_data_reg[63] (mcp1_rx_64_data_out),
        .next_state1(next_state1),
        .out(rxreset_5),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg(E),
        .rxusrclk2_en156_reg_rep__0(rxusrclk2_en156_reg_rep__0),
        .rxusrclk2_en156_reg_rep__1(rxusrclk2_en156_reg_rep__2[1:0]),
        .rxusrclk2_en156_reg_rep__7(rxusrclk2_en156_reg_rep__6[0]),
        .rxusrclk2_en156_reg_rep__9(rxusrclk2_en156_reg_rep__9_0),
        .rxusrclk2_en156_reg_rep__9_0(rxusrclk2_en156_reg_rep__9_1),
        .rxusrclk2_en156_reg_rep__9_1(rxusrclk2_en156_reg_rep__9_2),
        .rxusrclk2_en156_reg_rep__9_2(rxusrclk2_en156_reg_rep__9_3),
        .rxusrclk2_en156_reg_rep__9_3(rxusrclk2_en156_reg_rep__9_4),
        .rxusrclk2_en156_reg_rep__9_4(rxusrclk2_en156_reg_rep__9_5),
        .rxusrclk2_en156_reg_rep__9_5(rxusrclk2_en156_reg_rep__9_6),
        .rxusrclk2_en156_reg_rep__9_6(rxusrclk2_en156_reg_rep__9_7),
        .rxusrclk2_en156_reg_rep__9_7(rxusrclk2_en156_reg_rep__9_8));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_fsm rx_pcs_fsm_i
       (.CO(mcp1_err_block_count_inc_out1),
        .\FSM_sequential_mcp1_state_reg[0]_0 (rx_decoder_i_n_16),
        .\FSM_sequential_mcp1_state_reg[1]_0 (rx_decoder_i_n_14),
        .\FSM_sequential_mcp1_state_reg[2]_0 ({rx_pcs_fsm_i_n_4,rx_pcs_fsm_i_n_5,rx_pcs_fsm_i_n_6}),
        .\FSM_sequential_mcp1_state_reg[2]_1 (rx_pcs_fsm_i_n_10),
        .\FSM_sequential_mcp1_state_reg[2]_2 (rx_decoder_i_n_13),
        .S(rx_block_lock_fsm_i_n_10),
        .\b_lock_count_reg[19]_0 (\b_lock_count_reg[19] ),
        .\b_lock_count_reg[3]_0 (rx_pcs_fsm_i_n_2),
        .b_lock_mod_r_reg_0(b_lock_mod_r_reg),
        .b_lock_mod_reg_0(b_lock_mod_reg),
        .cable_pull(cable_pull),
        .hiber(hiber),
        .mcp1_b_lock_reg(mcp1_b_lock_reg_1),
        .mcp1_b_lock_reg_0(DI),
        .\mcp1_ctrl_pipe_reg[7] (\mcp1_ctrl_pipe_reg[7] ),
        .\mcp1_data_pipe_reg[63] (\mcp1_data_pipe_reg[63] ),
        .mcp1_err_block_count_inc_out_reg(rx_pcs_fsm_i_n_9),
        .\mcp1_r_type_reg_reg[0] (rx_decoder_i_n_3),
        .\mcp1_r_type_reg_reg[1] (r_type),
        .\mcp1_r_type_reg_reg[1]_0 (rx_decoder_i_n_2),
        .\mcp1_r_type_reg_reg[1]_1 (rx_decoder_i_n_17),
        .\mcp1_r_type_reg_reg[1]_2 (rx_decoder_i_n_0),
        .\mcp1_r_type_reg_reg[2] (rx_decoder_i_n_11),
        .\mcp1_r_type_reg_reg[2]_0 (rx_decoder_i_n_15),
        .\mcp1_rx_64_ctrl_out_reg[0] (rx_decoder_i_n_24),
        .\mcp1_rx_64_ctrl_out_reg[4] (rx_decoder_i_n_25),
        .\mcp1_rx_64_ctrl_out_reg[7] ({rx_decoder_i_n_18,rx_decoder_i_n_19,rx_decoder_i_n_20,rx_decoder_i_n_21,rx_decoder_i_n_22,rx_decoder_i_n_23}),
        .\mcp1_rx_64_data_out_reg[63] (mcp1_rx_64_data_out),
        .next_state1(next_state1),
        .out(rxreset_6),
        .\outreg_reg[2] (\outreg_reg[2]_0 ),
        .\outreg_reg[2]_0 (\outreg_reg[2] [2]),
        .pcs_rx_link_up_core_reg_reg(pcs_rx_link_up_core_reg_reg),
        .\rx_66_enc_reg_reg[65] (mcp1_err_block_count_inc_out10_out),
        .rxreset_2_reg(rxreset_2),
        .rxreset_6_reg(rx_ber_mon_fsm_i_n_6),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__2({rxusrclk2_en156_reg_rep__2[2],rxusrclk2_en156_reg_rep__2[0]}),
        .rxusrclk2_en156_reg_rep__3(rxusrclk2_en156_reg_rep__5[0]),
        .rxusrclk2_en156_reg_rep__9(rxusrclk2_en156_reg_rep__9_0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_test rx_pcs_test_i
       (.CO(mcp1_err_block_count_inc_out1),
        .E(E),
        .\FSM_sequential_mcp1_state_reg[1] (rx_pcs_fsm_i_n_9),
        .Q({rx_66_enc_reg[65:10],block_field}),
        .SR(rxreset_3),
        .b_lock_mod_reg(b_lock_mod_r_reg),
        .err_block_count_inc(err_block_count_inc),
        .mcp1_ignore_next_mismatch_reg_0(mcp1_err_block_count_inc_out10_out),
        .\outreg_reg[2] (\outreg_reg[2] ),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156_reg_rep__9(rxusrclk2_en156_reg_rep__9_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxreset_local_reg),
        .Q(rxreset_1),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxreset_local_reg),
        .Q(rxreset_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxreset_local_reg),
        .Q(rxreset_3),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_4_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxreset_local_reg),
        .Q(rxreset_4),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_5_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxreset_local_reg),
        .Q(rxreset_5),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxreset_6_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxreset_local_reg),
        .Q(rxreset_6),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_32 synch_signal_ok
       (.SR(SR),
        .out(rxreset_1),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .signal_ok_reg(signal_ok_reg));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_fsm" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_fsm
   (b_lock_mod_r_reg_0,
    cable_pull,
    \b_lock_count_reg[3]_0 ,
    \b_lock_count_reg[19]_0 ,
    \FSM_sequential_mcp1_state_reg[2]_0 ,
    b_lock_mod_reg_0,
    pcs_rx_link_up_core_reg_reg,
    mcp1_err_block_count_inc_out_reg,
    \FSM_sequential_mcp1_state_reg[2]_1 ,
    \mcp1_ctrl_pipe_reg[7] ,
    \mcp1_data_pipe_reg[63] ,
    rxusrclk2,
    out,
    mcp1_b_lock_reg,
    mcp1_b_lock_reg_0,
    hiber,
    \mcp1_rx_64_data_out_reg[63] ,
    S,
    \mcp1_r_type_reg_reg[0] ,
    \mcp1_r_type_reg_reg[1] ,
    CO,
    \rx_66_enc_reg_reg[65] ,
    \outreg_reg[2] ,
    rxusrclk2_en156_reg_rep__9,
    rxreset_2_reg,
    \outreg_reg[2]_0 ,
    \mcp1_r_type_reg_reg[2] ,
    next_state1,
    \mcp1_r_type_reg_reg[1]_0 ,
    \mcp1_r_type_reg_reg[1]_1 ,
    \mcp1_r_type_reg_reg[2]_0 ,
    rxusrclk2_en156_reg_rep__2,
    rxusrclk2_en156_reg_rep__3,
    \FSM_sequential_mcp1_state_reg[2]_2 ,
    rxreset_6_reg,
    \FSM_sequential_mcp1_state_reg[1]_0 ,
    \FSM_sequential_mcp1_state_reg[0]_0 ,
    \mcp1_rx_64_ctrl_out_reg[0] ,
    \mcp1_rx_64_ctrl_out_reg[7] ,
    \mcp1_rx_64_ctrl_out_reg[4] ,
    \mcp1_r_type_reg_reg[1]_2 );
  output b_lock_mod_r_reg_0;
  output cable_pull;
  output \b_lock_count_reg[3]_0 ;
  output [0:0]\b_lock_count_reg[19]_0 ;
  output [2:0]\FSM_sequential_mcp1_state_reg[2]_0 ;
  output b_lock_mod_reg_0;
  output pcs_rx_link_up_core_reg_reg;
  output mcp1_err_block_count_inc_out_reg;
  output \FSM_sequential_mcp1_state_reg[2]_1 ;
  output [7:0]\mcp1_ctrl_pipe_reg[7] ;
  output [63:0]\mcp1_data_pipe_reg[63] ;
  input rxusrclk2;
  input out;
  input mcp1_b_lock_reg;
  input mcp1_b_lock_reg_0;
  input hiber;
  input [63:0]\mcp1_rx_64_data_out_reg[63] ;
  input [0:0]S;
  input \mcp1_r_type_reg_reg[0] ;
  input [0:0]\mcp1_r_type_reg_reg[1] ;
  input [0:0]CO;
  input [0:0]\rx_66_enc_reg_reg[65] ;
  input \outreg_reg[2] ;
  input rxusrclk2_en156_reg_rep__9;
  input rxreset_2_reg;
  input [0:0]\outreg_reg[2]_0 ;
  input \mcp1_r_type_reg_reg[2] ;
  input next_state1;
  input \mcp1_r_type_reg_reg[1]_0 ;
  input \mcp1_r_type_reg_reg[1]_1 ;
  input \mcp1_r_type_reg_reg[2]_0 ;
  input [1:0]rxusrclk2_en156_reg_rep__2;
  input [0:0]rxusrclk2_en156_reg_rep__3;
  input \FSM_sequential_mcp1_state_reg[2]_2 ;
  input rxreset_6_reg;
  input \FSM_sequential_mcp1_state_reg[1]_0 ;
  input \FSM_sequential_mcp1_state_reg[0]_0 ;
  input \mcp1_rx_64_ctrl_out_reg[0] ;
  input [5:0]\mcp1_rx_64_ctrl_out_reg[7] ;
  input \mcp1_rx_64_ctrl_out_reg[4] ;
  input \mcp1_r_type_reg_reg[1]_2 ;

  wire [0:0]CO;
  wire \FSM_sequential_mcp1_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_mcp1_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_mcp1_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_mcp1_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_mcp1_state_reg[0]_0 ;
  wire \FSM_sequential_mcp1_state_reg[1]_0 ;
  (* RTL_KEEP = "yes" *) wire [2:0]\FSM_sequential_mcp1_state_reg[2]_0 ;
  wire \FSM_sequential_mcp1_state_reg[2]_1 ;
  wire \FSM_sequential_mcp1_state_reg[2]_2 ;
  wire [0:0]S;
  wire \b_lock_count[0]_i_1_n_0 ;
  wire \b_lock_count_reg[0]_i_2_n_0 ;
  wire \b_lock_count_reg[0]_i_2_n_1 ;
  wire \b_lock_count_reg[0]_i_2_n_2 ;
  wire \b_lock_count_reg[0]_i_2_n_3 ;
  wire \b_lock_count_reg[0]_i_2_n_4 ;
  wire \b_lock_count_reg[0]_i_2_n_5 ;
  wire \b_lock_count_reg[0]_i_2_n_6 ;
  wire \b_lock_count_reg[0]_i_2_n_7 ;
  wire \b_lock_count_reg[12]_i_1_n_0 ;
  wire \b_lock_count_reg[12]_i_1_n_1 ;
  wire \b_lock_count_reg[12]_i_1_n_2 ;
  wire \b_lock_count_reg[12]_i_1_n_3 ;
  wire \b_lock_count_reg[12]_i_1_n_4 ;
  wire \b_lock_count_reg[12]_i_1_n_5 ;
  wire \b_lock_count_reg[12]_i_1_n_6 ;
  wire \b_lock_count_reg[12]_i_1_n_7 ;
  wire \b_lock_count_reg[16]_i_1_n_1 ;
  wire \b_lock_count_reg[16]_i_1_n_2 ;
  wire \b_lock_count_reg[16]_i_1_n_3 ;
  wire \b_lock_count_reg[16]_i_1_n_4 ;
  wire \b_lock_count_reg[16]_i_1_n_5 ;
  wire \b_lock_count_reg[16]_i_1_n_6 ;
  wire \b_lock_count_reg[16]_i_1_n_7 ;
  wire [0:0]\b_lock_count_reg[19]_0 ;
  wire \b_lock_count_reg[3]_0 ;
  wire \b_lock_count_reg[4]_i_1_n_0 ;
  wire \b_lock_count_reg[4]_i_1_n_1 ;
  wire \b_lock_count_reg[4]_i_1_n_2 ;
  wire \b_lock_count_reg[4]_i_1_n_3 ;
  wire \b_lock_count_reg[4]_i_1_n_4 ;
  wire \b_lock_count_reg[4]_i_1_n_5 ;
  wire \b_lock_count_reg[4]_i_1_n_6 ;
  wire \b_lock_count_reg[4]_i_1_n_7 ;
  wire \b_lock_count_reg[8]_i_1_n_0 ;
  wire \b_lock_count_reg[8]_i_1_n_1 ;
  wire \b_lock_count_reg[8]_i_1_n_2 ;
  wire \b_lock_count_reg[8]_i_1_n_3 ;
  wire \b_lock_count_reg[8]_i_1_n_4 ;
  wire \b_lock_count_reg[8]_i_1_n_5 ;
  wire \b_lock_count_reg[8]_i_1_n_6 ;
  wire \b_lock_count_reg[8]_i_1_n_7 ;
  wire \b_lock_count_reg_n_0_[10] ;
  wire \b_lock_count_reg_n_0_[11] ;
  wire \b_lock_count_reg_n_0_[12] ;
  wire \b_lock_count_reg_n_0_[13] ;
  wire \b_lock_count_reg_n_0_[14] ;
  wire \b_lock_count_reg_n_0_[15] ;
  wire \b_lock_count_reg_n_0_[16] ;
  wire \b_lock_count_reg_n_0_[17] ;
  wire \b_lock_count_reg_n_0_[18] ;
  wire \b_lock_count_reg_n_0_[1] ;
  wire \b_lock_count_reg_n_0_[2] ;
  wire \b_lock_count_reg_n_0_[3] ;
  wire \b_lock_count_reg_n_0_[4] ;
  wire \b_lock_count_reg_n_0_[5] ;
  wire \b_lock_count_reg_n_0_[6] ;
  wire \b_lock_count_reg_n_0_[7] ;
  wire \b_lock_count_reg_n_0_[8] ;
  wire \b_lock_count_reg_n_0_[9] ;
  wire \b_lock_deassert_count[5]_i_1_n_0 ;
  wire \b_lock_deassert_count_reg_n_0_[0] ;
  wire \b_lock_deassert_count_reg_n_0_[1] ;
  wire \b_lock_deassert_count_reg_n_0_[2] ;
  wire \b_lock_deassert_count_reg_n_0_[3] ;
  wire \b_lock_deassert_count_reg_n_0_[4] ;
  wire b_lock_mod_r;
  wire b_lock_mod_r_reg_0;
  wire b_lock_mod_reg_0;
  wire cable_pull;
  wire cable_pull_i_1_n_0;
  wire cable_pull_i_2_n_0;
  wire hiber;
  wire mcp1_b_lock_reg;
  wire mcp1_b_lock_reg_0;
  wire [7:0]\mcp1_ctrl_pipe_reg[7] ;
  wire [63:0]\mcp1_data_pipe_reg[63] ;
  wire mcp1_err_block_count_inc_out_reg;
  wire \mcp1_r_type_reg_reg[0] ;
  wire [0:0]\mcp1_r_type_reg_reg[1] ;
  wire \mcp1_r_type_reg_reg[1]_0 ;
  wire \mcp1_r_type_reg_reg[1]_1 ;
  wire \mcp1_r_type_reg_reg[1]_2 ;
  wire \mcp1_r_type_reg_reg[2] ;
  wire \mcp1_r_type_reg_reg[2]_0 ;
  wire \mcp1_rx_64_ctrl_out_reg[0] ;
  wire \mcp1_rx_64_ctrl_out_reg[4] ;
  wire [5:0]\mcp1_rx_64_ctrl_out_reg[7] ;
  wire [63:0]\mcp1_rx_64_data_out_reg[63] ;
  wire \mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ;
  wire \mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ;
  wire [2:0]next_state;
  wire next_state1;
  wire out;
  wire \outreg_reg[2] ;
  wire [0:0]\outreg_reg[2]_0 ;
  wire p_0_in;
  wire [5:0]p_0_in__2;
  wire p_1_in;
  wire pcs_rx_link_up_core_reg_reg;
  wire [0:0]\rx_66_enc_reg_reg[65] ;
  wire [7:0]rx_ebuff_ctrl_t;
  wire [63:0]rx_ebuff_data_t;
  wire rxreset_2_reg;
  wire rxreset_6_reg;
  wire rxusrclk2;
  wire [1:0]rxusrclk2_en156_reg_rep__2;
  wire [0:0]rxusrclk2_en156_reg_rep__3;
  wire rxusrclk2_en156_reg_rep__9;
  wire sel;
  wire \state_eq_c_count[0]_i_1_n_0 ;
  wire \state_eq_c_count[1]_i_1_n_0 ;
  wire \state_eq_c_count[2]_i_1_n_0 ;
  wire \state_eq_c_count[2]_i_2_n_0 ;
  wire \state_eq_c_count_reg_n_0_[0] ;
  wire \state_eq_c_count_reg_n_0_[1] ;
  wire [3:3]\NLW_b_lock_count_reg[16]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \FSM_sequential_mcp1_state[0]_i_1__0 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I1(rxusrclk2_en156_reg_rep__9),
        .I2(\FSM_sequential_mcp1_state_reg[1]_0 ),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_mcp1_state_reg[0]_0 ),
        .I5(rxreset_6_reg),
        .O(\FSM_sequential_mcp1_state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \FSM_sequential_mcp1_state[1]_i_1__0 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I1(rxusrclk2_en156_reg_rep__9),
        .I2(\FSM_sequential_mcp1_state[1]_i_2__0_n_0 ),
        .I3(rxreset_6_reg),
        .O(\FSM_sequential_mcp1_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5477555510220000)) 
    \FSM_sequential_mcp1_state[1]_i_2__0 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(\mcp1_r_type_reg_reg[1]_1 ),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I4(next_state1),
        .I5(\mcp1_r_type_reg_reg[2]_0 ),
        .O(\FSM_sequential_mcp1_state[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \FSM_sequential_mcp1_state[2]_i_1__0 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(rxusrclk2_en156_reg_rep__9),
        .I2(\FSM_sequential_mcp1_state_reg[2]_2 ),
        .I3(rxreset_6_reg),
        .O(\FSM_sequential_mcp1_state[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \FSM_sequential_mcp1_state[2]_i_4 
       (.I0(rxreset_2_reg),
        .I1(b_lock_mod_r_reg_0),
        .I2(\outreg_reg[2]_0 ),
        .I3(rxusrclk2_en156_reg_rep__9),
        .O(\FSM_sequential_mcp1_state_reg[2]_1 ));
  (* FSM_ENCODED_STATES = "RX_INIT:000,RX_C:011,RX_D:100,RX_T:010,RX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state[0]_i_1__0_n_0 ),
        .Q(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RX_INIT:000,RX_C:011,RX_D:100,RX_T:010,RX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state[1]_i_1__0_n_0 ),
        .Q(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RX_INIT:000,RX_C:011,RX_D:100,RX_T:010,RX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\FSM_sequential_mcp1_state[2]_i_1__0_n_0 ),
        .Q(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111F111)) 
    \b_lock_count[0]_i_1 
       (.I0(\mcp1_r_type_reg_reg[0] ),
        .I1(\mcp1_r_type_reg_reg[1] ),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I5(out),
        .O(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_7 ),
        .Q(\b_lock_count_reg[3]_0 ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  CARRY4 \b_lock_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\b_lock_count_reg[0]_i_2_n_0 ,\b_lock_count_reg[0]_i_2_n_1 ,\b_lock_count_reg[0]_i_2_n_2 ,\b_lock_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mcp1_b_lock_reg_0}),
        .O({\b_lock_count_reg[0]_i_2_n_4 ,\b_lock_count_reg[0]_i_2_n_5 ,\b_lock_count_reg[0]_i_2_n_6 ,\b_lock_count_reg[0]_i_2_n_7 }),
        .S({\b_lock_count_reg_n_0_[3] ,\b_lock_count_reg_n_0_[2] ,\b_lock_count_reg_n_0_[1] ,S}));
  FDRE \b_lock_count_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_5 ),
        .Q(\b_lock_count_reg_n_0_[10] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_4 ),
        .Q(\b_lock_count_reg_n_0_[11] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[12]_i_1_n_7 ),
        .Q(\b_lock_count_reg_n_0_[12] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  CARRY4 \b_lock_count_reg[12]_i_1 
       (.CI(\b_lock_count_reg[8]_i_1_n_0 ),
        .CO({\b_lock_count_reg[12]_i_1_n_0 ,\b_lock_count_reg[12]_i_1_n_1 ,\b_lock_count_reg[12]_i_1_n_2 ,\b_lock_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\b_lock_count_reg[12]_i_1_n_4 ,\b_lock_count_reg[12]_i_1_n_5 ,\b_lock_count_reg[12]_i_1_n_6 ,\b_lock_count_reg[12]_i_1_n_7 }),
        .S({\b_lock_count_reg_n_0_[15] ,\b_lock_count_reg_n_0_[14] ,\b_lock_count_reg_n_0_[13] ,\b_lock_count_reg_n_0_[12] }));
  FDRE \b_lock_count_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[12]_i_1_n_6 ),
        .Q(\b_lock_count_reg_n_0_[13] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[12]_i_1_n_5 ),
        .Q(\b_lock_count_reg_n_0_[14] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[12]_i_1_n_4 ),
        .Q(\b_lock_count_reg_n_0_[15] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[16]_i_1_n_7 ),
        .Q(\b_lock_count_reg_n_0_[16] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  CARRY4 \b_lock_count_reg[16]_i_1 
       (.CI(\b_lock_count_reg[12]_i_1_n_0 ),
        .CO({\NLW_b_lock_count_reg[16]_i_1_CO_UNCONNECTED [3],\b_lock_count_reg[16]_i_1_n_1 ,\b_lock_count_reg[16]_i_1_n_2 ,\b_lock_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\b_lock_count_reg[16]_i_1_n_4 ,\b_lock_count_reg[16]_i_1_n_5 ,\b_lock_count_reg[16]_i_1_n_6 ,\b_lock_count_reg[16]_i_1_n_7 }),
        .S({\b_lock_count_reg[19]_0 ,\b_lock_count_reg_n_0_[18] ,\b_lock_count_reg_n_0_[17] ,\b_lock_count_reg_n_0_[16] }));
  FDRE \b_lock_count_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[16]_i_1_n_6 ),
        .Q(\b_lock_count_reg_n_0_[17] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[16]_i_1_n_5 ),
        .Q(\b_lock_count_reg_n_0_[18] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[16]_i_1_n_4 ),
        .Q(\b_lock_count_reg[19]_0 ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_6 ),
        .Q(\b_lock_count_reg_n_0_[1] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_5 ),
        .Q(\b_lock_count_reg_n_0_[2] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[0]_i_2_n_4 ),
        .Q(\b_lock_count_reg_n_0_[3] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[4]_i_1_n_7 ),
        .Q(\b_lock_count_reg_n_0_[4] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  CARRY4 \b_lock_count_reg[4]_i_1 
       (.CI(\b_lock_count_reg[0]_i_2_n_0 ),
        .CO({\b_lock_count_reg[4]_i_1_n_0 ,\b_lock_count_reg[4]_i_1_n_1 ,\b_lock_count_reg[4]_i_1_n_2 ,\b_lock_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\b_lock_count_reg[4]_i_1_n_4 ,\b_lock_count_reg[4]_i_1_n_5 ,\b_lock_count_reg[4]_i_1_n_6 ,\b_lock_count_reg[4]_i_1_n_7 }),
        .S({\b_lock_count_reg_n_0_[7] ,\b_lock_count_reg_n_0_[6] ,\b_lock_count_reg_n_0_[5] ,\b_lock_count_reg_n_0_[4] }));
  FDRE \b_lock_count_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[4]_i_1_n_6 ),
        .Q(\b_lock_count_reg_n_0_[5] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[4]_i_1_n_5 ),
        .Q(\b_lock_count_reg_n_0_[6] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[4]_i_1_n_4 ),
        .Q(\b_lock_count_reg_n_0_[7] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  FDRE \b_lock_count_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_7 ),
        .Q(\b_lock_count_reg_n_0_[8] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  CARRY4 \b_lock_count_reg[8]_i_1 
       (.CI(\b_lock_count_reg[4]_i_1_n_0 ),
        .CO({\b_lock_count_reg[8]_i_1_n_0 ,\b_lock_count_reg[8]_i_1_n_1 ,\b_lock_count_reg[8]_i_1_n_2 ,\b_lock_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\b_lock_count_reg[8]_i_1_n_4 ,\b_lock_count_reg[8]_i_1_n_5 ,\b_lock_count_reg[8]_i_1_n_6 ,\b_lock_count_reg[8]_i_1_n_7 }),
        .S({\b_lock_count_reg_n_0_[11] ,\b_lock_count_reg_n_0_[10] ,\b_lock_count_reg_n_0_[9] ,\b_lock_count_reg_n_0_[8] }));
  FDRE \b_lock_count_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\b_lock_count_reg[8]_i_1_n_6 ),
        .Q(\b_lock_count_reg_n_0_[9] ),
        .R(\b_lock_count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_lock_deassert_count[0]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[0] ),
        .O(p_0_in__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \b_lock_deassert_count[1]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[0] ),
        .I1(\b_lock_deassert_count_reg_n_0_[1] ),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \b_lock_deassert_count[2]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[2] ),
        .I1(\b_lock_deassert_count_reg_n_0_[1] ),
        .I2(\b_lock_deassert_count_reg_n_0_[0] ),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \b_lock_deassert_count[3]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[3] ),
        .I1(\b_lock_deassert_count_reg_n_0_[0] ),
        .I2(\b_lock_deassert_count_reg_n_0_[1] ),
        .I3(\b_lock_deassert_count_reg_n_0_[2] ),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \b_lock_deassert_count[4]_i_1 
       (.I0(\b_lock_deassert_count_reg_n_0_[4] ),
        .I1(\b_lock_deassert_count_reg_n_0_[2] ),
        .I2(\b_lock_deassert_count_reg_n_0_[1] ),
        .I3(\b_lock_deassert_count_reg_n_0_[0] ),
        .I4(\b_lock_deassert_count_reg_n_0_[3] ),
        .O(p_0_in__2[4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \b_lock_deassert_count[5]_i_1 
       (.I0(out),
        .I1(b_lock_mod_r_reg_0),
        .I2(b_lock_mod_r),
        .O(\b_lock_deassert_count[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_lock_deassert_count[5]_i_2 
       (.I0(p_0_in),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \b_lock_deassert_count[5]_i_3 
       (.I0(\b_lock_deassert_count_reg_n_0_[3] ),
        .I1(\b_lock_deassert_count_reg_n_0_[0] ),
        .I2(\b_lock_deassert_count_reg_n_0_[1] ),
        .I3(\b_lock_deassert_count_reg_n_0_[2] ),
        .I4(\b_lock_deassert_count_reg_n_0_[4] ),
        .O(p_0_in__2[5]));
  FDRE \b_lock_deassert_count_reg[0] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[0]),
        .Q(\b_lock_deassert_count_reg_n_0_[0] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[1] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[1]),
        .Q(\b_lock_deassert_count_reg_n_0_[1] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[2] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[2]),
        .Q(\b_lock_deassert_count_reg_n_0_[2] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[3] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[3]),
        .Q(\b_lock_deassert_count_reg_n_0_[3] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[4] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[4]),
        .Q(\b_lock_deassert_count_reg_n_0_[4] ),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  FDRE \b_lock_deassert_count_reg[5] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(p_0_in__2[5]),
        .Q(p_0_in),
        .R(\b_lock_deassert_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    b_lock_mod_i_2
       (.I0(mcp1_b_lock_reg_0),
        .I1(p_1_in),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I5(p_0_in),
        .O(b_lock_mod_reg_0));
  FDRE b_lock_mod_r_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(b_lock_mod_r_reg_0),
        .Q(b_lock_mod_r),
        .R(1'b0));
  FDRE b_lock_mod_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_b_lock_reg),
        .Q(b_lock_mod_r_reg_0),
        .R(out));
  LUT3 #(
    .INIT(8'hF4)) 
    cable_pull_i_1
       (.I0(\b_lock_count_reg[19]_0 ),
        .I1(cable_pull),
        .I2(cable_pull_i_2_n_0),
        .O(cable_pull_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    cable_pull_i_2
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(p_1_in),
        .I4(mcp1_b_lock_reg_0),
        .O(cable_pull_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cable_pull_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(cable_pull_i_1_n_0),
        .Q(cable_pull),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    mcp1_err_block_count_inc_out_i_2
       (.I0(CO),
        .I1(\rx_66_enc_reg_reg[65] ),
        .I2(\outreg_reg[2] ),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .O(mcp1_err_block_count_inc_out_reg));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_ctrl[0]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_ctrl_out_reg[0] ),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_ctrl_t[0]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[1]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[7] [0]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[1]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[2]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[7] [1]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[2]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[3]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[7] [2]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[3]));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_ctrl[4]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_ctrl_out_reg[4] ),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_ctrl_t[4]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[5]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[7] [3]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[5]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[6]_i_1 
       (.I0(\mcp1_rx_64_ctrl_out_reg[7] [4]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[6]));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \mcp1_rx_ebuff_ctrl[7]_i_1 
       (.I0(out),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I4(rxusrclk2_en156_reg_rep__9),
        .O(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_ctrl[7]_i_2 
       (.I0(\mcp1_rx_64_ctrl_out_reg[7] [5]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_ctrl_t[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0AAE2)) 
    \mcp1_rx_ebuff_ctrl[7]_i_3 
       (.I0(\mcp1_r_type_reg_reg[1]_2 ),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I2(\mcp1_r_type_reg_reg[2] ),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I5(next_state[0]),
        .O(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44FF55FF00AB00AA)) 
    \mcp1_rx_ebuff_ctrl[7]_i_4 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(\mcp1_r_type_reg_reg[1] ),
        .I3(\mcp1_r_type_reg_reg[2] ),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I5(\mcp1_r_type_reg_reg[0] ),
        .O(next_state[2]));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[0]),
        .D(rx_ebuff_ctrl_t[0]),
        .Q(\mcp1_ctrl_pipe_reg[7] [0]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[0]),
        .D(rx_ebuff_ctrl_t[1]),
        .Q(\mcp1_ctrl_pipe_reg[7] [1]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[0]),
        .D(rx_ebuff_ctrl_t[2]),
        .Q(\mcp1_ctrl_pipe_reg[7] [2]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[0]),
        .D(rx_ebuff_ctrl_t[3]),
        .Q(\mcp1_ctrl_pipe_reg[7] [3]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[0]),
        .D(rx_ebuff_ctrl_t[4]),
        .Q(\mcp1_ctrl_pipe_reg[7] [4]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[0]),
        .D(rx_ebuff_ctrl_t[5]),
        .Q(\mcp1_ctrl_pipe_reg[7] [5]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[0]),
        .D(rx_ebuff_ctrl_t[6]),
        .Q(\mcp1_ctrl_pipe_reg[7] [6]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_ctrl_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[0]),
        .D(rx_ebuff_ctrl_t[7]),
        .Q(\mcp1_ctrl_pipe_reg[7] [7]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[0]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out_reg[63] [0]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[0]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[10]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [10]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[10]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[11]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [11]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[11]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[12]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [12]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[12]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[13]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [13]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[13]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[14]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [14]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[14]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[15]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [15]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[15]));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[16]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out_reg[63] [16]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[16]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[17]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [17]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[17]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[18]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [18]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[18]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[19]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [19]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[19]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[1]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [1]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[1]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[20]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [20]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[20]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[21]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [21]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[21]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[22]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [22]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[22]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[23]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [23]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[23]));
  LUT4 #(
    .INIT(16'hEFE1)) 
    \mcp1_rx_ebuff_data[24]_i_1 
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(next_state[2]),
        .I3(\mcp1_rx_64_data_out_reg[63] [24]),
        .O(rx_ebuff_data_t[24]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[25]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [25]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[25]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[26]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [26]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[26]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[27]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [27]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[27]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[28]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [28]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[28]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[29]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [29]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[29]));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[2]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_data_out_reg[63] [2]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[2]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[30]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [30]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[30]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[31]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [31]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[31]));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[32]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out_reg[63] [32]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[32]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[33]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [33]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[33]));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[34]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_data_out_reg[63] [34]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[34]));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[35]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_data_out_reg[63] [35]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[35]));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[36]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_data_out_reg[63] [36]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[36]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[37]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [37]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[37]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[38]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [38]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[38]));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[39]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_data_out_reg[63] [39]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[39]));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[3]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_data_out_reg[63] [3]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[40]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out_reg[63] [40]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[40]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[41]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [41]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[41]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[42]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [42]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[42]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[43]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [43]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[43]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[44]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [44]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[44]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[45]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [45]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[45]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[46]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [46]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[46]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[47]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [47]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[47]));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[48]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out_reg[63] [48]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[48]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[49]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [49]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[49]));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[4]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_data_out_reg[63] [4]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[4]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[50]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [50]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[50]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[51]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [51]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[51]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[52]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [52]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[52]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[53]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [53]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[53]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[54]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [54]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[54]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[55]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [55]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[55]));
  LUT4 #(
    .INIT(16'hEFE1)) 
    \mcp1_rx_ebuff_data[56]_i_1 
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(next_state[2]),
        .I3(\mcp1_rx_64_data_out_reg[63] [56]),
        .O(rx_ebuff_data_t[56]));
  LUT5 #(
    .INIT(32'hF5F5B0A0)) 
    \mcp1_rx_ebuff_data[56]_i_2 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(next_state1),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I4(\mcp1_r_type_reg_reg[1]_0 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'hB0A0B0A0B0A0F4F5)) 
    \mcp1_rx_ebuff_data[56]_i_3 
       (.I0(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I2(\mcp1_r_type_reg_reg[2] ),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I4(\mcp1_r_type_reg_reg[1] ),
        .I5(\mcp1_r_type_reg_reg[0] ),
        .O(next_state[1]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[57]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [57]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[57]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[58]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [58]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[58]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[59]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [59]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[59]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[5]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [5]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[5]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[60]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [60]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[60]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[61]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [61]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[61]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[62]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [62]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[62]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[63]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [63]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[63]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[6]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [6]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[6]));
  LUT3 #(
    .INIT(8'hEF)) 
    \mcp1_rx_ebuff_data[7]_i_1 
       (.I0(next_state[2]),
        .I1(\mcp1_rx_64_data_out_reg[63] [7]),
        .I2(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .O(rx_ebuff_data_t[7]));
  LUT3 #(
    .INIT(8'h08)) 
    \mcp1_rx_ebuff_data[8]_i_1 
       (.I0(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I1(\mcp1_rx_64_data_out_reg[63] [8]),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[8]));
  LUT3 #(
    .INIT(8'h38)) 
    \mcp1_rx_ebuff_data[9]_i_1 
       (.I0(\mcp1_rx_64_data_out_reg[63] [9]),
        .I1(\mcp1_rx_ebuff_ctrl[7]_i_3_n_0 ),
        .I2(next_state[2]),
        .O(rx_ebuff_data_t[9]));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[0] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[0]),
        .Q(\mcp1_data_pipe_reg[63] [0]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[10] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[10]),
        .Q(\mcp1_data_pipe_reg[63] [10]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[11] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[11]),
        .Q(\mcp1_data_pipe_reg[63] [11]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[12] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[12]),
        .Q(\mcp1_data_pipe_reg[63] [12]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[13] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[13]),
        .Q(\mcp1_data_pipe_reg[63] [13]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[14] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[14]),
        .Q(\mcp1_data_pipe_reg[63] [14]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[15] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[15]),
        .Q(\mcp1_data_pipe_reg[63] [15]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[16] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[16]),
        .Q(\mcp1_data_pipe_reg[63] [16]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[17] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[17]),
        .Q(\mcp1_data_pipe_reg[63] [17]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[18] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[18]),
        .Q(\mcp1_data_pipe_reg[63] [18]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[19] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[19]),
        .Q(\mcp1_data_pipe_reg[63] [19]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[1] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[1]),
        .Q(\mcp1_data_pipe_reg[63] [1]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[20] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[20]),
        .Q(\mcp1_data_pipe_reg[63] [20]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[21] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[21]),
        .Q(\mcp1_data_pipe_reg[63] [21]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[22] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[22]),
        .Q(\mcp1_data_pipe_reg[63] [22]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[23] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[23]),
        .Q(\mcp1_data_pipe_reg[63] [23]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[24] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[24]),
        .Q(\mcp1_data_pipe_reg[63] [24]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[25] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[25]),
        .Q(\mcp1_data_pipe_reg[63] [25]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[26] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[26]),
        .Q(\mcp1_data_pipe_reg[63] [26]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[27] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[27]),
        .Q(\mcp1_data_pipe_reg[63] [27]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[28] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[28]),
        .Q(\mcp1_data_pipe_reg[63] [28]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[29] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[29]),
        .Q(\mcp1_data_pipe_reg[63] [29]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[2] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[2]),
        .Q(\mcp1_data_pipe_reg[63] [2]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[30] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[30]),
        .Q(\mcp1_data_pipe_reg[63] [30]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[31] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[31]),
        .Q(\mcp1_data_pipe_reg[63] [31]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[32] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[32]),
        .Q(\mcp1_data_pipe_reg[63] [32]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[33] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[33]),
        .Q(\mcp1_data_pipe_reg[63] [33]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[34] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[34]),
        .Q(\mcp1_data_pipe_reg[63] [34]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[35] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[35]),
        .Q(\mcp1_data_pipe_reg[63] [35]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[36] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[36]),
        .Q(\mcp1_data_pipe_reg[63] [36]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[37] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[37]),
        .Q(\mcp1_data_pipe_reg[63] [37]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[38] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[38]),
        .Q(\mcp1_data_pipe_reg[63] [38]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[39] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[39]),
        .Q(\mcp1_data_pipe_reg[63] [39]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[3] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[3]),
        .Q(\mcp1_data_pipe_reg[63] [3]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[40] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[40]),
        .Q(\mcp1_data_pipe_reg[63] [40]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[41] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[41]),
        .Q(\mcp1_data_pipe_reg[63] [41]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[42] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[42]),
        .Q(\mcp1_data_pipe_reg[63] [42]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[43] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[43]),
        .Q(\mcp1_data_pipe_reg[63] [43]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[44] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[44]),
        .Q(\mcp1_data_pipe_reg[63] [44]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[45] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[45]),
        .Q(\mcp1_data_pipe_reg[63] [45]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[46] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[46]),
        .Q(\mcp1_data_pipe_reg[63] [46]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[47] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[47]),
        .Q(\mcp1_data_pipe_reg[63] [47]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[48] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[48]),
        .Q(\mcp1_data_pipe_reg[63] [48]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[49] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[49]),
        .Q(\mcp1_data_pipe_reg[63] [49]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[4] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[4]),
        .Q(\mcp1_data_pipe_reg[63] [4]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[50] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[50]),
        .Q(\mcp1_data_pipe_reg[63] [50]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[51] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[51]),
        .Q(\mcp1_data_pipe_reg[63] [51]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[52] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[52]),
        .Q(\mcp1_data_pipe_reg[63] [52]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[53] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[53]),
        .Q(\mcp1_data_pipe_reg[63] [53]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[54] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[54]),
        .Q(\mcp1_data_pipe_reg[63] [54]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[55] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[55]),
        .Q(\mcp1_data_pipe_reg[63] [55]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[56] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[56]),
        .Q(\mcp1_data_pipe_reg[63] [56]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[57] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[57]),
        .Q(\mcp1_data_pipe_reg[63] [57]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[58] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[58]),
        .Q(\mcp1_data_pipe_reg[63] [58]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[59] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[59]),
        .Q(\mcp1_data_pipe_reg[63] [59]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[5] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[5]),
        .Q(\mcp1_data_pipe_reg[63] [5]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[60] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[60]),
        .Q(\mcp1_data_pipe_reg[63] [60]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[61] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[61]),
        .Q(\mcp1_data_pipe_reg[63] [61]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[62] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[62]),
        .Q(\mcp1_data_pipe_reg[63] [62]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[63] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__3),
        .D(rx_ebuff_data_t[63]),
        .Q(\mcp1_data_pipe_reg[63] [63]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[6] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[6]),
        .Q(\mcp1_data_pipe_reg[63] [6]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[7] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[7]),
        .Q(\mcp1_data_pipe_reg[63] [7]),
        .S(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[8] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[8]),
        .Q(\mcp1_data_pipe_reg[63] [8]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mcp1_rx_ebuff_data_reg[9] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_reg_rep__2[1]),
        .D(rx_ebuff_data_t[9]),
        .Q(\mcp1_data_pipe_reg[63] [9]),
        .R(\mcp1_rx_ebuff_ctrl[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    pcs_rx_link_up_core_reg_i_1
       (.I0(b_lock_mod_r_reg_0),
        .I1(hiber),
        .O(pcs_rx_link_up_core_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000009000)) 
    \state_eq_c_count[0]_i_1 
       (.I0(\state_eq_c_count_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I5(out),
        .O(\state_eq_c_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h009A)) 
    \state_eq_c_count[1]_i_1 
       (.I0(\state_eq_c_count_reg_n_0_[1] ),
        .I1(p_1_in),
        .I2(\state_eq_c_count_reg_n_0_[0] ),
        .I3(\state_eq_c_count[2]_i_2_n_0 ),
        .O(\state_eq_c_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \state_eq_c_count[2]_i_1 
       (.I0(p_1_in),
        .I1(\state_eq_c_count_reg_n_0_[1] ),
        .I2(\state_eq_c_count_reg_n_0_[0] ),
        .I3(\state_eq_c_count[2]_i_2_n_0 ),
        .O(\state_eq_c_count[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \state_eq_c_count[2]_i_2 
       (.I0(out),
        .I1(\FSM_sequential_mcp1_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_mcp1_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_mcp1_state_reg[2]_0 [0]),
        .O(\state_eq_c_count[2]_i_2_n_0 ));
  FDRE \state_eq_c_count_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\state_eq_c_count[0]_i_1_n_0 ),
        .Q(\state_eq_c_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \state_eq_c_count_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\state_eq_c_count[1]_i_1_n_0 ),
        .Q(\state_eq_c_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \state_eq_c_count_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\state_eq_c_count[2]_i_1_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_test" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rx_pcs_test
   (CO,
    mcp1_ignore_next_mismatch_reg_0,
    err_block_count_inc,
    Q,
    rxusrclk2,
    \outreg_reg[2] ,
    SR,
    \FSM_sequential_mcp1_state_reg[1] ,
    rxusrclk2_en156_reg_rep__9,
    b_lock_mod_reg,
    E);
  output [0:0]CO;
  output [0:0]mcp1_ignore_next_mismatch_reg_0;
  output err_block_count_inc;
  input [63:0]Q;
  input rxusrclk2;
  input [2:0]\outreg_reg[2] ;
  input [0:0]SR;
  input \FSM_sequential_mcp1_state_reg[1] ;
  input rxusrclk2_en156_reg_rep__9;
  input b_lock_mod_reg;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]E;
  wire \FSM_sequential_mcp1_state_reg[1] ;
  wire [63:0]Q;
  wire [0:0]SR;
  wire b_lock_mod_reg;
  wire err_block_count_inc;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire \mcp1_block_count[6]_i_2_n_0 ;
  wire [6:0]mcp1_block_count_reg__0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_1_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_2_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_3_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_i_4_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_n_0;
  wire mcp1_err_block_count_inc_out1_carry__0_n_1;
  wire mcp1_err_block_count_inc_out1_carry__0_n_2;
  wire mcp1_err_block_count_inc_out1_carry__0_n_3;
  wire mcp1_err_block_count_inc_out1_carry__1_i_1_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_i_2_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_i_3_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_i_4_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_n_0;
  wire mcp1_err_block_count_inc_out1_carry__1_n_1;
  wire mcp1_err_block_count_inc_out1_carry__1_n_2;
  wire mcp1_err_block_count_inc_out1_carry__1_n_3;
  wire mcp1_err_block_count_inc_out1_carry__2_i_1_n_0;
  wire mcp1_err_block_count_inc_out1_carry__2_i_2_n_0;
  wire mcp1_err_block_count_inc_out1_carry__2_i_3_n_0;
  wire mcp1_err_block_count_inc_out1_carry__2_i_4_n_0;
  wire mcp1_err_block_count_inc_out1_carry__2_n_0;
  wire mcp1_err_block_count_inc_out1_carry__2_n_1;
  wire mcp1_err_block_count_inc_out1_carry__2_n_2;
  wire mcp1_err_block_count_inc_out1_carry__2_n_3;
  wire mcp1_err_block_count_inc_out1_carry__3_i_1_n_0;
  wire mcp1_err_block_count_inc_out1_carry__3_i_2_n_0;
  wire mcp1_err_block_count_inc_out1_carry__3_i_3_n_0;
  wire mcp1_err_block_count_inc_out1_carry__3_i_4_n_0;
  wire mcp1_err_block_count_inc_out1_carry__3_n_0;
  wire mcp1_err_block_count_inc_out1_carry__3_n_1;
  wire mcp1_err_block_count_inc_out1_carry__3_n_2;
  wire mcp1_err_block_count_inc_out1_carry__3_n_3;
  wire mcp1_err_block_count_inc_out1_carry__4_i_1_n_0;
  wire mcp1_err_block_count_inc_out1_carry__4_n_3;
  wire mcp1_err_block_count_inc_out1_carry_i_1_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_2_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_3_n_0;
  wire mcp1_err_block_count_inc_out1_carry_i_4_n_0;
  wire mcp1_err_block_count_inc_out1_carry_n_0;
  wire mcp1_err_block_count_inc_out1_carry_n_1;
  wire mcp1_err_block_count_inc_out1_carry_n_2;
  wire mcp1_err_block_count_inc_out1_carry_n_3;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_1 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_2 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_3 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_1 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_2 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_3 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_1 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_2 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_3 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_1 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_2 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_3 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_n_3 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_1 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_2 ;
  wire \mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_3 ;
  wire mcp1_err_block_count_inc_out_i_1_n_0;
  wire mcp1_ignore_next_mismatch;
  wire mcp1_ignore_next_mismatch_i_1_n_0;
  wire mcp1_ignore_next_mismatch_i_2_n_0;
  wire mcp1_ignore_next_mismatch_i_3_n_0;
  wire mcp1_ignore_next_mismatch_i_4_n_0;
  wire [0:0]mcp1_ignore_next_mismatch_reg_0;
  wire [2:0]\outreg_reg[2] ;
  wire [6:0]p_0_in__1;
  wire rxusrclk2;
  wire rxusrclk2_en156_reg_rep__9;
  wire [3:0]NLW_mcp1_err_block_count_inc_out1_carry_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_err_block_count_inc_out1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_err_block_count_inc_out1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_err_block_count_inc_out1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_err_block_count_inc_out1_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_mcp1_err_block_count_inc_out1_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_mcp1_err_block_count_inc_out1_carry__4_O_UNCONNECTED;
  wire [3:0]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_O_UNCONNECTED ;
  wire [3:2]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_1__0
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[23]),
        .O(i__carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2__0
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(i__carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3__0
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[15]),
        .O(i__carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .O(i__carry__0_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_1__0
       (.I0(Q[33]),
        .I1(Q[35]),
        .I2(Q[34]),
        .O(i__carry__1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2__0
       (.I0(Q[32]),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(i__carry__1_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3__0
       (.I0(Q[29]),
        .I1(Q[27]),
        .I2(Q[28]),
        .O(i__carry__1_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0000001E)) 
    i__carry__1_i_4__0
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(Q[24]),
        .I3(Q[26]),
        .I4(Q[25]),
        .O(i__carry__1_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__2_i_1__0
       (.I0(Q[46]),
        .I1(Q[47]),
        .I2(Q[45]),
        .O(i__carry__2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__2_i_2__0
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .O(i__carry__2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__2_i_3__0
       (.I0(Q[41]),
        .I1(Q[39]),
        .I2(Q[40]),
        .O(i__carry__2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__2_i_4
       (.I0(Q[37]),
        .I1(Q[38]),
        .I2(Q[36]),
        .O(i__carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__3_i_1
       (.I0(Q[58]),
        .I1(Q[59]),
        .I2(Q[57]),
        .O(i__carry__3_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000001E)) 
    i__carry__3_i_2
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(Q[56]),
        .I3(Q[54]),
        .I4(Q[55]),
        .O(i__carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__3_i_3
       (.I0(Q[53]),
        .I1(Q[51]),
        .I2(Q[52]),
        .O(i__carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__3_i_4
       (.I0(Q[50]),
        .I1(Q[48]),
        .I2(Q[49]),
        .O(i__carry__3_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(Q[63]),
        .O(i__carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__4_i_2
       (.I0(Q[62]),
        .I1(Q[60]),
        .I2(Q[61]),
        .O(i__carry__4_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__0
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[11]),
        .O(i__carry_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0000001E)) 
    i__carry_i_2__0
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(i__carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0000001E)) 
    i__carry_i_3__0
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(i__carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h00001118)) 
    i__carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\outreg_reg[2] [1]),
        .I3(\outreg_reg[2] [0]),
        .I4(Q[1]),
        .O(i__carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mcp1_block_count[0]_i_1 
       (.I0(mcp1_block_count_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mcp1_block_count[1]_i_1 
       (.I0(mcp1_block_count_reg__0[0]),
        .I1(mcp1_block_count_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \mcp1_block_count[2]_i_1 
       (.I0(mcp1_block_count_reg__0[2]),
        .I1(mcp1_block_count_reg__0[1]),
        .I2(mcp1_block_count_reg__0[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mcp1_block_count[3]_i_1 
       (.I0(mcp1_block_count_reg__0[3]),
        .I1(mcp1_block_count_reg__0[0]),
        .I2(mcp1_block_count_reg__0[1]),
        .I3(mcp1_block_count_reg__0[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mcp1_block_count[4]_i_1 
       (.I0(mcp1_block_count_reg__0[4]),
        .I1(mcp1_block_count_reg__0[2]),
        .I2(mcp1_block_count_reg__0[1]),
        .I3(mcp1_block_count_reg__0[0]),
        .I4(mcp1_block_count_reg__0[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mcp1_block_count[5]_i_1 
       (.I0(mcp1_block_count_reg__0[5]),
        .I1(mcp1_block_count_reg__0[3]),
        .I2(mcp1_block_count_reg__0[0]),
        .I3(mcp1_block_count_reg__0[1]),
        .I4(mcp1_block_count_reg__0[2]),
        .I5(mcp1_block_count_reg__0[4]),
        .O(p_0_in__1[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \mcp1_block_count[6]_i_1 
       (.I0(mcp1_block_count_reg__0[6]),
        .I1(\mcp1_block_count[6]_i_2_n_0 ),
        .I2(mcp1_block_count_reg__0[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mcp1_block_count[6]_i_2 
       (.I0(mcp1_block_count_reg__0[4]),
        .I1(mcp1_block_count_reg__0[2]),
        .I2(mcp1_block_count_reg__0[1]),
        .I3(mcp1_block_count_reg__0[0]),
        .I4(mcp1_block_count_reg__0[3]),
        .O(\mcp1_block_count[6]_i_2_n_0 ));
  FDRE \mcp1_block_count_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[0]),
        .Q(mcp1_block_count_reg__0[0]),
        .R(SR));
  FDRE \mcp1_block_count_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(mcp1_block_count_reg__0[1]),
        .R(SR));
  FDRE \mcp1_block_count_reg[2] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(mcp1_block_count_reg__0[2]),
        .R(SR));
  FDRE \mcp1_block_count_reg[3] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(mcp1_block_count_reg__0[3]),
        .R(SR));
  FDRE \mcp1_block_count_reg[4] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[4]),
        .Q(mcp1_block_count_reg__0[4]),
        .R(SR));
  FDRE \mcp1_block_count_reg[5] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[5]),
        .Q(mcp1_block_count_reg__0[5]),
        .R(SR));
  FDRE \mcp1_block_count_reg[6] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[6]),
        .Q(mcp1_block_count_reg__0[6]),
        .R(SR));
  CARRY4 mcp1_err_block_count_inc_out1_carry
       (.CI(1'b0),
        .CO({mcp1_err_block_count_inc_out1_carry_n_0,mcp1_err_block_count_inc_out1_carry_n_1,mcp1_err_block_count_inc_out1_carry_n_2,mcp1_err_block_count_inc_out1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_err_block_count_inc_out1_carry_O_UNCONNECTED[3:0]),
        .S({mcp1_err_block_count_inc_out1_carry_i_1_n_0,mcp1_err_block_count_inc_out1_carry_i_2_n_0,mcp1_err_block_count_inc_out1_carry_i_3_n_0,mcp1_err_block_count_inc_out1_carry_i_4_n_0}));
  CARRY4 mcp1_err_block_count_inc_out1_carry__0
       (.CI(mcp1_err_block_count_inc_out1_carry_n_0),
        .CO({mcp1_err_block_count_inc_out1_carry__0_n_0,mcp1_err_block_count_inc_out1_carry__0_n_1,mcp1_err_block_count_inc_out1_carry__0_n_2,mcp1_err_block_count_inc_out1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_err_block_count_inc_out1_carry__0_O_UNCONNECTED[3:0]),
        .S({mcp1_err_block_count_inc_out1_carry__0_i_1_n_0,mcp1_err_block_count_inc_out1_carry__0_i_2_n_0,mcp1_err_block_count_inc_out1_carry__0_i_3_n_0,mcp1_err_block_count_inc_out1_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_1
       (.I0(Q[21]),
        .I1(Q[22]),
        .I2(Q[23]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_2
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_3
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[15]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__0_i_4
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .O(mcp1_err_block_count_inc_out1_carry__0_i_4_n_0));
  CARRY4 mcp1_err_block_count_inc_out1_carry__1
       (.CI(mcp1_err_block_count_inc_out1_carry__0_n_0),
        .CO({mcp1_err_block_count_inc_out1_carry__1_n_0,mcp1_err_block_count_inc_out1_carry__1_n_1,mcp1_err_block_count_inc_out1_carry__1_n_2,mcp1_err_block_count_inc_out1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_err_block_count_inc_out1_carry__1_O_UNCONNECTED[3:0]),
        .S({mcp1_err_block_count_inc_out1_carry__1_i_1_n_0,mcp1_err_block_count_inc_out1_carry__1_i_2_n_0,mcp1_err_block_count_inc_out1_carry__1_i_3_n_0,mcp1_err_block_count_inc_out1_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__1_i_1
       (.I0(Q[33]),
        .I1(Q[35]),
        .I2(Q[34]),
        .O(mcp1_err_block_count_inc_out1_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__1_i_2
       (.I0(Q[32]),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(mcp1_err_block_count_inc_out1_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__1_i_3
       (.I0(Q[29]),
        .I1(Q[27]),
        .I2(Q[28]),
        .O(mcp1_err_block_count_inc_out1_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h88800008)) 
    mcp1_err_block_count_inc_out1_carry__1_i_4
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(\outreg_reg[2] [0]),
        .I3(\outreg_reg[2] [1]),
        .I4(Q[24]),
        .O(mcp1_err_block_count_inc_out1_carry__1_i_4_n_0));
  CARRY4 mcp1_err_block_count_inc_out1_carry__2
       (.CI(mcp1_err_block_count_inc_out1_carry__1_n_0),
        .CO({mcp1_err_block_count_inc_out1_carry__2_n_0,mcp1_err_block_count_inc_out1_carry__2_n_1,mcp1_err_block_count_inc_out1_carry__2_n_2,mcp1_err_block_count_inc_out1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_err_block_count_inc_out1_carry__2_O_UNCONNECTED[3:0]),
        .S({mcp1_err_block_count_inc_out1_carry__2_i_1_n_0,mcp1_err_block_count_inc_out1_carry__2_i_2_n_0,mcp1_err_block_count_inc_out1_carry__2_i_3_n_0,mcp1_err_block_count_inc_out1_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__2_i_1
       (.I0(Q[45]),
        .I1(Q[47]),
        .I2(Q[46]),
        .O(mcp1_err_block_count_inc_out1_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__2_i_2
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[44]),
        .O(mcp1_err_block_count_inc_out1_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__2_i_3
       (.I0(Q[41]),
        .I1(Q[39]),
        .I2(Q[40]),
        .O(mcp1_err_block_count_inc_out1_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__2_i_4
       (.I0(Q[37]),
        .I1(Q[38]),
        .I2(Q[36]),
        .O(mcp1_err_block_count_inc_out1_carry__2_i_4_n_0));
  CARRY4 mcp1_err_block_count_inc_out1_carry__3
       (.CI(mcp1_err_block_count_inc_out1_carry__2_n_0),
        .CO({mcp1_err_block_count_inc_out1_carry__3_n_0,mcp1_err_block_count_inc_out1_carry__3_n_1,mcp1_err_block_count_inc_out1_carry__3_n_2,mcp1_err_block_count_inc_out1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_err_block_count_inc_out1_carry__3_O_UNCONNECTED[3:0]),
        .S({mcp1_err_block_count_inc_out1_carry__3_i_1_n_0,mcp1_err_block_count_inc_out1_carry__3_i_2_n_0,mcp1_err_block_count_inc_out1_carry__3_i_3_n_0,mcp1_err_block_count_inc_out1_carry__3_i_4_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__3_i_1
       (.I0(Q[58]),
        .I1(Q[59]),
        .I2(Q[57]),
        .O(mcp1_err_block_count_inc_out1_carry__3_i_1_n_0));
  LUT5 #(
    .INIT(32'h88800008)) 
    mcp1_err_block_count_inc_out1_carry__3_i_2
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(\outreg_reg[2] [0]),
        .I3(\outreg_reg[2] [1]),
        .I4(Q[56]),
        .O(mcp1_err_block_count_inc_out1_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__3_i_3
       (.I0(Q[53]),
        .I1(Q[51]),
        .I2(Q[52]),
        .O(mcp1_err_block_count_inc_out1_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__3_i_4
       (.I0(Q[50]),
        .I1(Q[48]),
        .I2(Q[49]),
        .O(mcp1_err_block_count_inc_out1_carry__3_i_4_n_0));
  CARRY4 mcp1_err_block_count_inc_out1_carry__4
       (.CI(mcp1_err_block_count_inc_out1_carry__3_n_0),
        .CO({NLW_mcp1_err_block_count_inc_out1_carry__4_CO_UNCONNECTED[3:2],CO,mcp1_err_block_count_inc_out1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_mcp1_err_block_count_inc_out1_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,Q[63],mcp1_err_block_count_inc_out1_carry__4_i_1_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry__4_i_1
       (.I0(Q[61]),
        .I1(Q[62]),
        .I2(Q[60]),
        .O(mcp1_err_block_count_inc_out1_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mcp1_err_block_count_inc_out1_carry_i_1
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[10]),
        .O(mcp1_err_block_count_inc_out1_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h88800008)) 
    mcp1_err_block_count_inc_out1_carry_i_2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(\outreg_reg[2] [0]),
        .I3(\outreg_reg[2] [1]),
        .I4(Q[6]),
        .O(mcp1_err_block_count_inc_out1_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hE1000000)) 
    mcp1_err_block_count_inc_out1_carry_i_3
       (.I0(\outreg_reg[2] [0]),
        .I1(\outreg_reg[2] [1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(mcp1_err_block_count_inc_out1_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h88800004)) 
    mcp1_err_block_count_inc_out1_carry_i_4
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\outreg_reg[2] [0]),
        .I3(\outreg_reg[2] [1]),
        .I4(Q[0]),
        .O(mcp1_err_block_count_inc_out1_carry_i_4_n_0));
  CARRY4 \mcp1_err_block_count_inc_out1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_1 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_2 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \mcp1_err_block_count_inc_out1_inferred__0/i__carry__0 
       (.CI(\mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0 ),
        .CO({\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_1 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_2 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \mcp1_err_block_count_inc_out1_inferred__0/i__carry__1 
       (.CI(\mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0 ),
        .CO({\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_1 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_2 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  CARRY4 \mcp1_err_block_count_inc_out1_inferred__0/i__carry__2 
       (.CI(\mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0 ),
        .CO({\mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_1 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_2 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4_n_0}));
  CARRY4 \mcp1_err_block_count_inc_out1_inferred__0/i__carry__3 
       (.CI(\mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0 ),
        .CO({\mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_1 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_2 ,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_O_UNCONNECTED [3:0]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  CARRY4 \mcp1_err_block_count_inc_out1_inferred__0/i__carry__4 
       (.CI(\mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0 ),
        .CO({\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_CO_UNCONNECTED [3:2],mcp1_ignore_next_mismatch_reg_0,\mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_mcp1_err_block_count_inc_out1_inferred__0/i__carry__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__4_i_1_n_0,i__carry__4_i_2_n_0}));
  LUT5 #(
    .INIT(32'h00004540)) 
    mcp1_err_block_count_inc_out_i_1
       (.I0(SR),
        .I1(\FSM_sequential_mcp1_state_reg[1] ),
        .I2(rxusrclk2_en156_reg_rep__9),
        .I3(err_block_count_inc),
        .I4(mcp1_ignore_next_mismatch_i_3_n_0),
        .O(mcp1_err_block_count_inc_out_i_1_n_0));
  FDRE mcp1_err_block_count_inc_out_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_err_block_count_inc_out_i_1_n_0),
        .Q(err_block_count_inc),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    mcp1_ignore_next_mismatch_i_1
       (.I0(mcp1_ignore_next_mismatch_i_2_n_0),
        .I1(mcp1_ignore_next_mismatch),
        .I2(mcp1_ignore_next_mismatch_i_3_n_0),
        .I3(SR),
        .O(mcp1_ignore_next_mismatch_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    mcp1_ignore_next_mismatch_i_2
       (.I0(mcp1_block_count_reg__0[5]),
        .I1(rxusrclk2_en156_reg_rep__9),
        .I2(mcp1_block_count_reg__0[2]),
        .I3(mcp1_block_count_reg__0[3]),
        .I4(mcp1_ignore_next_mismatch_i_4_n_0),
        .O(mcp1_ignore_next_mismatch_i_2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mcp1_ignore_next_mismatch_i_3
       (.I0(CO),
        .I1(mcp1_ignore_next_mismatch_reg_0),
        .I2(\outreg_reg[2] [2]),
        .I3(b_lock_mod_reg),
        .I4(mcp1_ignore_next_mismatch),
        .I5(rxusrclk2_en156_reg_rep__9),
        .O(mcp1_ignore_next_mismatch_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mcp1_ignore_next_mismatch_i_4
       (.I0(mcp1_block_count_reg__0[1]),
        .I1(mcp1_block_count_reg__0[0]),
        .I2(mcp1_block_count_reg__0[6]),
        .I3(mcp1_block_count_reg__0[4]),
        .O(mcp1_ignore_next_mismatch_i_4_n_0));
  FDRE mcp1_ignore_next_mismatch_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_ignore_next_mismatch_i_1_n_0),
        .Q(mcp1_ignore_next_mismatch),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rxratecounter" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rxratecounter
   (out,
    E,
    \mcp1_rx_ebuff_data_reg[0] ,
    \mcp1_dec_c0_reg[7] ,
    \mcp1_rx_66_enc_reg_reg[65] ,
    \mcp1_rx_66_enc_reg_reg[22] ,
    \mcp1_rx_66_raw_reg[65] ,
    \mcp1_dec_c2_reg[7] ,
    \mcp1_r_type_next_reg_reg[2] ,
    SR,
    \mcp1_dec_c1_reg[7] ,
    \mcp1_dec_c4_reg[7] ,
    \mcp1_dec_c6_reg[7] ,
    \mcp1_dec_c7_reg[7] ,
    \mcp1_dec_c5_reg[7] ,
    \mcp1_dec_c2_reg[7]_0 ,
    \mcp1_rx_66_raw_reg[65]_0 ,
    rxusrclk2,
    rxdatavalid,
    rxheadervalid,
    rxreset_5_reg,
    D,
    DecodeWord0,
    DecodeWord3,
    DecodeWord5,
    DecodeWord6,
    \rx_66_enc_reg_reg[46] ,
    DecodeWord1,
    Q);
  output out;
  output [0:0]E;
  output [2:0]\mcp1_rx_ebuff_data_reg[0] ;
  output [0:0]\mcp1_dec_c0_reg[7] ;
  output [2:0]\mcp1_rx_66_enc_reg_reg[65] ;
  output [1:0]\mcp1_rx_66_enc_reg_reg[22] ;
  output [0:0]\mcp1_rx_66_raw_reg[65] ;
  output \mcp1_dec_c2_reg[7] ;
  output \mcp1_r_type_next_reg_reg[2] ;
  output [0:0]SR;
  output [0:0]\mcp1_dec_c1_reg[7] ;
  output [0:0]\mcp1_dec_c4_reg[7] ;
  output [0:0]\mcp1_dec_c6_reg[7] ;
  output [0:0]\mcp1_dec_c7_reg[7] ;
  output [0:0]\mcp1_dec_c5_reg[7] ;
  output [0:0]\mcp1_dec_c2_reg[7]_0 ;
  output [65:0]\mcp1_rx_66_raw_reg[65]_0 ;
  input rxusrclk2;
  input rxdatavalid;
  input rxheadervalid;
  input rxreset_5_reg;
  input [0:0]D;
  input [0:0]DecodeWord0;
  input [0:0]DecodeWord3;
  input [0:0]DecodeWord5;
  input [0:0]DecodeWord6;
  input [0:0]\rx_66_enc_reg_reg[46] ;
  input [0:0]DecodeWord1;
  input [33:0]Q;

  wire [0:0]D;
  wire [0:0]DecodeWord0;
  wire [0:0]DecodeWord1;
  wire [0:0]DecodeWord3;
  wire [0:0]DecodeWord5;
  wire [0:0]DecodeWord6;
  wire [0:0]E;
  wire [33:0]Q;
  wire [0:0]SR;
  wire [0:0]\mcp1_dec_c0_reg[7] ;
  wire [0:0]\mcp1_dec_c1_reg[7] ;
  wire \mcp1_dec_c2_reg[7] ;
  wire [0:0]\mcp1_dec_c2_reg[7]_0 ;
  wire [0:0]\mcp1_dec_c4_reg[7] ;
  wire [0:0]\mcp1_dec_c5_reg[7] ;
  wire [0:0]\mcp1_dec_c6_reg[7] ;
  wire [0:0]\mcp1_dec_c7_reg[7] ;
  wire \mcp1_r_type_next_reg_reg[2] ;
  wire [1:0]\mcp1_rx_66_enc_reg_reg[22] ;
  wire [2:0]\mcp1_rx_66_enc_reg_reg[65] ;
  wire [0:0]\mcp1_rx_66_raw_reg[65] ;
  wire [65:0]\mcp1_rx_66_raw_reg[65]_0 ;
  wire [2:0]\mcp1_rx_ebuff_data_reg[0] ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire [0:0]\rx_66_enc_reg_reg[46] ;
  wire rx_66_out_reg0;
  wire rxdatavalid;
  wire rxheadervalid;
  wire rxreset_5_reg;
  wire rxusrclk2;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire rxusrclk2_en156_dup1_reg_n_0;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire rxusrclk2_en156_dup2_reg_n_0;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* equivalent_register_removal = "no" *) wire rxusrclk2_en156_dup3_reg_n_0;
  wire rxusrclk2_en156_i_1_n_0;

  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE eq_rxusrclk2_en156_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c0[7]_i_1 
       (.I0(\mcp1_dec_c2_reg[7] ),
        .I1(D),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c1[7]_i_1 
       (.I0(\mcp1_dec_c2_reg[7] ),
        .I1(DecodeWord0),
        .O(\mcp1_dec_c1_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c2[7]_i_1 
       (.I0(\mcp1_dec_c2_reg[7] ),
        .I1(DecodeWord1),
        .O(\mcp1_dec_c2_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c4[7]_i_1 
       (.I0(\mcp1_dec_c2_reg[7] ),
        .I1(DecodeWord3),
        .O(\mcp1_dec_c4_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c5[7]_i_1 
       (.I0(\mcp1_dec_c2_reg[7] ),
        .I1(\rx_66_enc_reg_reg[46] ),
        .O(\mcp1_dec_c5_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c6[7]_i_1 
       (.I0(\mcp1_dec_c2_reg[7] ),
        .I1(DecodeWord5),
        .O(\mcp1_dec_c6_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \mcp1_dec_c7[7]_i_1 
       (.I0(\mcp1_dec_c2_reg[7] ),
        .I1(DecodeWord6),
        .O(\mcp1_dec_c7_reg[7] ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcp1_r_type_next_reg[2]_i_6 
       (.I0(\mcp1_dec_c2_reg[7] ),
        .I1(rxreset_5_reg),
        .O(\mcp1_r_type_next_reg_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    \rx_66_out[33]_i_1 
       (.I0(rxdatavalid),
        .I1(rxheadervalid),
        .O(rx_66_out_reg0));
  FDRE \rx_66_out_reg[0] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[0]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [0]),
        .R(1'b0));
  FDRE \rx_66_out_reg[10] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[10]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [10]),
        .R(1'b0));
  FDRE \rx_66_out_reg[11] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[11]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [11]),
        .R(1'b0));
  FDRE \rx_66_out_reg[12] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[12]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [12]),
        .R(1'b0));
  FDRE \rx_66_out_reg[13] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[13]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [13]),
        .R(1'b0));
  FDRE \rx_66_out_reg[14] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[14]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [14]),
        .R(1'b0));
  FDRE \rx_66_out_reg[15] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[15]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [15]),
        .R(1'b0));
  FDRE \rx_66_out_reg[16] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[16]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [16]),
        .R(1'b0));
  FDRE \rx_66_out_reg[17] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[17]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [17]),
        .R(1'b0));
  FDRE \rx_66_out_reg[18] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[18]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [18]),
        .R(1'b0));
  FDRE \rx_66_out_reg[19] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[19]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [19]),
        .R(1'b0));
  FDRE \rx_66_out_reg[1] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[1]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [1]),
        .R(1'b0));
  FDRE \rx_66_out_reg[20] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[20]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [20]),
        .R(1'b0));
  FDRE \rx_66_out_reg[21] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[21]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [21]),
        .R(1'b0));
  FDRE \rx_66_out_reg[22] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[22]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [22]),
        .R(1'b0));
  FDRE \rx_66_out_reg[23] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[23]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [23]),
        .R(1'b0));
  FDRE \rx_66_out_reg[24] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[24]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [24]),
        .R(1'b0));
  FDRE \rx_66_out_reg[25] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[25]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [25]),
        .R(1'b0));
  FDRE \rx_66_out_reg[26] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[26]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [26]),
        .R(1'b0));
  FDRE \rx_66_out_reg[27] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[27]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [27]),
        .R(1'b0));
  FDRE \rx_66_out_reg[28] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[28]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [28]),
        .R(1'b0));
  FDRE \rx_66_out_reg[29] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[29]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [29]),
        .R(1'b0));
  FDRE \rx_66_out_reg[2] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[2]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [2]),
        .R(1'b0));
  FDRE \rx_66_out_reg[30] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[30]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [30]),
        .R(1'b0));
  FDRE \rx_66_out_reg[31] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[31]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [31]),
        .R(1'b0));
  FDRE \rx_66_out_reg[32] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[32]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [32]),
        .R(1'b0));
  FDRE \rx_66_out_reg[33] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[33]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [33]),
        .R(1'b0));
  FDRE \rx_66_out_reg[34] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[2]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [34]),
        .R(1'b0));
  FDRE \rx_66_out_reg[35] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[3]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [35]),
        .R(1'b0));
  FDRE \rx_66_out_reg[36] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[4]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [36]),
        .R(1'b0));
  FDRE \rx_66_out_reg[37] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[5]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [37]),
        .R(1'b0));
  FDRE \rx_66_out_reg[38] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[6]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [38]),
        .R(1'b0));
  FDRE \rx_66_out_reg[39] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[7]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [39]),
        .R(1'b0));
  FDRE \rx_66_out_reg[3] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[3]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [3]),
        .R(1'b0));
  FDRE \rx_66_out_reg[40] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[8]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [40]),
        .R(1'b0));
  FDRE \rx_66_out_reg[41] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[9]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [41]),
        .R(1'b0));
  FDRE \rx_66_out_reg[42] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[10]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [42]),
        .R(1'b0));
  FDRE \rx_66_out_reg[43] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[11]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [43]),
        .R(1'b0));
  FDRE \rx_66_out_reg[44] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[12]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [44]),
        .R(1'b0));
  FDRE \rx_66_out_reg[45] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[13]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [45]),
        .R(1'b0));
  FDRE \rx_66_out_reg[46] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[14]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [46]),
        .R(1'b0));
  FDRE \rx_66_out_reg[47] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[15]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [47]),
        .R(1'b0));
  FDRE \rx_66_out_reg[48] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[16]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [48]),
        .R(1'b0));
  FDRE \rx_66_out_reg[49] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[17]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [49]),
        .R(1'b0));
  FDRE \rx_66_out_reg[4] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[4]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [4]),
        .R(1'b0));
  FDRE \rx_66_out_reg[50] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[18]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [50]),
        .R(1'b0));
  FDRE \rx_66_out_reg[51] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[19]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [51]),
        .R(1'b0));
  FDRE \rx_66_out_reg[52] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[20]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [52]),
        .R(1'b0));
  FDRE \rx_66_out_reg[53] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[21]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [53]),
        .R(1'b0));
  FDRE \rx_66_out_reg[54] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[22]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [54]),
        .R(1'b0));
  FDRE \rx_66_out_reg[55] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[23]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [55]),
        .R(1'b0));
  FDRE \rx_66_out_reg[56] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[24]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [56]),
        .R(1'b0));
  FDRE \rx_66_out_reg[57] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[25]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [57]),
        .R(1'b0));
  FDRE \rx_66_out_reg[58] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[26]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [58]),
        .R(1'b0));
  FDRE \rx_66_out_reg[59] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[27]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [59]),
        .R(1'b0));
  FDRE \rx_66_out_reg[5] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[5]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [5]),
        .R(1'b0));
  FDRE \rx_66_out_reg[60] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[28]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [60]),
        .R(1'b0));
  FDRE \rx_66_out_reg[61] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[29]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [61]),
        .R(1'b0));
  FDRE \rx_66_out_reg[62] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[30]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [62]),
        .R(1'b0));
  FDRE \rx_66_out_reg[63] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[31]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [63]),
        .R(1'b0));
  FDRE \rx_66_out_reg[64] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[32]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [64]),
        .R(1'b0));
  FDRE \rx_66_out_reg[65] 
       (.C(rxusrclk2),
        .CE(rxusrclk2_en156_i_1_n_0),
        .D(Q[33]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [65]),
        .R(1'b0));
  FDRE \rx_66_out_reg[6] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[6]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [6]),
        .R(1'b0));
  FDRE \rx_66_out_reg[7] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[7]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [7]),
        .R(1'b0));
  FDRE \rx_66_out_reg[8] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[8]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [8]),
        .R(1'b0));
  FDRE \rx_66_out_reg[9] 
       (.C(rxusrclk2),
        .CE(rx_66_out_reg0),
        .D(Q[9]),
        .Q(\mcp1_rx_66_raw_reg[65]_0 [9]),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxusrclk2_en156_dup1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(rxusrclk2_en156_dup1_reg_n_0),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxusrclk2_en156_dup2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(rxusrclk2_en156_dup2_reg_n_0),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE rxusrclk2_en156_dup3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(rxusrclk2_en156_dup3_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    rxusrclk2_en156_i_1
       (.I0(rxdatavalid),
        .I1(rxheadervalid),
        .O(rxusrclk2_en156_i_1_n_0));
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(E),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_rx_ebuff_data_reg[0] [0]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__0
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_dec_c0_reg[7] ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__1
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_rx_ebuff_data_reg[0] [1]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__2
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_rx_ebuff_data_reg[0] [2]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__3
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_rx_66_enc_reg_reg[65] [0]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__4
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_rx_66_enc_reg_reg[65] [1]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__5
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_rx_66_enc_reg_reg[65] [2]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__6
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_rx_66_enc_reg_reg[22] [1]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__7
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_rx_66_enc_reg_reg[22] [0]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__8
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_rx_66_raw_reg[65] ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
  FDRE rxusrclk2_en156_reg_rep__9
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxusrclk2_en156_i_1_n_0),
        .Q(\mcp1_dec_c2_reg[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync
   (pcs_error_block_count_control_core_int,
    rxusrclk2,
    coreclk,
    rxreset_rxusrclk2,
    rxusrclk2_en156_reg_rep__9,
    rx_test_mode_int_reg,
    err_block_count_inc);
  output pcs_error_block_count_control_core_int;
  input rxusrclk2;
  input coreclk;
  input rxreset_rxusrclk2;
  input rxusrclk2_en156_reg_rep__9;
  input rx_test_mode_int_reg;
  input err_block_count_inc;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire err_block_count_inc;
  wire mcp1_counter_1_i_1__0_n_0;
  wire mcp1_counter_1_reg_n_0;
  wire mcp1_counter_2_i_1__0_n_0;
  wire mcp1_counter_2_reg_n_0;
  wire mcp1_counter_3_i_1__0_n_0;
  wire mcp1_counter_3_reg_n_0;
  wire pcs_error_block_count_control_core_int;
  wire psynch_1_n_1;
  wire rx_test_mode_int_reg;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire rxusrclk2_en156_reg_rep__9;

  FDRE counter_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(counter_out0),
        .Q(pcs_error_block_count_control_core_int),
        .R(1'b0));
  FDRE counter_sync_extra_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(psynch_1_n_1),
        .Q(counter_sync_extra),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h55550020)) 
    mcp1_counter_1_i_1__0
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(mcp1_counter_2_reg_n_0),
        .I4(mcp1_counter_1_reg_n_0),
        .O(mcp1_counter_1_i_1__0_n_0));
  FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_i_1__0_n_0),
        .Q(mcp1_counter_1_reg_n_0),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h55552000)) 
    mcp1_counter_2_i_1__0
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(mcp1_counter_1_reg_n_0),
        .I4(mcp1_counter_2_reg_n_0),
        .O(mcp1_counter_2_i_1__0_n_0));
  FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_i_1__0_n_0),
        .Q(mcp1_counter_2_reg_n_0),
        .R(rxreset_rxusrclk2));
  LUT5 #(
    .INIT(32'h55552000)) 
    mcp1_counter_3_i_1__0
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(mcp1_counter_2_reg_n_0),
        .I4(mcp1_counter_3_reg_n_0),
        .O(mcp1_counter_3_i_1__0_n_0));
  FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_i_1__0_n_0),
        .Q(mcp1_counter_3_reg_n_0),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_36 psynch_1
       (.coreclk(coreclk),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .counter_sync_extra_reg(psynch_1_n_1),
        .mcp1_counter_1_reg(mcp1_counter_1_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_37 psynch_2
       (.coreclk(coreclk),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .mcp1_counter_2_reg(mcp1_counter_2_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_38 psynch_3
       (.coreclk(coreclk),
        .counter_sync_3(counter_sync_3),
        .mcp1_counter_3_reg(mcp1_counter_3_reg_n_0),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync_23
   (pcs_ber_count_control_core_int,
    rxusrclk2,
    coreclk,
    rxreset_rxusrclk2,
    rxusrclk2_en156_reg_rep__9,
    ber_count_inc);
  output pcs_ber_count_control_core_int;
  input rxusrclk2;
  input coreclk;
  input rxreset_rxusrclk2;
  input rxusrclk2_en156_reg_rep__9;
  input ber_count_inc;

  wire ber_count_inc;
  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire mcp1_counter_1_i_1_n_0;
  wire mcp1_counter_1_reg_n_0;
  wire mcp1_counter_2_i_1_n_0;
  wire mcp1_counter_2_reg_n_0;
  wire mcp1_counter_3_i_1_n_0;
  wire mcp1_counter_3_reg_n_0;
  wire pcs_ber_count_control_core_int;
  wire psynch_1_n_1;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire rxusrclk2_en156_reg_rep__9;

  FDRE counter_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(counter_out0),
        .Q(pcs_ber_count_control_core_int),
        .R(1'b0));
  FDRE counter_sync_extra_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(psynch_1_n_1),
        .Q(counter_sync_extra),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h5508)) 
    mcp1_counter_1_i_1
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(ber_count_inc),
        .I2(mcp1_counter_2_reg_n_0),
        .I3(mcp1_counter_1_reg_n_0),
        .O(mcp1_counter_1_i_1_n_0));
  FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_i_1_n_0),
        .Q(mcp1_counter_1_reg_n_0),
        .R(rxreset_rxusrclk2));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h5580)) 
    mcp1_counter_2_i_1
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(ber_count_inc),
        .I2(mcp1_counter_1_reg_n_0),
        .I3(mcp1_counter_2_reg_n_0),
        .O(mcp1_counter_2_i_1_n_0));
  FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_i_1_n_0),
        .Q(mcp1_counter_2_reg_n_0),
        .R(rxreset_rxusrclk2));
  LUT4 #(
    .INIT(16'h5580)) 
    mcp1_counter_3_i_1
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(ber_count_inc),
        .I2(mcp1_counter_2_reg_n_0),
        .I3(mcp1_counter_3_reg_n_0),
        .O(mcp1_counter_3_i_1_n_0));
  FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_i_1_n_0),
        .Q(mcp1_counter_3_reg_n_0),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_33 psynch_1
       (.coreclk(coreclk),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .counter_sync_extra_reg(psynch_1_n_1),
        .mcp1_counter_1_reg(mcp1_counter_1_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_34 psynch_2
       (.coreclk(coreclk),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .mcp1_counter_2_reg(mcp1_counter_2_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_35 psynch_3
       (.coreclk(coreclk),
        .counter_sync_3(counter_sync_3),
        .mcp1_counter_3_reg(mcp1_counter_3_reg_n_0),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_rxusrclk2_coreclk_counter_resync_26
   (pcs_test_pattern_error_count_control_core_int,
    rxusrclk2,
    coreclk,
    rxreset_rxusrclk2,
    rxusrclk2_en156_reg_rep__9,
    rx_test_mode_int_reg,
    err_block_count_inc,
    \outreg_reg[3] );
  output pcs_test_pattern_error_count_control_core_int;
  input rxusrclk2;
  input coreclk;
  input rxreset_rxusrclk2;
  input rxusrclk2_en156_reg_rep__9;
  input rx_test_mode_int_reg;
  input err_block_count_inc;
  input [0:0]\outreg_reg[3] ;

  wire coreclk;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire err_block_count_inc;
  wire mcp1_counter_1_i_1__1_n_0;
  wire mcp1_counter_1_reg_n_0;
  wire mcp1_counter_2_i_1__1_n_0;
  wire mcp1_counter_2_reg_n_0;
  wire mcp1_counter_3_i_1__1_n_0;
  wire mcp1_counter_3_reg_n_0;
  wire [0:0]\outreg_reg[3] ;
  wire pcs_test_pattern_error_count_control_core_int;
  wire psynch_1_n_1;
  wire rx_test_mode_int_reg;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire rxusrclk2_en156_reg_rep__9;

  FDRE counter_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(counter_out0),
        .Q(pcs_test_pattern_error_count_control_core_int),
        .R(1'b0));
  FDRE counter_sync_extra_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(psynch_1_n_1),
        .Q(counter_sync_extra),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555500000080)) 
    mcp1_counter_1_i_1__1
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(\outreg_reg[3] ),
        .I4(mcp1_counter_2_reg_n_0),
        .I5(mcp1_counter_1_reg_n_0),
        .O(mcp1_counter_1_i_1__1_n_0));
  FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_1_i_1__1_n_0),
        .Q(mcp1_counter_1_reg_n_0),
        .R(rxreset_rxusrclk2));
  LUT6 #(
    .INIT(64'h5555555500800000)) 
    mcp1_counter_2_i_1__1
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(\outreg_reg[3] ),
        .I4(mcp1_counter_1_reg_n_0),
        .I5(mcp1_counter_2_reg_n_0),
        .O(mcp1_counter_2_i_1__1_n_0));
  FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_2_i_1__1_n_0),
        .Q(mcp1_counter_2_reg_n_0),
        .R(rxreset_rxusrclk2));
  LUT6 #(
    .INIT(64'h5555555500800000)) 
    mcp1_counter_3_i_1__1
       (.I0(rxusrclk2_en156_reg_rep__9),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(\outreg_reg[3] ),
        .I4(mcp1_counter_2_reg_n_0),
        .I5(mcp1_counter_3_reg_n_0),
        .O(mcp1_counter_3_i_1__1_n_0));
  FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_counter_3_i_1__1_n_0),
        .Q(mcp1_counter_3_reg_n_0),
        .R(rxreset_rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer psynch_1
       (.coreclk(coreclk),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .counter_sync_extra_reg(psynch_1_n_1),
        .mcp1_counter_1_reg(mcp1_counter_1_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_27 psynch_2
       (.coreclk(coreclk),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .mcp1_counter_2_reg(mcp1_counter_2_reg_n_0),
        .rxusrclk2(rxusrclk2));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pulse_synchronizer_28 psynch_3
       (.coreclk(coreclk),
        .counter_sync_3(counter_sync_3),
        .mcp1_counter_3_reg(mcp1_counter_3_reg_n_0),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_seq_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_seq_detect
   (D,
    \mcp1_rx_ebuff_ctrl_reg[3] ,
    Q);
  output [0:0]D;
  input [3:0]\mcp1_rx_ebuff_ctrl_reg[3] ;
  input [7:0]Q;

  wire [0:0]D;
  wire [7:0]Q;
  wire comp_0__0;
  wire comp_1__0;
  wire comp_2__0;
  wire [3:0]\mcp1_rx_ebuff_ctrl_reg[3] ;
  wire muxcyo_0;
  wire muxcyo_1;
  wire [3:3]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_S_UNCONNECTED;

  LUT4 #(
    .INIT(16'h1000)) 
    comp_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(comp_0__0));
  LUT4 #(
    .INIT(16'h1000)) 
    comp_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .O(comp_1__0));
  LUT4 #(
    .INIT(16'h0010)) 
    comp_2
       (.I0(\mcp1_rx_ebuff_ctrl_reg[3] [3]),
        .I1(\mcp1_rx_ebuff_ctrl_reg[3] [2]),
        .I2(\mcp1_rx_ebuff_ctrl_reg[3] [0]),
        .I3(\mcp1_rx_ebuff_ctrl_reg[3] [1]),
        .O(comp_2__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[3],D,muxcyo_1,muxcyo_0}),
        .CYINIT(1'b1),
        .DI({NLW_muxcy_i0_CARRY4_DI_UNCONNECTED[3],1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i0_CARRY4_S_UNCONNECTED[3],comp_2__0,comp_1__0,comp_0__0}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_seq_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_seq_detect_52
   (D,
    \mcp1_rx_ebuff_ctrl_reg[7] ,
    Q);
  output [0:0]D;
  input [3:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  input [7:0]Q;

  wire [0:0]D;
  wire [7:0]Q;
  wire comp_0__0;
  wire comp_1__0;
  wire comp_2__0;
  wire [3:0]\mcp1_rx_ebuff_ctrl_reg[7] ;
  wire muxcyo_0;
  wire muxcyo_1;
  wire [3:3]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_S_UNCONNECTED;

  LUT4 #(
    .INIT(16'h1000)) 
    comp_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(comp_0__0));
  LUT4 #(
    .INIT(16'h1000)) 
    comp_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .O(comp_1__0));
  LUT4 #(
    .INIT(16'h0010)) 
    comp_2
       (.I0(\mcp1_rx_ebuff_ctrl_reg[7] [3]),
        .I1(\mcp1_rx_ebuff_ctrl_reg[7] [2]),
        .I2(\mcp1_rx_ebuff_ctrl_reg[7] [0]),
        .I3(\mcp1_rx_ebuff_ctrl_reg[7] [1]),
        .O(comp_2__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[3],D,muxcyo_1,muxcyo_0}),
        .CYINIT(1'b1),
        .DI({NLW_muxcy_i0_CARRY4_DI_UNCONNECTED[3],1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i0_CARRY4_S_UNCONNECTED[3],comp_2__0,comp_1__0,comp_0__0}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer
   (pcs_rxreset_int,
    in0,
    rxusrclk2);
  output pcs_rxreset_int;
  input in0;
  input rxusrclk2;

  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;
  wire pcs_rxreset_int;
  wire rxusrclk2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(pcs_rxreset_int),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_24
   (tx_disable,
    configuration_vector,
    txusrclk2);
  output tx_disable;
  input [0:0]configuration_vector;
  input txusrclk2;

  wire [0:0]configuration_vector;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire tx_disable;
  wire txusrclk2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(tx_disable),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_25
   (signal_detect_sync,
    \q_reg[0] ,
    signal_detect,
    coreclk,
    status_vector,
    reset);
  output signal_detect_sync;
  output \q_reg[0] ;
  input signal_detect;
  input coreclk;
  input [0:0]status_vector;
  input reset;

  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire \q_reg[0] ;
  wire reset;
  wire signal_detect;
  wire signal_detect_sync;
  wire [0:0]status_vector;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(signal_detect),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \q[0]_i_1 
       (.I0(signal_detect_sync),
        .I1(status_vector),
        .I2(reset),
        .O(\q_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(signal_detect_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_29
   (core_status,
    \q_reg[0] ,
    b_lock,
    coreclk,
    reg_3_0_15,
    reset);
  output [0:0]core_status;
  output \q_reg[0] ;
  input b_lock;
  input coreclk;
  input reg_3_0_15;
  input reset;

  wire b_lock;
  wire [0:0]core_status;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire \q_reg[0] ;
  wire reg_3_0_15;
  wire reset;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(b_lock),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \q[0]_i_1__10 
       (.I0(core_status),
        .I1(reg_3_0_15),
        .I2(reset),
        .O(\q_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(core_status),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_30
   (\q_reg[0] ,
    hiber,
    coreclk,
    reg_3_0_15,
    reset);
  output \q_reg[0] ;
  input hiber;
  input coreclk;
  input reg_3_0_15;
  input reset;

  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire hiber;
  wire \q_reg[0] ;
  wire q_reg_n_0;
  wire reg_3_0_15;
  wire reset;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(hiber),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \q[0]_i_1__9 
       (.I0(q_reg_n_0),
        .I1(reg_3_0_15),
        .I2(reset),
        .O(\q_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(q_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_31
   (\q_reg[0] ,
    \q_reg[0]_0 ,
    in0,
    coreclk,
    reg_3_0_15,
    reset);
  output \q_reg[0] ;
  output \q_reg[0]_0 ;
  input in0;
  input coreclk;
  input reg_3_0_15;
  input reset;

  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;
  wire \q_reg[0] ;
  wire \q_reg[0]_0 ;
  wire reg_3_0_15;
  wire reset;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \q[0]_i_1__8 
       (.I0(\q_reg[0] ),
        .I1(reg_3_0_15),
        .I2(reset),
        .O(\q_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(\q_reg[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_32
   (signal_ok_reg,
    SR,
    signal_detect,
    rxusrclk2,
    out);
  output signal_ok_reg;
  output [0:0]SR;
  input signal_detect;
  input rxusrclk2;
  input out;

  wire [0:0]SR;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire out;
  wire rxusrclk2;
  wire signal_detect;
  wire signal_ok_reg;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(signal_detect),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \mcp1_sh_cnt[5]_i_1 
       (.I0(out),
        .I1(signal_ok_reg),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(signal_ok_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_48
   (toggle_rdclk,
    E,
    in0,
    coreclk,
    toggle_rdclk_reg);
  output toggle_rdclk;
  output [0:0]E;
  input in0;
  input coreclk;
  input toggle_rdclk_reg;

  wire [0:0]E;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_1__0 
       (.I0(toggle_rdclk),
        .I1(toggle_rdclk_reg),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(toggle_rdclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_49
   (toggle_rdclk,
    control_out_reg,
    in0,
    dclk,
    toggle_rdclk_reg);
  output toggle_rdclk;
  output control_out_reg;
  input in0;
  input dclk;
  input toggle_rdclk_reg;

  wire control_out_reg;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire dclk;
  wire in0;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;

  LUT2 #(
    .INIT(4'h6)) 
    control_out_i_1
       (.I0(toggle_rdclk),
        .I1(toggle_rdclk_reg),
        .O(control_out_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(dclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d4),
        .Q(toggle_rdclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_50
   (can_insert_rd_reg,
    in0,
    coreclk);
  output can_insert_rd_reg;
  input in0;
  input coreclk;

  wire can_insert_rd_reg;
  wire coreclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(d4),
        .Q(can_insert_rd_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_53
   (tx_prbs31_en,
    in0,
    txusrclk2);
  output tx_prbs31_en;
  input in0;
  input txusrclk2;

  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire in0;
  wire tx_prbs31_en;
  wire txusrclk2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(in0),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(tx_prbs31_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_54
   (sel0,
    \gt_txd_reg[0] ,
    configuration_vector,
    txusrclk2,
    D);
  output [0:0]sel0;
  output \gt_txd_reg[0] ;
  input [0:0]configuration_vector;
  input txusrclk2;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]configuration_vector;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire \gt_txd_reg[0] ;
  wire [0:0]sel0;
  wire txusrclk2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(configuration_vector),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gt_txd[30]_i_1 
       (.I0(sel0),
        .I1(D),
        .O(\gt_txd_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(sel0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__1
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__10
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__11
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__12
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__13
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__14
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__15
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__16
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__17
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__18
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__19
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__2
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__20
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__3
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__4
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__5
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__6
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__7
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__8
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_enable__9
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d1b;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire d4;
  wire en;
  wire q;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer
   (\state_reg[0] ,
    \ipif_addr_dclk_reg[8] ,
    ipif_rnw_dclk_reg,
    ipif_cs_dclk_reg_reg,
    dclk,
    D,
    coreclk,
    mgmt_addr,
    ipif_cs_dclk_reg,
    out,
    ipif_addr_dclk,
    ipif_rnw_dclk,
    dclk_reset);
  output \state_reg[0] ;
  output \ipif_addr_dclk_reg[8] ;
  output ipif_rnw_dclk_reg;
  output ipif_cs_dclk_reg_reg;
  input dclk;
  input [0:0]D;
  input coreclk;
  input [0:0]mgmt_addr;
  input ipif_cs_dclk_reg;
  input [1:0]out;
  input [0:0]ipif_addr_dclk;
  input ipif_rnw_dclk;
  input dclk_reset;

  wire [0:0]D;
  wire control_reg;
  wire coreclk;
  wire [24:24]d_reg;
  wire dclk;
  wire dclk_reset;
  wire [0:0]ipif_addr_dclk;
  wire \ipif_addr_dclk_reg[8] ;
  wire ipif_cs_dclk;
  wire ipif_cs_dclk_reg;
  wire ipif_cs_dclk_reg_reg;
  wire ipif_rnw_dclk;
  wire ipif_rnw_dclk_reg;
  wire [0:0]mgmt_addr;
  wire [1:0]out;
  wire [8:8]p_1_in;
  wire \q[24]_i_1_n_0 ;
  wire \q[32]_i_1_n_0 ;
  wire \q_reg_n_0_[32] ;
  wire \state_reg[0] ;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;
  wire toggle_reg;
  wire toggle_reg_i_1_n_0;
  wire toggle_sync_n_1;

  FDRE #(
    .INIT(1'b0)) 
    control_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(toggle_sync_n_1),
        .Q(ipif_cs_dclk),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    control_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(D),
        .Q(control_reg),
        .R(1'b0));
  FDRE \d_reg_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(mgmt_addr),
        .Q(d_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \ipif_addr_dclk[8]_i_1 
       (.I0(p_1_in),
        .I1(ipif_cs_dclk),
        .I2(ipif_cs_dclk_reg),
        .I3(ipif_addr_dclk),
        .O(\ipif_addr_dclk_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ipif_cs_dclk_reg_i_1
       (.I0(ipif_cs_dclk),
        .I1(dclk_reset),
        .O(ipif_cs_dclk_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    ipif_rnw_dclk_i_1
       (.I0(\q_reg_n_0_[32] ),
        .I1(ipif_cs_dclk),
        .I2(ipif_cs_dclk_reg),
        .I3(ipif_rnw_dclk),
        .O(ipif_rnw_dclk_reg));
  LUT4 #(
    .INIT(16'hEB28)) 
    \q[24]_i_1 
       (.I0(d_reg),
        .I1(toggle_rdclk),
        .I2(toggle_rdclk_reg),
        .I3(p_1_in),
        .O(\q[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \q[32]_i_1 
       (.I0(toggle_rdclk_reg),
        .I1(toggle_rdclk),
        .I2(\q_reg_n_0_[32] ),
        .O(\q[32]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[24] 
       (.C(dclk),
        .CE(1'b1),
        .D(\q[24]_i_1_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[32] 
       (.C(dclk),
        .CE(1'b1),
        .D(\q[32]_i_1_n_0 ),
        .Q(\q_reg_n_0_[32] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[0]_i_2 
       (.I0(ipif_cs_dclk),
        .I1(ipif_cs_dclk_reg),
        .O(\state_reg[0] ));
  FDRE toggle_rdclk_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(toggle_rdclk),
        .Q(toggle_rdclk_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEB14)) 
    toggle_reg_i_1
       (.I0(control_reg),
        .I1(out[0]),
        .I2(out[1]),
        .I3(toggle_reg),
        .O(toggle_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    toggle_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(toggle_reg_i_1_n_0),
        .Q(toggle_reg),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_49 toggle_sync
       (.control_out_reg(toggle_sync_n_1),
        .dclk(dclk),
        .in0(toggle_reg),
        .toggle_rdclk(toggle_rdclk),
        .toggle_rdclk_reg(toggle_rdclk_reg));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_toggle_synchronizer__parameterized0
   (drp_ack,
    \prbs31_err_count_reg[15] ,
    coreclk,
    drp_drdy,
    dclk,
    Q);
  output drp_ack;
  output [15:0]\prbs31_err_count_reg[15] ;
  input coreclk;
  input drp_drdy;
  input dclk;
  input [15:0]Q;

  wire [15:0]Q;
  wire control_reg;
  wire coreclk;
  wire \d_reg_reg_n_0_[0] ;
  wire \d_reg_reg_n_0_[10] ;
  wire \d_reg_reg_n_0_[11] ;
  wire \d_reg_reg_n_0_[12] ;
  wire \d_reg_reg_n_0_[13] ;
  wire \d_reg_reg_n_0_[14] ;
  wire \d_reg_reg_n_0_[15] ;
  wire \d_reg_reg_n_0_[1] ;
  wire \d_reg_reg_n_0_[2] ;
  wire \d_reg_reg_n_0_[3] ;
  wire \d_reg_reg_n_0_[4] ;
  wire \d_reg_reg_n_0_[5] ;
  wire \d_reg_reg_n_0_[6] ;
  wire \d_reg_reg_n_0_[7] ;
  wire \d_reg_reg_n_0_[8] ;
  wire \d_reg_reg_n_0_[9] ;
  wire dclk;
  wire drp_ack;
  wire drp_drdy;
  wire [15:0]\prbs31_err_count_reg[15] ;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;
  wire toggle_reg;
  wire toggle_reg_i_1__0_n_0;
  wire toggle_sync_n_1;

  FDRE #(
    .INIT(1'b0)) 
    control_out_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(toggle_sync_n_1),
        .Q(drp_ack),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    control_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(drp_drdy),
        .Q(control_reg),
        .R(1'b0));
  FDRE \d_reg_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\d_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \d_reg_reg[10] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\d_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \d_reg_reg[11] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\d_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \d_reg_reg[12] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\d_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \d_reg_reg[13] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\d_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \d_reg_reg[14] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\d_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \d_reg_reg[15] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\d_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \d_reg_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\d_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \d_reg_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\d_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \d_reg_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\d_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \d_reg_reg[4] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\d_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \d_reg_reg[5] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\d_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \d_reg_reg[6] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\d_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \d_reg_reg[7] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\d_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \d_reg_reg[8] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\d_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \d_reg_reg[9] 
       (.C(dclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\d_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[0] ),
        .Q(\prbs31_err_count_reg[15] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[10] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[10] ),
        .Q(\prbs31_err_count_reg[15] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[11] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[11] ),
        .Q(\prbs31_err_count_reg[15] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[12] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[12] ),
        .Q(\prbs31_err_count_reg[15] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[13] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[13] ),
        .Q(\prbs31_err_count_reg[15] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[14] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[14] ),
        .Q(\prbs31_err_count_reg[15] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[15] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[15] ),
        .Q(\prbs31_err_count_reg[15] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[1] ),
        .Q(\prbs31_err_count_reg[15] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[2] ),
        .Q(\prbs31_err_count_reg[15] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[3] ),
        .Q(\prbs31_err_count_reg[15] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[4] ),
        .Q(\prbs31_err_count_reg[15] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[5] ),
        .Q(\prbs31_err_count_reg[15] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[6] ),
        .Q(\prbs31_err_count_reg[15] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[7] ),
        .Q(\prbs31_err_count_reg[15] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[8] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[8] ),
        .Q(\prbs31_err_count_reg[15] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[9] 
       (.C(coreclk),
        .CE(toggle_sync_n_1),
        .D(\d_reg_reg_n_0_[9] ),
        .Q(\prbs31_err_count_reg[15] [9]),
        .R(1'b0));
  FDRE toggle_rdclk_reg_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(toggle_rdclk),
        .Q(toggle_rdclk_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    toggle_reg_i_1__0
       (.I0(control_reg),
        .I1(drp_drdy),
        .I2(toggle_reg),
        .O(toggle_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    toggle_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(toggle_reg_i_1__0_n_0),
        .Q(toggle_reg),
        .R(1'b0));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_synchronizer_48 toggle_sync
       (.E(toggle_sync_n_1),
        .coreclk(coreclk),
        .in0(toggle_reg),
        .toggle_rdclk(toggle_rdclk),
        .toggle_rdclk_reg(toggle_rdclk_reg));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_tx_encoder" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_tx_encoder
   (Q,
    \tx_66_enc_out_reg[65] ,
    coreclk,
    SR,
    D,
    \xgmii_txd_reg_reg[63] );
  output [2:0]Q;
  output [65:0]\tx_66_enc_out_reg[65] ;
  input coreclk;
  input [0:0]SR;
  input [7:0]D;
  input [63:0]\xgmii_txd_reg_reg[63] ;

  wire [7:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \block_field[0]_i_2_n_0 ;
  wire \block_field[0]_i_3_n_0 ;
  wire \block_field[0]_i_4_n_0 ;
  wire \block_field[0]_i_5_n_0 ;
  wire \block_field[0]_i_6_n_0 ;
  wire \block_field[0]_i_7_n_0 ;
  wire \block_field[1]_i_1_n_0 ;
  wire \block_field[1]_i_2_n_0 ;
  wire \block_field[1]_i_3_n_0 ;
  wire \block_field[2]_i_2_n_0 ;
  wire \block_field[2]_i_3_n_0 ;
  wire \block_field[2]_i_4_n_0 ;
  wire \block_field[2]_i_5_n_0 ;
  wire \block_field[2]_i_6_n_0 ;
  wire \block_field[3]_i_1_n_0 ;
  wire \block_field[3]_i_2_n_0 ;
  wire \block_field[3]_i_3_n_0 ;
  wire \block_field[4]_i_2_n_0 ;
  wire \block_field[4]_i_3_n_0 ;
  wire \block_field[4]_i_4_n_0 ;
  wire \block_field[4]_i_5_n_0 ;
  wire \block_field[4]_i_6_n_0 ;
  wire \block_field[4]_i_7_n_0 ;
  wire \block_field[5]_i_1_n_0 ;
  wire \block_field[5]_i_2_n_0 ;
  wire \block_field[5]_i_3_n_0 ;
  wire \block_field[5]_i_4_n_0 ;
  wire \block_field[5]_i_5_n_0 ;
  wire \block_field[5]_i_6_n_0 ;
  wire \block_field[6]_i_10_n_0 ;
  wire \block_field[6]_i_11_n_0 ;
  wire \block_field[6]_i_2_n_0 ;
  wire \block_field[6]_i_3_n_0 ;
  wire \block_field[6]_i_4_n_0 ;
  wire \block_field[6]_i_5_n_0 ;
  wire \block_field[6]_i_6_n_0 ;
  wire \block_field[6]_i_7_n_0 ;
  wire \block_field[6]_i_8_n_0 ;
  wire \block_field[6]_i_9_n_0 ;
  wire \block_field[7]_i_1_n_0 ;
  wire [6:0]c0;
  wire \c0[0]_i_1_n_0 ;
  wire \c0[0]_i_2_n_0 ;
  wire \c0[1]_i_1_n_0 ;
  wire \c0[1]_i_2_n_0 ;
  wire \c0[2]_i_1_n_0 ;
  wire \c0[2]_i_2_n_0 ;
  wire \c0[3]_i_1_n_0 ;
  wire \c0[4]_i_1_n_0 ;
  wire \c0[4]_i_2_n_0 ;
  wire \c0[4]_i_3_n_0 ;
  wire \c0[4]_i_4_n_0 ;
  wire \c0[4]_i_5_n_0 ;
  wire \c0[5]_i_1_n_0 ;
  wire \c0[5]_i_2_n_0 ;
  wire \c0[5]_i_3_n_0 ;
  wire \c0[5]_i_4_n_0 ;
  wire \c0[6]_i_1_n_0 ;
  wire \c0[6]_i_2_n_0 ;
  wire \c0[6]_i_3_n_0 ;
  wire \c0[6]_i_4_n_0 ;
  wire \c0[6]_i_5_n_0 ;
  wire [6:0]c1;
  wire \c1[0]_i_1_n_0 ;
  wire \c1[0]_i_2_n_0 ;
  wire \c1[1]_i_1_n_0 ;
  wire \c1[1]_i_2_n_0 ;
  wire \c1[2]_i_1_n_0 ;
  wire \c1[2]_i_2_n_0 ;
  wire \c1[2]_i_3_n_0 ;
  wire \c1[3]_i_1_n_0 ;
  wire \c1[4]_i_1_n_0 ;
  wire \c1[4]_i_2_n_0 ;
  wire \c1[4]_i_3_n_0 ;
  wire \c1[4]_i_4_n_0 ;
  wire \c1[5]_i_1_n_0 ;
  wire \c1[5]_i_2_n_0 ;
  wire \c1[5]_i_3_n_0 ;
  wire \c1[5]_i_4_n_0 ;
  wire \c1[6]_i_1_n_0 ;
  wire \c1[6]_i_2_n_0 ;
  wire \c1[6]_i_3_n_0 ;
  wire \c1[6]_i_4_n_0 ;
  wire [6:0]c2;
  wire \c2[0]_i_1_n_0 ;
  wire \c2[0]_i_2_n_0 ;
  wire \c2[1]_i_1_n_0 ;
  wire \c2[1]_i_2_n_0 ;
  wire \c2[2]_i_1_n_0 ;
  wire \c2[2]_i_2_n_0 ;
  wire \c2[2]_i_3_n_0 ;
  wire \c2[3]_i_1_n_0 ;
  wire \c2[4]_i_1_n_0 ;
  wire \c2[4]_i_2_n_0 ;
  wire \c2[4]_i_3_n_0 ;
  wire \c2[4]_i_4_n_0 ;
  wire \c2[5]_i_1_n_0 ;
  wire \c2[5]_i_2_n_0 ;
  wire \c2[5]_i_3_n_0 ;
  wire \c2[5]_i_4_n_0 ;
  wire \c2[6]_i_1_n_0 ;
  wire \c2[6]_i_2_n_0 ;
  wire \c2[6]_i_3_n_0 ;
  wire \c2[6]_i_4_n_0 ;
  wire [6:0]c3;
  wire \c3[0]_i_1_n_0 ;
  wire \c3[0]_i_2_n_0 ;
  wire \c3[1]_i_1_n_0 ;
  wire \c3[1]_i_2_n_0 ;
  wire \c3[2]_i_1_n_0 ;
  wire \c3[2]_i_2_n_0 ;
  wire \c3[2]_i_3_n_0 ;
  wire \c3[3]_i_1_n_0 ;
  wire \c3[4]_i_1_n_0 ;
  wire \c3[4]_i_2_n_0 ;
  wire \c3[4]_i_3_n_0 ;
  wire \c3[4]_i_4_n_0 ;
  wire \c3[5]_i_1_n_0 ;
  wire \c3[5]_i_2_n_0 ;
  wire \c3[5]_i_3_n_0 ;
  wire \c3[5]_i_4_n_0 ;
  wire \c3[6]_i_1_n_0 ;
  wire \c3[6]_i_2_n_0 ;
  wire \c3[6]_i_3_n_0 ;
  wire \c3[6]_i_4_n_0 ;
  wire [6:0]c4;
  wire \c4[0]_i_1_n_0 ;
  wire \c4[0]_i_2_n_0 ;
  wire \c4[1]_i_1_n_0 ;
  wire \c4[1]_i_2_n_0 ;
  wire \c4[2]_i_1_n_0 ;
  wire \c4[2]_i_2_n_0 ;
  wire \c4[3]_i_1_n_0 ;
  wire \c4[4]_i_1_n_0 ;
  wire \c4[4]_i_2_n_0 ;
  wire \c4[4]_i_3_n_0 ;
  wire \c4[4]_i_4_n_0 ;
  wire \c4[4]_i_5_n_0 ;
  wire \c4[5]_i_1_n_0 ;
  wire \c4[5]_i_2_n_0 ;
  wire \c4[5]_i_3_n_0 ;
  wire \c4[5]_i_4_n_0 ;
  wire \c4[6]_i_1_n_0 ;
  wire \c4[6]_i_2_n_0 ;
  wire \c4[6]_i_3_n_0 ;
  wire \c4[6]_i_4_n_0 ;
  wire \c4[6]_i_5_n_0 ;
  wire [6:0]c5;
  wire \c5[0]_i_1_n_0 ;
  wire \c5[0]_i_2_n_0 ;
  wire \c5[1]_i_1_n_0 ;
  wire \c5[1]_i_2_n_0 ;
  wire \c5[2]_i_1_n_0 ;
  wire \c5[2]_i_2_n_0 ;
  wire \c5[2]_i_3_n_0 ;
  wire \c5[3]_i_1_n_0 ;
  wire \c5[4]_i_1_n_0 ;
  wire \c5[4]_i_2_n_0 ;
  wire \c5[4]_i_3_n_0 ;
  wire \c5[4]_i_4_n_0 ;
  wire \c5[5]_i_1_n_0 ;
  wire \c5[5]_i_2_n_0 ;
  wire \c5[5]_i_3_n_0 ;
  wire \c5[5]_i_4_n_0 ;
  wire \c5[6]_i_1_n_0 ;
  wire \c5[6]_i_2_n_0 ;
  wire \c5[6]_i_3_n_0 ;
  wire \c5[6]_i_4_n_0 ;
  wire [6:0]c6;
  wire \c6[0]_i_1_n_0 ;
  wire \c6[0]_i_2_n_0 ;
  wire \c6[1]_i_1_n_0 ;
  wire \c6[1]_i_2_n_0 ;
  wire \c6[2]_i_1_n_0 ;
  wire \c6[2]_i_2_n_0 ;
  wire \c6[2]_i_3_n_0 ;
  wire \c6[3]_i_1_n_0 ;
  wire \c6[4]_i_1_n_0 ;
  wire \c6[4]_i_2_n_0 ;
  wire \c6[4]_i_3_n_0 ;
  wire \c6[4]_i_4_n_0 ;
  wire \c6[5]_i_1_n_0 ;
  wire \c6[5]_i_2_n_0 ;
  wire \c6[5]_i_3_n_0 ;
  wire \c6[5]_i_4_n_0 ;
  wire \c6[6]_i_1_n_0 ;
  wire \c6[6]_i_2_n_0 ;
  wire \c6[6]_i_3_n_0 ;
  wire \c6[6]_i_4_n_0 ;
  wire [6:0]c7;
  wire \c7[0]_i_1_n_0 ;
  wire \c7[0]_i_2_n_0 ;
  wire \c7[1]_i_1_n_0 ;
  wire \c7[1]_i_2_n_0 ;
  wire \c7[2]_i_1_n_0 ;
  wire \c7[2]_i_2_n_0 ;
  wire \c7[2]_i_3_n_0 ;
  wire \c7[3]_i_1_n_0 ;
  wire \c7[4]_i_1_n_0 ;
  wire \c7[4]_i_2_n_0 ;
  wire \c7[4]_i_3_n_0 ;
  wire \c7[4]_i_4_n_0 ;
  wire \c7[5]_i_1_n_0 ;
  wire \c7[5]_i_2_n_0 ;
  wire \c7[5]_i_3_n_0 ;
  wire \c7[5]_i_4_n_0 ;
  wire \c7[6]_i_1_n_0 ;
  wire \c7[6]_i_2_n_0 ;
  wire \c7[6]_i_3_n_0 ;
  wire \c7[6]_i_4_n_0 ;
  wire coreclk;
  wire [7:0]d0;
  wire \d0[7]_i_1_n_0 ;
  wire [7:0]d1;
  wire \d1[7]_i_1_n_0 ;
  wire [7:0]d2;
  wire \d2[7]_i_1_n_0 ;
  wire [7:0]d3;
  wire \d3[7]_i_1_n_0 ;
  wire [7:0]d4;
  wire \d4[7]_i_1_n_0 ;
  wire [7:0]d5;
  wire \d5[7]_i_1_n_0 ;
  wire [7:0]d6;
  wire \d6[7]_i_1_n_0 ;
  wire [7:0]d7;
  wire \d7[7]_i_1_n_0 ;
  wire [9:2]data4;
  wire [3:3]o0;
  wire \o0[3]_i_1_n_0 ;
  wire [3:3]o4;
  wire \o4[3]_i_1_n_0 ;
  wire o_code_c0;
  wire o_code_c00;
  wire o_code_c0_i_2_n_0;
  wire o_code_c4;
  wire o_code_c40;
  wire o_code_c4_i_2_n_0;
  wire [6:0]p_1_in;
  wire p_5_in;
  wire s_code_c0_i_1_n_0;
  wire s_code_c0_i_2_n_0;
  wire s_code_c0_reg_n_0;
  wire s_code_c4_i_1_n_0;
  wire s_code_c4_i_2_n_0;
  wire s_code_c4_i_3_n_0;
  wire s_code_c4_reg_n_0;
  wire \t_code[0]_i_1_n_0 ;
  wire \t_code[0]_i_2_n_0 ;
  wire \t_code[1]_i_1_n_0 ;
  wire \t_code[1]_i_2_n_0 ;
  wire \t_code[2]_i_1_n_0 ;
  wire \t_code[2]_i_2_n_0 ;
  wire \t_code[3]_i_1_n_0 ;
  wire \t_code[3]_i_2_n_0 ;
  wire \t_code[4]_i_1_n_0 ;
  wire \t_code[4]_i_2_n_0 ;
  wire \t_code[5]_i_1_n_0 ;
  wire \t_code[5]_i_2_n_0 ;
  wire \t_code[6]_i_1_n_0 ;
  wire \t_code[6]_i_2_n_0 ;
  wire \t_code[7]_i_1_n_0 ;
  wire \t_code[7]_i_2_n_0 ;
  wire \t_code_reg_n_0_[0] ;
  wire \t_code_reg_n_0_[1] ;
  wire \t_code_reg_n_0_[2] ;
  wire \t_code_reg_n_0_[3] ;
  wire \t_code_reg_n_0_[4] ;
  wire \t_code_reg_n_0_[5] ;
  wire \t_code_reg_n_0_[6] ;
  wire \t_code_reg_n_0_[7] ;
  wire \t_type_reg[0]_i_1_n_0 ;
  wire \t_type_reg[0]_i_2_n_0 ;
  wire \t_type_reg[0]_i_3_n_0 ;
  wire \t_type_reg[0]_i_4_n_0 ;
  wire \t_type_reg[0]_i_5_n_0 ;
  wire \t_type_reg[0]_i_6_n_0 ;
  wire \t_type_reg[1]_i_10_n_0 ;
  wire \t_type_reg[1]_i_11_n_0 ;
  wire \t_type_reg[1]_i_12_n_0 ;
  wire \t_type_reg[1]_i_1_n_0 ;
  wire \t_type_reg[1]_i_2_n_0 ;
  wire \t_type_reg[1]_i_3_n_0 ;
  wire \t_type_reg[1]_i_4_n_0 ;
  wire \t_type_reg[1]_i_5_n_0 ;
  wire \t_type_reg[1]_i_6_n_0 ;
  wire \t_type_reg[1]_i_7_n_0 ;
  wire \t_type_reg[1]_i_8_n_0 ;
  wire \t_type_reg[1]_i_9_n_0 ;
  wire \t_type_reg[2]_i_1_n_0 ;
  wire \t_type_reg[2]_i_2_n_0 ;
  wire \t_type_reg[2]_i_3_n_0 ;
  wire \t_type_reg[2]_i_4_n_0 ;
  wire \t_type_reg[2]_i_5_n_0 ;
  wire \t_type_reg[2]_i_6_n_0 ;
  wire \t_type_reg[2]_i_7_n_0 ;
  wire \t_type_reg_reg_n_0_[0] ;
  wire \t_type_reg_reg_n_0_[1] ;
  wire \t_type_reg_reg_n_0_[2] ;
  wire [65:0]\tx_66_enc_out_reg[65] ;
  wire [65:0]tx_encoded_data;
  wire \tx_encoded_data[11]_i_2_n_0 ;
  wire \tx_encoded_data[12]_i_2_n_0 ;
  wire \tx_encoded_data[13]_i_2_n_0 ;
  wire \tx_encoded_data[14]_i_2_n_0 ;
  wire \tx_encoded_data[16]_i_2_n_0 ;
  wire \tx_encoded_data[17]_i_2_n_0 ;
  wire \tx_encoded_data[18]_i_2_n_0 ;
  wire \tx_encoded_data[19]_i_2_n_0 ;
  wire \tx_encoded_data[1]_i_2_n_0 ;
  wire \tx_encoded_data[20]_i_2_n_0 ;
  wire \tx_encoded_data[21]_i_2_n_0 ;
  wire \tx_encoded_data[21]_i_3_n_0 ;
  wire \tx_encoded_data[23]_i_2_n_0 ;
  wire \tx_encoded_data[23]_i_3_n_0 ;
  wire \tx_encoded_data[24]_i_2_n_0 ;
  wire \tx_encoded_data[24]_i_3_n_0 ;
  wire \tx_encoded_data[25]_i_2_n_0 ;
  wire \tx_encoded_data[26]_i_2_n_0 ;
  wire \tx_encoded_data[27]_i_2_n_0 ;
  wire \tx_encoded_data[28]_i_2_n_0 ;
  wire \tx_encoded_data[28]_i_3_n_0 ;
  wire \tx_encoded_data[30]_i_2_n_0 ;
  wire \tx_encoded_data[30]_i_3_n_0 ;
  wire \tx_encoded_data[31]_i_2_n_0 ;
  wire \tx_encoded_data[31]_i_3_n_0 ;
  wire \tx_encoded_data[31]_i_4_n_0 ;
  wire \tx_encoded_data[32]_i_2_n_0 ;
  wire \tx_encoded_data[33]_i_2_n_0 ;
  wire \tx_encoded_data[34]_i_2_n_0 ;
  wire \tx_encoded_data[35]_i_2_n_0 ;
  wire \tx_encoded_data[35]_i_3_n_0 ;
  wire \tx_encoded_data[36]_i_2_n_0 ;
  wire \tx_encoded_data[37]_i_2_n_0 ;
  wire \tx_encoded_data[37]_i_3_n_0 ;
  wire \tx_encoded_data[37]_i_4_n_0 ;
  wire \tx_encoded_data[37]_i_5_n_0 ;
  wire \tx_encoded_data[37]_i_6_n_0 ;
  wire \tx_encoded_data[37]_i_7_n_0 ;
  wire \tx_encoded_data[38]_i_2_n_0 ;
  wire \tx_encoded_data[38]_i_3_n_0 ;
  wire \tx_encoded_data[38]_i_4_n_0 ;
  wire \tx_encoded_data[38]_i_5_n_0 ;
  wire \tx_encoded_data[38]_i_6_n_0 ;
  wire \tx_encoded_data[39]_i_2_n_0 ;
  wire \tx_encoded_data[40]_i_2_n_0 ;
  wire \tx_encoded_data[41]_i_2_n_0 ;
  wire \tx_encoded_data[41]_i_3_n_0 ;
  wire \tx_encoded_data[41]_i_4_n_0 ;
  wire \tx_encoded_data[42]_i_2_n_0 ;
  wire \tx_encoded_data[43]_i_2_n_0 ;
  wire \tx_encoded_data[44]_i_2_n_0 ;
  wire \tx_encoded_data[44]_i_3_n_0 ;
  wire \tx_encoded_data[44]_i_4_n_0 ;
  wire \tx_encoded_data[44]_i_5_n_0 ;
  wire \tx_encoded_data[45]_i_2_n_0 ;
  wire \tx_encoded_data[45]_i_3_n_0 ;
  wire \tx_encoded_data[51]_i_2_n_0 ;
  wire \tx_encoded_data[51]_i_3_n_0 ;
  wire \tx_encoded_data[57]_i_2_n_0 ;
  wire \tx_encoded_data[58]_i_2_n_0 ;
  wire \tx_encoded_data[63]_i_2_n_0 ;
  wire \tx_encoded_data[63]_i_3_n_0 ;
  wire \tx_encoded_data[63]_i_4_n_0 ;
  wire \tx_encoded_data[63]_i_5_n_0 ;
  wire \tx_encoded_data[63]_i_6_n_0 ;
  wire \tx_encoded_data[63]_i_7_n_0 ;
  wire \tx_encoded_data[65]_i_2_n_0 ;
  wire \tx_encoded_data[65]_i_3_n_0 ;
  wire \tx_encoded_data[65]_i_4_n_0 ;
  wire \tx_encoded_data[65]_i_5_n_0 ;
  wire \tx_encoded_data[9]_i_2_n_0 ;
  wire \tx_encoded_data[9]_i_3_n_0 ;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [7:0]tx_xgmii_ctrl_reg1;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [7:0]tx_xgmii_ctrl_reg2;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ;
  wire \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ;
  (* DONT_TOUCH *) (* equivalent_register_removal = "no" *) wire [63:0]tx_xgmii_data_reg2;
  wire \tx_xgmii_valid_code[0]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[0]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[0]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[1]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[1]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[1]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[2]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[2]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[2]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[3]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[3]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[3]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[4]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[4]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[4]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[4]_i_4_n_0 ;
  wire \tx_xgmii_valid_code[5]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[5]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[5]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[6]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[6]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[6]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_10_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_11_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_12_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_13_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_14_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_15_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_1_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_2_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_3_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_4_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_5_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_6_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_7_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_8_n_0 ;
  wire \tx_xgmii_valid_code[7]_i_9_n_0 ;
  wire \tx_xgmii_valid_code_reg_n_0_[0] ;
  wire \tx_xgmii_valid_code_reg_n_0_[1] ;
  wire \tx_xgmii_valid_code_reg_n_0_[2] ;
  wire \tx_xgmii_valid_code_reg_n_0_[3] ;
  wire \tx_xgmii_valid_code_reg_n_0_[4] ;
  wire \tx_xgmii_valid_code_reg_n_0_[5] ;
  wire \tx_xgmii_valid_code_reg_n_0_[6] ;
  wire [63:0]\xgmii_txd_reg_reg[63] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAEA)) 
    \block_field[0]_i_1 
       (.I0(\t_type_reg[0]_i_3_n_0 ),
        .I1(\block_field[0]_i_2_n_0 ),
        .I2(\block_field[0]_i_3_n_0 ),
        .I3(\block_field[0]_i_4_n_0 ),
        .I4(\block_field[0]_i_5_n_0 ),
        .I5(\t_type_reg[1]_i_5_n_0 ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h000000001110FFFF)) 
    \block_field[0]_i_2 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(\t_type_reg[1]_i_7_n_0 ),
        .I2(s_code_c4_reg_n_0),
        .I3(o_code_c4),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(\t_type_reg[1]_i_11_n_0 ),
        .O(\block_field[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000008181000081)) 
    \block_field[0]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .I4(tx_xgmii_ctrl_reg1[7]),
        .I5(\block_field[0]_i_6_n_0 ),
        .O(\block_field[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \block_field[0]_i_4 
       (.I0(\block_field[0]_i_7_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(tx_xgmii_ctrl_reg1[5]),
        .O(\block_field[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \block_field[0]_i_5 
       (.I0(\block_field[6]_i_10_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[6]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .O(\block_field[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \block_field[0]_i_6 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[4] ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .I2(p_5_in),
        .I3(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .I4(o_code_c0),
        .O(\block_field[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \block_field[0]_i_7 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .O(\block_field[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    \block_field[1]_i_1 
       (.I0(\block_field[2]_i_5_n_0 ),
        .I1(\block_field[5]_i_2_n_0 ),
        .I2(\block_field[1]_i_2_n_0 ),
        .I3(\block_field[4]_i_4_n_0 ),
        .I4(\t_type_reg[1]_i_4_n_0 ),
        .I5(\t_type_reg[2]_i_2_n_0 ),
        .O(\block_field[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFF8C8FFCFFBCBF)) 
    \block_field[1]_i_2 
       (.I0(\t_type_reg[1]_i_7_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(s_code_c0_reg_n_0),
        .I4(\block_field[1]_i_3_n_0 ),
        .I5(o_code_c0),
        .O(\block_field[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \block_field[1]_i_3 
       (.I0(s_code_c4_reg_n_0),
        .I1(o_code_c4),
        .O(\block_field[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001011)) 
    \block_field[2]_i_1 
       (.I0(\t_type_reg[1]_i_3_n_0 ),
        .I1(\block_field[2]_i_2_n_0 ),
        .I2(\block_field[2]_i_3_n_0 ),
        .I3(\block_field[2]_i_4_n_0 ),
        .I4(\block_field[2]_i_5_n_0 ),
        .I5(\t_type_reg[0]_i_2_n_0 ),
        .O(p_1_in[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \block_field[2]_i_2 
       (.I0(\block_field[6]_i_3_n_0 ),
        .I1(\block_field[4]_i_4_n_0 ),
        .O(\block_field[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFA8CFAF)) 
    \block_field[2]_i_3 
       (.I0(\block_field[2]_i_6_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(s_code_c0_reg_n_0),
        .I5(\block_field[0]_i_4_n_0 ),
        .O(\block_field[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h040000000000000F)) 
    \block_field[2]_i_4 
       (.I0(\t_type_reg[1]_i_8_n_0 ),
        .I1(o_code_c0),
        .I2(\t_type_reg[2]_i_5_n_0 ),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .I5(tx_xgmii_ctrl_reg1[7]),
        .O(\block_field[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \block_field[2]_i_5 
       (.I0(\block_field[5]_i_5_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(\t_code_reg_n_0_[1] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I4(\t_type_reg[1]_i_8_n_0 ),
        .I5(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .O(\block_field[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \block_field[2]_i_6 
       (.I0(\t_type_reg[1]_i_7_n_0 ),
        .I1(s_code_c4_reg_n_0),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .O(\block_field[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001011)) 
    \block_field[3]_i_1 
       (.I0(\block_field[4]_i_2_n_0 ),
        .I1(\t_type_reg[2]_i_2_n_0 ),
        .I2(\block_field[3]_i_2_n_0 ),
        .I3(\block_field[5]_i_2_n_0 ),
        .I4(\block_field[2]_i_2_n_0 ),
        .I5(\block_field[3]_i_3_n_0 ),
        .O(\block_field[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFFFFF03FFFFFF)) 
    \block_field[3]_i_2 
       (.I0(\t_type_reg[1]_i_7_n_0 ),
        .I1(o_code_c4),
        .I2(s_code_c4_reg_n_0),
        .I3(o_code_c0),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .I5(tx_xgmii_ctrl_reg1[3]),
        .O(\block_field[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \block_field[3]_i_3 
       (.I0(\block_field[6]_i_8_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(\t_code_reg_n_0_[3] ),
        .I4(\t_type_reg[1]_i_8_n_0 ),
        .O(\block_field[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \block_field[4]_i_1 
       (.I0(\block_field[4]_i_2_n_0 ),
        .I1(\t_type_reg[0]_i_2_n_0 ),
        .I2(\block_field[6]_i_2_n_0 ),
        .I3(\block_field[4]_i_3_n_0 ),
        .I4(\block_field[4]_i_4_n_0 ),
        .I5(\t_type_reg[1]_i_3_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \block_field[4]_i_2 
       (.I0(\block_field[4]_i_5_n_0 ),
        .I1(\t_code_reg_n_0_[0] ),
        .I2(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I4(\t_type_reg[1]_i_8_n_0 ),
        .I5(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .O(\block_field[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080AA0000)) 
    \block_field[4]_i_3 
       (.I0(\block_field[2]_i_4_n_0 ),
        .I1(s_code_c4_reg_n_0),
        .I2(o_code_c0),
        .I3(\block_field[4]_i_6_n_0 ),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .I5(\block_field[4]_i_7_n_0 ),
        .O(\block_field[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \block_field[4]_i_4 
       (.I0(\block_field[0]_i_4_n_0 ),
        .I1(\t_code_reg_n_0_[6] ),
        .I2(p_5_in),
        .O(\block_field[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \block_field[4]_i_5 
       (.I0(\block_field[6]_i_9_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .I5(tx_xgmii_ctrl_reg1[0]),
        .O(\block_field[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \block_field[4]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[3]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .O(\block_field[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \block_field[4]_i_7 
       (.I0(tx_xgmii_ctrl_reg1[3]),
        .I1(\t_type_reg[1]_i_7_n_0 ),
        .I2(o_code_c4),
        .I3(s_code_c4_reg_n_0),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .O(\block_field[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000000F2)) 
    \block_field[5]_i_1 
       (.I0(\block_field[5]_i_2_n_0 ),
        .I1(\block_field[5]_i_3_n_0 ),
        .I2(\block_field[5]_i_4_n_0 ),
        .I3(\t_type_reg[2]_i_2_n_0 ),
        .I4(\block_field[5]_i_5_n_0 ),
        .O(\block_field[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000008)) 
    \block_field[5]_i_2 
       (.I0(\t_type_reg[0]_i_5_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(tx_xgmii_ctrl_reg1[2]),
        .O(\block_field[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8C8FBCBFBCBFBCBF)) 
    \block_field[5]_i_3 
       (.I0(\block_field[5]_i_6_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(s_code_c0_reg_n_0),
        .I4(o_code_c0),
        .I5(s_code_c4_reg_n_0),
        .O(\block_field[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \block_field[5]_i_4 
       (.I0(\t_type_reg[1]_i_5_n_0 ),
        .I1(\block_field[3]_i_3_n_0 ),
        .I2(\t_type_reg[1]_i_3_n_0 ),
        .O(\block_field[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \block_field[5]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(\block_field[6]_i_9_n_0 ),
        .O(\block_field[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    \block_field[5]_i_6 
       (.I0(o_code_c4),
        .I1(s_code_c4_reg_n_0),
        .I2(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .I4(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .I5(\tx_xgmii_valid_code_reg_n_0_[0] ),
        .O(\block_field[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEF)) 
    \block_field[6]_i_1 
       (.I0(\block_field[6]_i_2_n_0 ),
        .I1(\block_field[6]_i_3_n_0 ),
        .I2(\block_field[6]_i_4_n_0 ),
        .I3(\block_field[6]_i_5_n_0 ),
        .I4(\block_field[6]_i_6_n_0 ),
        .I5(\t_type_reg[1]_i_5_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \block_field[6]_i_10 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .O(\block_field[6]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \block_field[6]_i_11 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .O(\block_field[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \block_field[6]_i_2 
       (.I0(\block_field[6]_i_7_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(\t_code_reg_n_0_[4] ),
        .I4(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .I5(\block_field[6]_i_8_n_0 ),
        .O(\block_field[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \block_field[6]_i_3 
       (.I0(\block_field[6]_i_9_n_0 ),
        .I1(\block_field[6]_i_10_n_0 ),
        .I2(\t_code_reg_n_0_[5] ),
        .I3(p_5_in),
        .I4(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .O(\block_field[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBFF0)) 
    \block_field[6]_i_4 
       (.I0(\t_type_reg[1]_i_8_n_0 ),
        .I1(o_code_c0),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .O(\block_field[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FDD7FDF)) 
    \block_field[6]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(s_code_c0_reg_n_0),
        .I5(\block_field[6]_i_11_n_0 ),
        .O(\block_field[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00570000)) 
    \block_field[6]_i_6 
       (.I0(o_code_c0),
        .I1(s_code_c4_reg_n_0),
        .I2(o_code_c4),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .O(\block_field[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \block_field[6]_i_7 
       (.I0(p_5_in),
        .I1(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .O(\block_field[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \block_field[6]_i_8 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .I5(tx_xgmii_ctrl_reg1[2]),
        .O(\block_field[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \block_field[6]_i_9 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .O(\block_field[6]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \block_field[7]_i_1 
       (.I0(\t_type_reg[0]_i_3_n_0 ),
        .I1(\t_type_reg[0]_i_4_n_0 ),
        .I2(\t_type_reg[2]_i_2_n_0 ),
        .O(\block_field[7]_i_1_n_0 ));
  FDSE \block_field_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(data4[2]),
        .S(SR));
  FDRE \block_field_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\block_field[1]_i_1_n_0 ),
        .Q(data4[3]),
        .R(1'b0));
  FDSE \block_field_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(data4[4]),
        .S(SR));
  FDRE \block_field_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\block_field[3]_i_1_n_0 ),
        .Q(data4[5]),
        .R(1'b0));
  FDSE \block_field_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(data4[6]),
        .S(SR));
  FDRE \block_field_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\block_field[5]_i_1_n_0 ),
        .Q(data4[7]),
        .R(1'b0));
  FDSE \block_field_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(data4[8]),
        .S(SR));
  FDRE \block_field_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\block_field[7]_i_1_n_0 ),
        .Q(data4[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c0[0]_i_1 
       (.I0(\c0[0]_i_2_n_0 ),
        .I1(\c0[5]_i_3_n_0 ),
        .O(\c0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FFF5555088A0000)) 
    \c0[0]_i_2 
       (.I0(tx_xgmii_ctrl_reg2[0]),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[7]),
        .I4(\c0[4]_i_5_n_0 ),
        .I5(c0[0]),
        .O(\c0[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h77DF)) 
    \c0[1]_i_1 
       (.I0(\c0[1]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[5]),
        .O(\c0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000004000)) 
    \c0[1]_i_2 
       (.I0(tx_xgmii_data_reg2[6]),
        .I1(tx_xgmii_data_reg2[3]),
        .I2(tx_xgmii_data_reg2[2]),
        .I3(tx_xgmii_data_reg2[4]),
        .I4(tx_xgmii_data_reg2[1]),
        .I5(tx_xgmii_data_reg2[0]),
        .O(\c0[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF75FFFFF)) 
    \c0[2]_i_1 
       (.I0(\c0[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[6]),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[7]),
        .I4(tx_xgmii_data_reg2[5]),
        .O(\c0[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000080)) 
    \c0[2]_i_2 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[0]),
        .O(\c0[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9DFF)) 
    \c0[3]_i_1 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[6]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(\c0[4]_i_5_n_0 ),
        .O(\c0[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \c0[4]_i_1 
       (.I0(tx_xgmii_data_reg2[6]),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[4]),
        .I3(\c0[4]_i_4_n_0 ),
        .O(\c0[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA88AAAAA)) 
    \c0[4]_i_2 
       (.I0(tx_xgmii_ctrl_reg2[0]),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[7]),
        .I4(\c0[4]_i_5_n_0 ),
        .O(\c0[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD7FD)) 
    \c0[4]_i_3 
       (.I0(\c0[4]_i_5_n_0 ),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(tx_xgmii_data_reg2[6]),
        .O(\c0[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \c0[4]_i_4 
       (.I0(tx_xgmii_data_reg2[1]),
        .I1(tx_xgmii_ctrl_reg2[0]),
        .I2(tx_xgmii_data_reg2[2]),
        .I3(tx_xgmii_data_reg2[0]),
        .I4(tx_xgmii_data_reg2[7]),
        .I5(tx_xgmii_data_reg2[3]),
        .O(\c0[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \c0[4]_i_5 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[0]),
        .O(\c0[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \c0[5]_i_1 
       (.I0(c0[5]),
        .I1(\c0[4]_i_2_n_0 ),
        .I2(\c0[5]_i_2_n_0 ),
        .I3(\c0[5]_i_3_n_0 ),
        .O(\c0[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02808200)) 
    \c0[5]_i_2 
       (.I0(\c0[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[3]),
        .I4(tx_xgmii_data_reg2[5]),
        .O(\c0[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000080)) 
    \c0[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg2[0]),
        .I1(tx_xgmii_data_reg2[1]),
        .I2(tx_xgmii_data_reg2[0]),
        .I3(tx_xgmii_data_reg2[3]),
        .I4(tx_xgmii_data_reg2[4]),
        .I5(\c0[5]_i_4_n_0 ),
        .O(\c0[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFD)) 
    \c0[5]_i_4 
       (.I0(tx_xgmii_data_reg2[2]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[4]),
        .I3(tx_xgmii_data_reg2[5]),
        .I4(tx_xgmii_data_reg2[6]),
        .O(\c0[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \c0[6]_i_1 
       (.I0(c0[6]),
        .I1(\c0[4]_i_5_n_0 ),
        .I2(\c0[6]_i_2_n_0 ),
        .I3(tx_xgmii_ctrl_reg2[0]),
        .I4(\c0[6]_i_3_n_0 ),
        .I5(\c0[6]_i_4_n_0 ),
        .O(\c0[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \c0[6]_i_2 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[6]),
        .I2(tx_xgmii_data_reg2[7]),
        .O(\c0[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6A800000)) 
    \c0[6]_i_3 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[3]),
        .I4(\c0[2]_i_2_n_0 ),
        .O(\c0[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c0[6]_i_4 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(tx_xgmii_data_reg2[3]),
        .I2(tx_xgmii_data_reg2[0]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[6]),
        .I5(\c0[6]_i_5_n_0 ),
        .O(\c0[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FDFFFFFFFDFFFDF)) 
    \c0[6]_i_5 
       (.I0(tx_xgmii_data_reg2[2]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_ctrl_reg2[0]),
        .I3(tx_xgmii_data_reg2[6]),
        .I4(tx_xgmii_data_reg2[4]),
        .I5(tx_xgmii_data_reg2[5]),
        .O(\c0[6]_i_5_n_0 ));
  FDRE \c0_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c0[0]_i_1_n_0 ),
        .Q(c0[0]),
        .R(1'b0));
  FDRE \c0_reg[1] 
       (.C(coreclk),
        .CE(\c0[4]_i_2_n_0 ),
        .D(\c0[1]_i_1_n_0 ),
        .Q(c0[1]),
        .R(\c0[4]_i_1_n_0 ));
  FDRE \c0_reg[2] 
       (.C(coreclk),
        .CE(\c0[4]_i_2_n_0 ),
        .D(\c0[2]_i_1_n_0 ),
        .Q(c0[2]),
        .R(\c0[4]_i_1_n_0 ));
  FDRE \c0_reg[3] 
       (.C(coreclk),
        .CE(\c0[4]_i_2_n_0 ),
        .D(\c0[3]_i_1_n_0 ),
        .Q(c0[3]),
        .R(\c0[4]_i_1_n_0 ));
  FDRE \c0_reg[4] 
       (.C(coreclk),
        .CE(\c0[4]_i_2_n_0 ),
        .D(\c0[4]_i_3_n_0 ),
        .Q(c0[4]),
        .R(\c0[4]_i_1_n_0 ));
  FDRE \c0_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c0[5]_i_1_n_0 ),
        .Q(c0[5]),
        .R(1'b0));
  FDRE \c0_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c0[6]_i_1_n_0 ),
        .Q(c0[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \c1[0]_i_1 
       (.I0(\c1[0]_i_2_n_0 ),
        .I1(\c1[5]_i_3_n_0 ),
        .O(\c1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h004FFFFF004F0000)) 
    \c1[0]_i_2 
       (.I0(tx_xgmii_data_reg2[15]),
        .I1(tx_xgmii_data_reg2[13]),
        .I2(tx_xgmii_data_reg2[14]),
        .I3(\c1[4]_i_4_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[1]),
        .I5(c1[0]),
        .O(\c1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c1[1]_i_1 
       (.I0(tx_xgmii_data_reg2[10]),
        .I1(tx_xgmii_data_reg2[12]),
        .I2(tx_xgmii_data_reg2[11]),
        .I3(tx_xgmii_data_reg2[15]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(\c1[1]_i_2_n_0 ),
        .O(\c1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c1[1]_i_2 
       (.I0(tx_xgmii_data_reg2[14]),
        .I1(tx_xgmii_data_reg2[11]),
        .I2(tx_xgmii_data_reg2[9]),
        .I3(tx_xgmii_data_reg2[8]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(tx_xgmii_data_reg2[15]),
        .O(\c1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c1[2]_i_1 
       (.I0(\c1[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[15]),
        .I2(tx_xgmii_data_reg2[11]),
        .I3(\c1[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(tx_xgmii_data_reg2[14]),
        .O(\c1[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \c1[2]_i_2 
       (.I0(tx_xgmii_data_reg2[8]),
        .I1(tx_xgmii_data_reg2[9]),
        .I2(tx_xgmii_data_reg2[11]),
        .O(\c1[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c1[2]_i_3 
       (.I0(tx_xgmii_data_reg2[10]),
        .I1(tx_xgmii_data_reg2[12]),
        .O(\c1[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c1[3]_i_1 
       (.I0(\c1[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[13]),
        .I2(tx_xgmii_data_reg2[14]),
        .I3(tx_xgmii_data_reg2[15]),
        .O(\c1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \c1[4]_i_1 
       (.I0(tx_xgmii_data_reg2[11]),
        .I1(tx_xgmii_data_reg2[15]),
        .I2(tx_xgmii_data_reg2[12]),
        .I3(\c1[4]_i_3_n_0 ),
        .O(\c1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c1[4]_i_2 
       (.I0(\c1[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[14]),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[13]),
        .O(\c1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \c1[4]_i_3 
       (.I0(tx_xgmii_data_reg2[9]),
        .I1(tx_xgmii_data_reg2[8]),
        .I2(tx_xgmii_ctrl_reg2[1]),
        .I3(tx_xgmii_data_reg2[10]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(tx_xgmii_data_reg2[14]),
        .O(\c1[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c1[4]_i_4 
       (.I0(tx_xgmii_data_reg2[12]),
        .I1(tx_xgmii_data_reg2[10]),
        .I2(tx_xgmii_data_reg2[8]),
        .I3(tx_xgmii_data_reg2[9]),
        .I4(tx_xgmii_data_reg2[11]),
        .O(\c1[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000222E)) 
    \c1[5]_i_1 
       (.I0(c1[5]),
        .I1(tx_xgmii_ctrl_reg2[1]),
        .I2(\c1[5]_i_2_n_0 ),
        .I3(\c1[2]_i_2_n_0 ),
        .I4(\c1[5]_i_3_n_0 ),
        .O(\c1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FDFDF7FFFFFFF)) 
    \c1[5]_i_2 
       (.I0(tx_xgmii_data_reg2[12]),
        .I1(tx_xgmii_data_reg2[14]),
        .I2(tx_xgmii_data_reg2[10]),
        .I3(tx_xgmii_data_reg2[13]),
        .I4(tx_xgmii_data_reg2[15]),
        .I5(tx_xgmii_data_reg2[11]),
        .O(\c1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c1[5]_i_3 
       (.I0(tx_xgmii_data_reg2[12]),
        .I1(tx_xgmii_data_reg2[11]),
        .I2(tx_xgmii_data_reg2[8]),
        .I3(tx_xgmii_data_reg2[9]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(\c1[5]_i_4_n_0 ),
        .O(\c1[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c1[5]_i_4 
       (.I0(tx_xgmii_ctrl_reg2[1]),
        .I1(tx_xgmii_data_reg2[10]),
        .I2(tx_xgmii_data_reg2[12]),
        .I3(tx_xgmii_data_reg2[15]),
        .I4(tx_xgmii_data_reg2[13]),
        .I5(tx_xgmii_data_reg2[14]),
        .O(\c1[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c1[6]_i_1 
       (.I0(c1[6]),
        .I1(tx_xgmii_ctrl_reg2[1]),
        .I2(\c1[6]_i_2_n_0 ),
        .I3(\c1[6]_i_3_n_0 ),
        .O(\c1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c1[6]_i_2 
       (.I0(tx_xgmii_data_reg2[14]),
        .I1(tx_xgmii_data_reg2[13]),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[11]),
        .I4(\c1[2]_i_3_n_0 ),
        .I5(\c1[2]_i_2_n_0 ),
        .O(\c1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c1[6]_i_3 
       (.I0(tx_xgmii_data_reg2[12]),
        .I1(tx_xgmii_data_reg2[11]),
        .I2(tx_xgmii_data_reg2[8]),
        .I3(tx_xgmii_data_reg2[9]),
        .I4(tx_xgmii_data_reg2[14]),
        .I5(\c1[6]_i_4_n_0 ),
        .O(\c1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c1[6]_i_4 
       (.I0(tx_xgmii_data_reg2[14]),
        .I1(tx_xgmii_data_reg2[15]),
        .I2(tx_xgmii_data_reg2[13]),
        .I3(tx_xgmii_data_reg2[12]),
        .I4(tx_xgmii_ctrl_reg2[1]),
        .I5(tx_xgmii_data_reg2[10]),
        .O(\c1[6]_i_4_n_0 ));
  FDRE \c1_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c1[0]_i_1_n_0 ),
        .Q(c1[0]),
        .R(1'b0));
  FDRE \c1_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[1]_i_1_n_0 ),
        .Q(c1[1]),
        .R(\c1[4]_i_1_n_0 ));
  FDRE \c1_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[2]_i_1_n_0 ),
        .Q(c1[2]),
        .R(\c1[4]_i_1_n_0 ));
  FDRE \c1_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[3]_i_1_n_0 ),
        .Q(c1[3]),
        .R(\c1[4]_i_1_n_0 ));
  FDRE \c1_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\c1[4]_i_2_n_0 ),
        .Q(c1[4]),
        .R(\c1[4]_i_1_n_0 ));
  FDRE \c1_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c1[5]_i_1_n_0 ),
        .Q(c1[5]),
        .R(1'b0));
  FDRE \c1_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c1[6]_i_1_n_0 ),
        .Q(c1[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \c2[0]_i_1 
       (.I0(\c2[0]_i_2_n_0 ),
        .I1(\c2[5]_i_3_n_0 ),
        .O(\c2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h004FFFFF004F0000)) 
    \c2[0]_i_2 
       (.I0(tx_xgmii_data_reg2[23]),
        .I1(tx_xgmii_data_reg2[21]),
        .I2(tx_xgmii_data_reg2[22]),
        .I3(\c2[4]_i_4_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[2]),
        .I5(c2[0]),
        .O(\c2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c2[1]_i_1 
       (.I0(tx_xgmii_data_reg2[18]),
        .I1(tx_xgmii_data_reg2[20]),
        .I2(tx_xgmii_data_reg2[19]),
        .I3(tx_xgmii_data_reg2[23]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(\c2[1]_i_2_n_0 ),
        .O(\c2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c2[1]_i_2 
       (.I0(tx_xgmii_data_reg2[22]),
        .I1(tx_xgmii_data_reg2[19]),
        .I2(tx_xgmii_data_reg2[17]),
        .I3(tx_xgmii_data_reg2[16]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(tx_xgmii_data_reg2[23]),
        .O(\c2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFFFFFFEFFFFF)) 
    \c2[2]_i_1 
       (.I0(\c2[2]_i_2_n_0 ),
        .I1(\c2[2]_i_3_n_0 ),
        .I2(tx_xgmii_data_reg2[19]),
        .I3(tx_xgmii_data_reg2[23]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(tx_xgmii_data_reg2[22]),
        .O(\c2[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBD)) 
    \c2[2]_i_2 
       (.I0(tx_xgmii_data_reg2[19]),
        .I1(tx_xgmii_data_reg2[16]),
        .I2(tx_xgmii_data_reg2[17]),
        .O(\c2[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c2[2]_i_3 
       (.I0(tx_xgmii_data_reg2[18]),
        .I1(tx_xgmii_data_reg2[20]),
        .O(\c2[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c2[3]_i_1 
       (.I0(\c2[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[21]),
        .I2(tx_xgmii_data_reg2[22]),
        .I3(tx_xgmii_data_reg2[23]),
        .O(\c2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \c2[4]_i_1 
       (.I0(tx_xgmii_data_reg2[16]),
        .I1(tx_xgmii_data_reg2[17]),
        .I2(tx_xgmii_data_reg2[20]),
        .I3(\c2[4]_i_3_n_0 ),
        .O(\c2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFBE)) 
    \c2[4]_i_2 
       (.I0(\c2[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[23]),
        .I2(tx_xgmii_data_reg2[22]),
        .I3(tx_xgmii_data_reg2[21]),
        .O(\c2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \c2[4]_i_3 
       (.I0(tx_xgmii_ctrl_reg2[2]),
        .I1(tx_xgmii_data_reg2[18]),
        .I2(tx_xgmii_data_reg2[19]),
        .I3(tx_xgmii_data_reg2[23]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(tx_xgmii_data_reg2[22]),
        .O(\c2[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c2[4]_i_4 
       (.I0(tx_xgmii_data_reg2[20]),
        .I1(tx_xgmii_data_reg2[18]),
        .I2(tx_xgmii_data_reg2[16]),
        .I3(tx_xgmii_data_reg2[17]),
        .I4(tx_xgmii_data_reg2[19]),
        .O(\c2[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \c2[5]_i_1 
       (.I0(c2[5]),
        .I1(tx_xgmii_ctrl_reg2[2]),
        .I2(\c2[2]_i_2_n_0 ),
        .I3(\c2[5]_i_2_n_0 ),
        .I4(\c2[5]_i_3_n_0 ),
        .O(\c2[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080202080000000)) 
    \c2[5]_i_2 
       (.I0(tx_xgmii_data_reg2[20]),
        .I1(tx_xgmii_data_reg2[22]),
        .I2(tx_xgmii_data_reg2[18]),
        .I3(tx_xgmii_data_reg2[21]),
        .I4(tx_xgmii_data_reg2[23]),
        .I5(tx_xgmii_data_reg2[19]),
        .O(\c2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c2[5]_i_3 
       (.I0(tx_xgmii_data_reg2[20]),
        .I1(tx_xgmii_data_reg2[19]),
        .I2(tx_xgmii_data_reg2[16]),
        .I3(tx_xgmii_data_reg2[17]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(\c2[5]_i_4_n_0 ),
        .O(\c2[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c2[5]_i_4 
       (.I0(tx_xgmii_data_reg2[18]),
        .I1(tx_xgmii_ctrl_reg2[2]),
        .I2(tx_xgmii_data_reg2[20]),
        .I3(tx_xgmii_data_reg2[23]),
        .I4(tx_xgmii_data_reg2[21]),
        .I5(tx_xgmii_data_reg2[22]),
        .O(\c2[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c2[6]_i_1 
       (.I0(c2[6]),
        .I1(tx_xgmii_ctrl_reg2[2]),
        .I2(\c2[6]_i_2_n_0 ),
        .I3(\c2[6]_i_3_n_0 ),
        .O(\c2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c2[6]_i_2 
       (.I0(tx_xgmii_data_reg2[22]),
        .I1(tx_xgmii_data_reg2[21]),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[19]),
        .I4(\c2[2]_i_3_n_0 ),
        .I5(\c2[2]_i_2_n_0 ),
        .O(\c2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c2[6]_i_3 
       (.I0(tx_xgmii_data_reg2[20]),
        .I1(tx_xgmii_data_reg2[19]),
        .I2(tx_xgmii_data_reg2[16]),
        .I3(tx_xgmii_data_reg2[17]),
        .I4(tx_xgmii_data_reg2[22]),
        .I5(\c2[6]_i_4_n_0 ),
        .O(\c2[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7BBAFFFFFFFFFFFF)) 
    \c2[6]_i_4 
       (.I0(tx_xgmii_data_reg2[22]),
        .I1(tx_xgmii_data_reg2[20]),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[21]),
        .I4(tx_xgmii_data_reg2[18]),
        .I5(tx_xgmii_ctrl_reg2[2]),
        .O(\c2[6]_i_4_n_0 ));
  FDRE \c2_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c2[0]_i_1_n_0 ),
        .Q(c2[0]),
        .R(1'b0));
  FDRE \c2_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[1]_i_1_n_0 ),
        .Q(c2[1]),
        .R(\c2[4]_i_1_n_0 ));
  FDRE \c2_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[2]_i_1_n_0 ),
        .Q(c2[2]),
        .R(\c2[4]_i_1_n_0 ));
  FDRE \c2_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[3]_i_1_n_0 ),
        .Q(c2[3]),
        .R(\c2[4]_i_1_n_0 ));
  FDRE \c2_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\c2[4]_i_2_n_0 ),
        .Q(c2[4]),
        .R(\c2[4]_i_1_n_0 ));
  FDRE \c2_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c2[5]_i_1_n_0 ),
        .Q(c2[5]),
        .R(1'b0));
  FDRE \c2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c2[6]_i_1_n_0 ),
        .Q(c2[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \c3[0]_i_1 
       (.I0(\c3[0]_i_2_n_0 ),
        .I1(\c3[5]_i_3_n_0 ),
        .O(\c3[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h004FFFFF004F0000)) 
    \c3[0]_i_2 
       (.I0(tx_xgmii_data_reg2[31]),
        .I1(tx_xgmii_data_reg2[29]),
        .I2(tx_xgmii_data_reg2[30]),
        .I3(\c3[4]_i_4_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[3]),
        .I5(c3[0]),
        .O(\c3[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c3[1]_i_1 
       (.I0(tx_xgmii_data_reg2[26]),
        .I1(tx_xgmii_data_reg2[28]),
        .I2(tx_xgmii_data_reg2[27]),
        .I3(tx_xgmii_data_reg2[31]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(\c3[1]_i_2_n_0 ),
        .O(\c3[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c3[1]_i_2 
       (.I0(tx_xgmii_data_reg2[30]),
        .I1(tx_xgmii_data_reg2[27]),
        .I2(tx_xgmii_data_reg2[25]),
        .I3(tx_xgmii_data_reg2[24]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(tx_xgmii_data_reg2[31]),
        .O(\c3[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c3[2]_i_1 
       (.I0(\c3[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[31]),
        .I2(tx_xgmii_data_reg2[27]),
        .I3(\c3[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(tx_xgmii_data_reg2[30]),
        .O(\c3[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \c3[2]_i_2 
       (.I0(tx_xgmii_data_reg2[24]),
        .I1(tx_xgmii_data_reg2[25]),
        .I2(tx_xgmii_data_reg2[27]),
        .O(\c3[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c3[2]_i_3 
       (.I0(tx_xgmii_data_reg2[26]),
        .I1(tx_xgmii_data_reg2[28]),
        .O(\c3[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c3[3]_i_1 
       (.I0(\c3[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[29]),
        .I2(tx_xgmii_data_reg2[30]),
        .I3(tx_xgmii_data_reg2[31]),
        .O(\c3[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \c3[4]_i_1 
       (.I0(tx_xgmii_data_reg2[27]),
        .I1(tx_xgmii_data_reg2[31]),
        .I2(tx_xgmii_data_reg2[28]),
        .I3(\c3[4]_i_3_n_0 ),
        .O(\c3[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c3[4]_i_2 
       (.I0(\c3[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[30]),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[29]),
        .O(\c3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \c3[4]_i_3 
       (.I0(tx_xgmii_data_reg2[25]),
        .I1(tx_xgmii_data_reg2[24]),
        .I2(tx_xgmii_ctrl_reg2[3]),
        .I3(tx_xgmii_data_reg2[26]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(tx_xgmii_data_reg2[30]),
        .O(\c3[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c3[4]_i_4 
       (.I0(tx_xgmii_data_reg2[28]),
        .I1(tx_xgmii_data_reg2[26]),
        .I2(tx_xgmii_data_reg2[24]),
        .I3(tx_xgmii_data_reg2[25]),
        .I4(tx_xgmii_data_reg2[27]),
        .O(\c3[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000222E)) 
    \c3[5]_i_1 
       (.I0(c3[5]),
        .I1(tx_xgmii_ctrl_reg2[3]),
        .I2(\c3[5]_i_2_n_0 ),
        .I3(\c3[2]_i_2_n_0 ),
        .I4(\c3[5]_i_3_n_0 ),
        .O(\c3[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FDFDF7FFFFFFF)) 
    \c3[5]_i_2 
       (.I0(tx_xgmii_data_reg2[28]),
        .I1(tx_xgmii_data_reg2[30]),
        .I2(tx_xgmii_data_reg2[26]),
        .I3(tx_xgmii_data_reg2[29]),
        .I4(tx_xgmii_data_reg2[31]),
        .I5(tx_xgmii_data_reg2[27]),
        .O(\c3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c3[5]_i_3 
       (.I0(tx_xgmii_data_reg2[28]),
        .I1(tx_xgmii_data_reg2[27]),
        .I2(tx_xgmii_data_reg2[24]),
        .I3(tx_xgmii_data_reg2[25]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(\c3[5]_i_4_n_0 ),
        .O(\c3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c3[5]_i_4 
       (.I0(tx_xgmii_ctrl_reg2[3]),
        .I1(tx_xgmii_data_reg2[26]),
        .I2(tx_xgmii_data_reg2[28]),
        .I3(tx_xgmii_data_reg2[31]),
        .I4(tx_xgmii_data_reg2[29]),
        .I5(tx_xgmii_data_reg2[30]),
        .O(\c3[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c3[6]_i_1 
       (.I0(c3[6]),
        .I1(tx_xgmii_ctrl_reg2[3]),
        .I2(\c3[6]_i_2_n_0 ),
        .I3(\c3[6]_i_3_n_0 ),
        .O(\c3[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c3[6]_i_2 
       (.I0(tx_xgmii_data_reg2[30]),
        .I1(tx_xgmii_data_reg2[29]),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[27]),
        .I4(\c3[2]_i_3_n_0 ),
        .I5(\c3[2]_i_2_n_0 ),
        .O(\c3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c3[6]_i_3 
       (.I0(tx_xgmii_data_reg2[28]),
        .I1(tx_xgmii_data_reg2[27]),
        .I2(tx_xgmii_data_reg2[24]),
        .I3(tx_xgmii_data_reg2[25]),
        .I4(tx_xgmii_data_reg2[30]),
        .I5(\c3[6]_i_4_n_0 ),
        .O(\c3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c3[6]_i_4 
       (.I0(tx_xgmii_data_reg2[30]),
        .I1(tx_xgmii_data_reg2[31]),
        .I2(tx_xgmii_data_reg2[29]),
        .I3(tx_xgmii_data_reg2[28]),
        .I4(tx_xgmii_ctrl_reg2[3]),
        .I5(tx_xgmii_data_reg2[26]),
        .O(\c3[6]_i_4_n_0 ));
  FDRE \c3_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c3[0]_i_1_n_0 ),
        .Q(c3[0]),
        .R(1'b0));
  FDRE \c3_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[1]_i_1_n_0 ),
        .Q(c3[1]),
        .R(\c3[4]_i_1_n_0 ));
  FDRE \c3_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[2]_i_1_n_0 ),
        .Q(c3[2]),
        .R(\c3[4]_i_1_n_0 ));
  FDRE \c3_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[3]_i_1_n_0 ),
        .Q(c3[3]),
        .R(\c3[4]_i_1_n_0 ));
  FDRE \c3_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\c3[4]_i_2_n_0 ),
        .Q(c3[4]),
        .R(\c3[4]_i_1_n_0 ));
  FDRE \c3_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c3[5]_i_1_n_0 ),
        .Q(c3[5]),
        .R(1'b0));
  FDRE \c3_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c3[6]_i_1_n_0 ),
        .Q(c3[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c4[0]_i_1 
       (.I0(\c4[0]_i_2_n_0 ),
        .I1(\c4[5]_i_3_n_0 ),
        .O(\c4[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FFF5555088A0000)) 
    \c4[0]_i_2 
       (.I0(tx_xgmii_ctrl_reg2[4]),
        .I1(tx_xgmii_data_reg2[37]),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[39]),
        .I4(\c4[4]_i_5_n_0 ),
        .I5(c4[0]),
        .O(\c4[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h77DF)) 
    \c4[1]_i_1 
       (.I0(\c4[1]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[37]),
        .O(\c4[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000004000)) 
    \c4[1]_i_2 
       (.I0(tx_xgmii_data_reg2[38]),
        .I1(tx_xgmii_data_reg2[35]),
        .I2(tx_xgmii_data_reg2[34]),
        .I3(tx_xgmii_data_reg2[36]),
        .I4(tx_xgmii_data_reg2[33]),
        .I5(tx_xgmii_data_reg2[32]),
        .O(\c4[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF75FFFFF)) 
    \c4[2]_i_1 
       (.I0(\c4[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[39]),
        .I4(tx_xgmii_data_reg2[37]),
        .O(\c4[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000080)) 
    \c4[2]_i_2 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(tx_xgmii_data_reg2[34]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[33]),
        .I4(tx_xgmii_data_reg2[32]),
        .O(\c4[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9DFF)) 
    \c4[3]_i_1 
       (.I0(tx_xgmii_data_reg2[37]),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(\c4[4]_i_5_n_0 ),
        .O(\c4[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \c4[4]_i_1 
       (.I0(tx_xgmii_data_reg2[38]),
        .I1(tx_xgmii_data_reg2[37]),
        .I2(tx_xgmii_data_reg2[36]),
        .I3(\c4[4]_i_4_n_0 ),
        .O(\c4[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA88AAAAA)) 
    \c4[4]_i_2 
       (.I0(tx_xgmii_ctrl_reg2[4]),
        .I1(tx_xgmii_data_reg2[37]),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[39]),
        .I4(\c4[4]_i_5_n_0 ),
        .O(\c4[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD7FD)) 
    \c4[4]_i_3 
       (.I0(\c4[4]_i_5_n_0 ),
        .I1(tx_xgmii_data_reg2[37]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(tx_xgmii_data_reg2[38]),
        .O(\c4[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \c4[4]_i_4 
       (.I0(tx_xgmii_data_reg2[33]),
        .I1(tx_xgmii_ctrl_reg2[4]),
        .I2(tx_xgmii_data_reg2[34]),
        .I3(tx_xgmii_data_reg2[32]),
        .I4(tx_xgmii_data_reg2[39]),
        .I5(tx_xgmii_data_reg2[35]),
        .O(\c4[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \c4[4]_i_5 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(tx_xgmii_data_reg2[34]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[33]),
        .I4(tx_xgmii_data_reg2[32]),
        .O(\c4[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \c4[5]_i_1 
       (.I0(c4[5]),
        .I1(\c4[4]_i_2_n_0 ),
        .I2(\c4[5]_i_2_n_0 ),
        .I3(\c4[5]_i_3_n_0 ),
        .O(\c4[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02808200)) 
    \c4[5]_i_2 
       (.I0(\c4[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[35]),
        .I4(tx_xgmii_data_reg2[37]),
        .O(\c4[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000080)) 
    \c4[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg2[4]),
        .I1(tx_xgmii_data_reg2[33]),
        .I2(tx_xgmii_data_reg2[32]),
        .I3(tx_xgmii_data_reg2[35]),
        .I4(tx_xgmii_data_reg2[36]),
        .I5(\c4[5]_i_4_n_0 ),
        .O(\c4[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFD)) 
    \c4[5]_i_4 
       (.I0(tx_xgmii_data_reg2[34]),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_data_reg2[36]),
        .I3(tx_xgmii_data_reg2[37]),
        .I4(tx_xgmii_data_reg2[38]),
        .O(\c4[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \c4[6]_i_1 
       (.I0(c4[6]),
        .I1(\c4[4]_i_5_n_0 ),
        .I2(\c4[6]_i_2_n_0 ),
        .I3(tx_xgmii_ctrl_reg2[4]),
        .I4(\c4[6]_i_3_n_0 ),
        .I5(\c4[6]_i_4_n_0 ),
        .O(\c4[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \c4[6]_i_2 
       (.I0(tx_xgmii_data_reg2[37]),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_data_reg2[39]),
        .O(\c4[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6A800000)) 
    \c4[6]_i_3 
       (.I0(tx_xgmii_data_reg2[37]),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[35]),
        .I4(\c4[2]_i_2_n_0 ),
        .O(\c4[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c4[6]_i_4 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(tx_xgmii_data_reg2[35]),
        .I2(tx_xgmii_data_reg2[32]),
        .I3(tx_xgmii_data_reg2[33]),
        .I4(tx_xgmii_data_reg2[38]),
        .I5(\c4[6]_i_5_n_0 ),
        .O(\c4[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FDFFFFFFFDFFFDF)) 
    \c4[6]_i_5 
       (.I0(tx_xgmii_data_reg2[34]),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_ctrl_reg2[4]),
        .I3(tx_xgmii_data_reg2[38]),
        .I4(tx_xgmii_data_reg2[36]),
        .I5(tx_xgmii_data_reg2[37]),
        .O(\c4[6]_i_5_n_0 ));
  FDRE \c4_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c4[0]_i_1_n_0 ),
        .Q(c4[0]),
        .R(1'b0));
  FDRE \c4_reg[1] 
       (.C(coreclk),
        .CE(\c4[4]_i_2_n_0 ),
        .D(\c4[1]_i_1_n_0 ),
        .Q(c4[1]),
        .R(\c4[4]_i_1_n_0 ));
  FDRE \c4_reg[2] 
       (.C(coreclk),
        .CE(\c4[4]_i_2_n_0 ),
        .D(\c4[2]_i_1_n_0 ),
        .Q(c4[2]),
        .R(\c4[4]_i_1_n_0 ));
  FDRE \c4_reg[3] 
       (.C(coreclk),
        .CE(\c4[4]_i_2_n_0 ),
        .D(\c4[3]_i_1_n_0 ),
        .Q(c4[3]),
        .R(\c4[4]_i_1_n_0 ));
  FDRE \c4_reg[4] 
       (.C(coreclk),
        .CE(\c4[4]_i_2_n_0 ),
        .D(\c4[4]_i_3_n_0 ),
        .Q(c4[4]),
        .R(\c4[4]_i_1_n_0 ));
  FDRE \c4_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c4[5]_i_1_n_0 ),
        .Q(c4[5]),
        .R(1'b0));
  FDRE \c4_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c4[6]_i_1_n_0 ),
        .Q(c4[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \c5[0]_i_1 
       (.I0(\c5[0]_i_2_n_0 ),
        .I1(\c5[5]_i_3_n_0 ),
        .O(\c5[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h004FFFFF004F0000)) 
    \c5[0]_i_2 
       (.I0(tx_xgmii_data_reg2[47]),
        .I1(tx_xgmii_data_reg2[45]),
        .I2(tx_xgmii_data_reg2[46]),
        .I3(\c5[4]_i_4_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[5]),
        .I5(c5[0]),
        .O(\c5[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c5[1]_i_1 
       (.I0(tx_xgmii_data_reg2[42]),
        .I1(tx_xgmii_data_reg2[44]),
        .I2(tx_xgmii_data_reg2[43]),
        .I3(tx_xgmii_data_reg2[47]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(\c5[1]_i_2_n_0 ),
        .O(\c5[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c5[1]_i_2 
       (.I0(tx_xgmii_data_reg2[46]),
        .I1(tx_xgmii_data_reg2[43]),
        .I2(tx_xgmii_data_reg2[41]),
        .I3(tx_xgmii_data_reg2[40]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(tx_xgmii_data_reg2[47]),
        .O(\c5[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c5[2]_i_1 
       (.I0(\c5[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[47]),
        .I2(tx_xgmii_data_reg2[43]),
        .I3(\c5[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(tx_xgmii_data_reg2[46]),
        .O(\c5[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \c5[2]_i_2 
       (.I0(tx_xgmii_data_reg2[40]),
        .I1(tx_xgmii_data_reg2[41]),
        .I2(tx_xgmii_data_reg2[43]),
        .O(\c5[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c5[2]_i_3 
       (.I0(tx_xgmii_data_reg2[42]),
        .I1(tx_xgmii_data_reg2[44]),
        .O(\c5[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c5[3]_i_1 
       (.I0(\c5[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[45]),
        .I2(tx_xgmii_data_reg2[46]),
        .I3(tx_xgmii_data_reg2[47]),
        .O(\c5[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \c5[4]_i_1 
       (.I0(tx_xgmii_data_reg2[43]),
        .I1(tx_xgmii_data_reg2[47]),
        .I2(tx_xgmii_data_reg2[44]),
        .I3(\c5[4]_i_3_n_0 ),
        .O(\c5[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c5[4]_i_2 
       (.I0(\c5[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[46]),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[45]),
        .O(\c5[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \c5[4]_i_3 
       (.I0(tx_xgmii_data_reg2[41]),
        .I1(tx_xgmii_data_reg2[40]),
        .I2(tx_xgmii_ctrl_reg2[5]),
        .I3(tx_xgmii_data_reg2[42]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(tx_xgmii_data_reg2[46]),
        .O(\c5[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c5[4]_i_4 
       (.I0(tx_xgmii_data_reg2[44]),
        .I1(tx_xgmii_data_reg2[42]),
        .I2(tx_xgmii_data_reg2[40]),
        .I3(tx_xgmii_data_reg2[41]),
        .I4(tx_xgmii_data_reg2[43]),
        .O(\c5[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000222E)) 
    \c5[5]_i_1 
       (.I0(c5[5]),
        .I1(tx_xgmii_ctrl_reg2[5]),
        .I2(\c5[5]_i_2_n_0 ),
        .I3(\c5[2]_i_2_n_0 ),
        .I4(\c5[5]_i_3_n_0 ),
        .O(\c5[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FDFDF7FFFFFFF)) 
    \c5[5]_i_2 
       (.I0(tx_xgmii_data_reg2[44]),
        .I1(tx_xgmii_data_reg2[46]),
        .I2(tx_xgmii_data_reg2[42]),
        .I3(tx_xgmii_data_reg2[45]),
        .I4(tx_xgmii_data_reg2[47]),
        .I5(tx_xgmii_data_reg2[43]),
        .O(\c5[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c5[5]_i_3 
       (.I0(tx_xgmii_data_reg2[44]),
        .I1(tx_xgmii_data_reg2[43]),
        .I2(tx_xgmii_data_reg2[40]),
        .I3(tx_xgmii_data_reg2[41]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(\c5[5]_i_4_n_0 ),
        .O(\c5[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c5[5]_i_4 
       (.I0(tx_xgmii_ctrl_reg2[5]),
        .I1(tx_xgmii_data_reg2[42]),
        .I2(tx_xgmii_data_reg2[44]),
        .I3(tx_xgmii_data_reg2[47]),
        .I4(tx_xgmii_data_reg2[45]),
        .I5(tx_xgmii_data_reg2[46]),
        .O(\c5[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c5[6]_i_1 
       (.I0(c5[6]),
        .I1(tx_xgmii_ctrl_reg2[5]),
        .I2(\c5[6]_i_2_n_0 ),
        .I3(\c5[6]_i_3_n_0 ),
        .O(\c5[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c5[6]_i_2 
       (.I0(tx_xgmii_data_reg2[46]),
        .I1(tx_xgmii_data_reg2[45]),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[43]),
        .I4(\c5[2]_i_3_n_0 ),
        .I5(\c5[2]_i_2_n_0 ),
        .O(\c5[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c5[6]_i_3 
       (.I0(tx_xgmii_data_reg2[44]),
        .I1(tx_xgmii_data_reg2[43]),
        .I2(tx_xgmii_data_reg2[40]),
        .I3(tx_xgmii_data_reg2[41]),
        .I4(tx_xgmii_data_reg2[46]),
        .I5(\c5[6]_i_4_n_0 ),
        .O(\c5[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c5[6]_i_4 
       (.I0(tx_xgmii_data_reg2[46]),
        .I1(tx_xgmii_data_reg2[47]),
        .I2(tx_xgmii_data_reg2[45]),
        .I3(tx_xgmii_data_reg2[44]),
        .I4(tx_xgmii_ctrl_reg2[5]),
        .I5(tx_xgmii_data_reg2[42]),
        .O(\c5[6]_i_4_n_0 ));
  FDRE \c5_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c5[0]_i_1_n_0 ),
        .Q(c5[0]),
        .R(1'b0));
  FDRE \c5_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[1]_i_1_n_0 ),
        .Q(c5[1]),
        .R(\c5[4]_i_1_n_0 ));
  FDRE \c5_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[2]_i_1_n_0 ),
        .Q(c5[2]),
        .R(\c5[4]_i_1_n_0 ));
  FDRE \c5_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[3]_i_1_n_0 ),
        .Q(c5[3]),
        .R(\c5[4]_i_1_n_0 ));
  FDRE \c5_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\c5[4]_i_2_n_0 ),
        .Q(c5[4]),
        .R(\c5[4]_i_1_n_0 ));
  FDRE \c5_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c5[5]_i_1_n_0 ),
        .Q(c5[5]),
        .R(1'b0));
  FDRE \c5_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c5[6]_i_1_n_0 ),
        .Q(c5[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \c6[0]_i_1 
       (.I0(\c6[0]_i_2_n_0 ),
        .I1(\c6[5]_i_3_n_0 ),
        .O(\c6[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h004FFFFF004F0000)) 
    \c6[0]_i_2 
       (.I0(tx_xgmii_data_reg2[55]),
        .I1(tx_xgmii_data_reg2[53]),
        .I2(tx_xgmii_data_reg2[54]),
        .I3(\c6[4]_i_4_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[6]),
        .I5(c6[0]),
        .O(\c6[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c6[1]_i_1 
       (.I0(tx_xgmii_data_reg2[50]),
        .I1(tx_xgmii_data_reg2[52]),
        .I2(tx_xgmii_data_reg2[51]),
        .I3(tx_xgmii_data_reg2[55]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(\c6[1]_i_2_n_0 ),
        .O(\c6[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c6[1]_i_2 
       (.I0(tx_xgmii_data_reg2[54]),
        .I1(tx_xgmii_data_reg2[51]),
        .I2(tx_xgmii_data_reg2[49]),
        .I3(tx_xgmii_data_reg2[48]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(tx_xgmii_data_reg2[55]),
        .O(\c6[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c6[2]_i_1 
       (.I0(\c6[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[55]),
        .I2(tx_xgmii_data_reg2[51]),
        .I3(\c6[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(tx_xgmii_data_reg2[54]),
        .O(\c6[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \c6[2]_i_2 
       (.I0(tx_xgmii_data_reg2[48]),
        .I1(tx_xgmii_data_reg2[49]),
        .I2(tx_xgmii_data_reg2[51]),
        .O(\c6[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c6[2]_i_3 
       (.I0(tx_xgmii_data_reg2[50]),
        .I1(tx_xgmii_data_reg2[52]),
        .O(\c6[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c6[3]_i_1 
       (.I0(\c6[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[53]),
        .I2(tx_xgmii_data_reg2[54]),
        .I3(tx_xgmii_data_reg2[55]),
        .O(\c6[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \c6[4]_i_1 
       (.I0(tx_xgmii_data_reg2[51]),
        .I1(tx_xgmii_data_reg2[55]),
        .I2(tx_xgmii_data_reg2[52]),
        .I3(\c6[4]_i_3_n_0 ),
        .O(\c6[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c6[4]_i_2 
       (.I0(\c6[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[54]),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[53]),
        .O(\c6[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \c6[4]_i_3 
       (.I0(tx_xgmii_data_reg2[49]),
        .I1(tx_xgmii_data_reg2[48]),
        .I2(tx_xgmii_ctrl_reg2[6]),
        .I3(tx_xgmii_data_reg2[50]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(tx_xgmii_data_reg2[54]),
        .O(\c6[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c6[4]_i_4 
       (.I0(tx_xgmii_data_reg2[52]),
        .I1(tx_xgmii_data_reg2[50]),
        .I2(tx_xgmii_data_reg2[48]),
        .I3(tx_xgmii_data_reg2[49]),
        .I4(tx_xgmii_data_reg2[51]),
        .O(\c6[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000222E)) 
    \c6[5]_i_1 
       (.I0(c6[5]),
        .I1(tx_xgmii_ctrl_reg2[6]),
        .I2(\c6[5]_i_2_n_0 ),
        .I3(\c6[2]_i_2_n_0 ),
        .I4(\c6[5]_i_3_n_0 ),
        .O(\c6[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FDFDF7FFFFFFF)) 
    \c6[5]_i_2 
       (.I0(tx_xgmii_data_reg2[52]),
        .I1(tx_xgmii_data_reg2[54]),
        .I2(tx_xgmii_data_reg2[50]),
        .I3(tx_xgmii_data_reg2[53]),
        .I4(tx_xgmii_data_reg2[55]),
        .I5(tx_xgmii_data_reg2[51]),
        .O(\c6[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c6[5]_i_3 
       (.I0(tx_xgmii_data_reg2[52]),
        .I1(tx_xgmii_data_reg2[51]),
        .I2(tx_xgmii_data_reg2[48]),
        .I3(tx_xgmii_data_reg2[49]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(\c6[5]_i_4_n_0 ),
        .O(\c6[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c6[5]_i_4 
       (.I0(tx_xgmii_ctrl_reg2[6]),
        .I1(tx_xgmii_data_reg2[50]),
        .I2(tx_xgmii_data_reg2[52]),
        .I3(tx_xgmii_data_reg2[55]),
        .I4(tx_xgmii_data_reg2[53]),
        .I5(tx_xgmii_data_reg2[54]),
        .O(\c6[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c6[6]_i_1 
       (.I0(c6[6]),
        .I1(tx_xgmii_ctrl_reg2[6]),
        .I2(\c6[6]_i_2_n_0 ),
        .I3(\c6[6]_i_3_n_0 ),
        .O(\c6[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c6[6]_i_2 
       (.I0(tx_xgmii_data_reg2[54]),
        .I1(tx_xgmii_data_reg2[53]),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[51]),
        .I4(\c6[2]_i_3_n_0 ),
        .I5(\c6[2]_i_2_n_0 ),
        .O(\c6[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c6[6]_i_3 
       (.I0(tx_xgmii_data_reg2[52]),
        .I1(tx_xgmii_data_reg2[51]),
        .I2(tx_xgmii_data_reg2[48]),
        .I3(tx_xgmii_data_reg2[49]),
        .I4(tx_xgmii_data_reg2[54]),
        .I5(\c6[6]_i_4_n_0 ),
        .O(\c6[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c6[6]_i_4 
       (.I0(tx_xgmii_data_reg2[54]),
        .I1(tx_xgmii_data_reg2[55]),
        .I2(tx_xgmii_data_reg2[53]),
        .I3(tx_xgmii_data_reg2[52]),
        .I4(tx_xgmii_ctrl_reg2[6]),
        .I5(tx_xgmii_data_reg2[50]),
        .O(\c6[6]_i_4_n_0 ));
  FDRE \c6_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c6[0]_i_1_n_0 ),
        .Q(c6[0]),
        .R(1'b0));
  FDRE \c6_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[1]_i_1_n_0 ),
        .Q(c6[1]),
        .R(\c6[4]_i_1_n_0 ));
  FDRE \c6_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[2]_i_1_n_0 ),
        .Q(c6[2]),
        .R(\c6[4]_i_1_n_0 ));
  FDRE \c6_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[3]_i_1_n_0 ),
        .Q(c6[3]),
        .R(\c6[4]_i_1_n_0 ));
  FDRE \c6_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\c6[4]_i_2_n_0 ),
        .Q(c6[4]),
        .R(\c6[4]_i_1_n_0 ));
  FDRE \c6_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c6[5]_i_1_n_0 ),
        .Q(c6[5]),
        .R(1'b0));
  FDRE \c6_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c6[6]_i_1_n_0 ),
        .Q(c6[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \c7[0]_i_1 
       (.I0(\c7[0]_i_2_n_0 ),
        .I1(\c7[5]_i_3_n_0 ),
        .O(\c7[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h004FFFFF004F0000)) 
    \c7[0]_i_2 
       (.I0(tx_xgmii_data_reg2[63]),
        .I1(tx_xgmii_data_reg2[61]),
        .I2(tx_xgmii_data_reg2[62]),
        .I3(\c7[4]_i_4_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[7]),
        .I5(c7[0]),
        .O(\c7[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F7F7F)) 
    \c7[1]_i_1 
       (.I0(tx_xgmii_data_reg2[58]),
        .I1(tx_xgmii_data_reg2[60]),
        .I2(tx_xgmii_data_reg2[59]),
        .I3(tx_xgmii_data_reg2[63]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(\c7[1]_i_2_n_0 ),
        .O(\c7[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFBFFFFFFFFDFFB)) 
    \c7[1]_i_2 
       (.I0(tx_xgmii_data_reg2[62]),
        .I1(tx_xgmii_data_reg2[59]),
        .I2(tx_xgmii_data_reg2[57]),
        .I3(tx_xgmii_data_reg2[56]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(tx_xgmii_data_reg2[63]),
        .O(\c7[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEBFFFFFFEFFFFF)) 
    \c7[2]_i_1 
       (.I0(\c7[2]_i_2_n_0 ),
        .I1(tx_xgmii_data_reg2[63]),
        .I2(tx_xgmii_data_reg2[59]),
        .I3(\c7[2]_i_3_n_0 ),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(tx_xgmii_data_reg2[62]),
        .O(\c7[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \c7[2]_i_2 
       (.I0(tx_xgmii_data_reg2[56]),
        .I1(tx_xgmii_data_reg2[57]),
        .I2(tx_xgmii_data_reg2[59]),
        .O(\c7[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \c7[2]_i_3 
       (.I0(tx_xgmii_data_reg2[58]),
        .I1(tx_xgmii_data_reg2[60]),
        .O(\c7[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEBFB)) 
    \c7[3]_i_1 
       (.I0(\c7[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[61]),
        .I2(tx_xgmii_data_reg2[62]),
        .I3(tx_xgmii_data_reg2[63]),
        .O(\c7[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \c7[4]_i_1 
       (.I0(tx_xgmii_data_reg2[59]),
        .I1(tx_xgmii_data_reg2[63]),
        .I2(tx_xgmii_data_reg2[60]),
        .I3(\c7[4]_i_3_n_0 ),
        .O(\c7[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBE)) 
    \c7[4]_i_2 
       (.I0(\c7[4]_i_4_n_0 ),
        .I1(tx_xgmii_data_reg2[62]),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[61]),
        .O(\c7[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \c7[4]_i_3 
       (.I0(tx_xgmii_data_reg2[57]),
        .I1(tx_xgmii_data_reg2[56]),
        .I2(tx_xgmii_ctrl_reg2[7]),
        .I3(tx_xgmii_data_reg2[58]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(tx_xgmii_data_reg2[62]),
        .O(\c7[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \c7[4]_i_4 
       (.I0(tx_xgmii_data_reg2[60]),
        .I1(tx_xgmii_data_reg2[58]),
        .I2(tx_xgmii_data_reg2[56]),
        .I3(tx_xgmii_data_reg2[57]),
        .I4(tx_xgmii_data_reg2[59]),
        .O(\c7[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000222E)) 
    \c7[5]_i_1 
       (.I0(c7[5]),
        .I1(tx_xgmii_ctrl_reg2[7]),
        .I2(\c7[5]_i_2_n_0 ),
        .I3(\c7[2]_i_2_n_0 ),
        .I4(\c7[5]_i_3_n_0 ),
        .O(\c7[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FDFDF7FFFFFFF)) 
    \c7[5]_i_2 
       (.I0(tx_xgmii_data_reg2[60]),
        .I1(tx_xgmii_data_reg2[62]),
        .I2(tx_xgmii_data_reg2[58]),
        .I3(tx_xgmii_data_reg2[61]),
        .I4(tx_xgmii_data_reg2[63]),
        .I5(tx_xgmii_data_reg2[59]),
        .O(\c7[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c7[5]_i_3 
       (.I0(tx_xgmii_data_reg2[60]),
        .I1(tx_xgmii_data_reg2[59]),
        .I2(tx_xgmii_data_reg2[56]),
        .I3(tx_xgmii_data_reg2[57]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(\c7[5]_i_4_n_0 ),
        .O(\c7[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFF7FF7)) 
    \c7[5]_i_4 
       (.I0(tx_xgmii_ctrl_reg2[7]),
        .I1(tx_xgmii_data_reg2[58]),
        .I2(tx_xgmii_data_reg2[60]),
        .I3(tx_xgmii_data_reg2[63]),
        .I4(tx_xgmii_data_reg2[61]),
        .I5(tx_xgmii_data_reg2[62]),
        .O(\c7[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \c7[6]_i_1 
       (.I0(c7[6]),
        .I1(tx_xgmii_ctrl_reg2[7]),
        .I2(\c7[6]_i_2_n_0 ),
        .I3(\c7[6]_i_3_n_0 ),
        .O(\c7[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007D80)) 
    \c7[6]_i_2 
       (.I0(tx_xgmii_data_reg2[62]),
        .I1(tx_xgmii_data_reg2[61]),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[59]),
        .I4(\c7[2]_i_3_n_0 ),
        .I5(\c7[2]_i_2_n_0 ),
        .O(\c7[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000018001008)) 
    \c7[6]_i_3 
       (.I0(tx_xgmii_data_reg2[60]),
        .I1(tx_xgmii_data_reg2[59]),
        .I2(tx_xgmii_data_reg2[56]),
        .I3(tx_xgmii_data_reg2[57]),
        .I4(tx_xgmii_data_reg2[62]),
        .I5(\c7[6]_i_4_n_0 ),
        .O(\c7[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFEFFFFFFFFFFFF)) 
    \c7[6]_i_4 
       (.I0(tx_xgmii_data_reg2[62]),
        .I1(tx_xgmii_data_reg2[63]),
        .I2(tx_xgmii_data_reg2[61]),
        .I3(tx_xgmii_data_reg2[60]),
        .I4(tx_xgmii_ctrl_reg2[7]),
        .I5(tx_xgmii_data_reg2[58]),
        .O(\c7[6]_i_4_n_0 ));
  FDRE \c7_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c7[0]_i_1_n_0 ),
        .Q(c7[0]),
        .R(1'b0));
  FDRE \c7_reg[1] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[1]_i_1_n_0 ),
        .Q(c7[1]),
        .R(\c7[4]_i_1_n_0 ));
  FDRE \c7_reg[2] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[2]_i_1_n_0 ),
        .Q(c7[2]),
        .R(\c7[4]_i_1_n_0 ));
  FDRE \c7_reg[3] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[3]_i_1_n_0 ),
        .Q(c7[3]),
        .R(\c7[4]_i_1_n_0 ));
  FDRE \c7_reg[4] 
       (.C(coreclk),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\c7[4]_i_2_n_0 ),
        .Q(c7[4]),
        .R(\c7[4]_i_1_n_0 ));
  FDRE \c7_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c7[5]_i_1_n_0 ),
        .Q(c7[5]),
        .R(1'b0));
  FDRE \c7_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\c7[6]_i_1_n_0 ),
        .Q(c7[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d0[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[0]),
        .O(\d0[7]_i_1_n_0 ));
  FDRE \d0_reg[0] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[0]),
        .Q(d0[0]),
        .R(1'b0));
  FDRE \d0_reg[1] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[1]),
        .Q(d0[1]),
        .R(1'b0));
  FDRE \d0_reg[2] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[2]),
        .Q(d0[2]),
        .R(1'b0));
  FDRE \d0_reg[3] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[3]),
        .Q(d0[3]),
        .R(1'b0));
  FDRE \d0_reg[4] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[4]),
        .Q(d0[4]),
        .R(1'b0));
  FDRE \d0_reg[5] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[5]),
        .Q(d0[5]),
        .R(1'b0));
  FDRE \d0_reg[6] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[6]),
        .Q(d0[6]),
        .R(1'b0));
  FDRE \d0_reg[7] 
       (.C(coreclk),
        .CE(\d0[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[7]),
        .Q(d0[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d1[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[1]),
        .O(\d1[7]_i_1_n_0 ));
  FDRE \d1_reg[0] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[8]),
        .Q(d1[0]),
        .R(1'b0));
  FDRE \d1_reg[1] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[9]),
        .Q(d1[1]),
        .R(1'b0));
  FDRE \d1_reg[2] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[10]),
        .Q(d1[2]),
        .R(1'b0));
  FDRE \d1_reg[3] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[11]),
        .Q(d1[3]),
        .R(1'b0));
  FDRE \d1_reg[4] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[12]),
        .Q(d1[4]),
        .R(1'b0));
  FDRE \d1_reg[5] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[13]),
        .Q(d1[5]),
        .R(1'b0));
  FDRE \d1_reg[6] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[14]),
        .Q(d1[6]),
        .R(1'b0));
  FDRE \d1_reg[7] 
       (.C(coreclk),
        .CE(\d1[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[15]),
        .Q(d1[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d2[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[2]),
        .O(\d2[7]_i_1_n_0 ));
  FDRE \d2_reg[0] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[16]),
        .Q(d2[0]),
        .R(1'b0));
  FDRE \d2_reg[1] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[17]),
        .Q(d2[1]),
        .R(1'b0));
  FDRE \d2_reg[2] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[18]),
        .Q(d2[2]),
        .R(1'b0));
  FDRE \d2_reg[3] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[19]),
        .Q(d2[3]),
        .R(1'b0));
  FDRE \d2_reg[4] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[20]),
        .Q(d2[4]),
        .R(1'b0));
  FDRE \d2_reg[5] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[21]),
        .Q(d2[5]),
        .R(1'b0));
  FDRE \d2_reg[6] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[22]),
        .Q(d2[6]),
        .R(1'b0));
  FDRE \d2_reg[7] 
       (.C(coreclk),
        .CE(\d2[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[23]),
        .Q(d2[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d3[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[3]),
        .O(\d3[7]_i_1_n_0 ));
  FDRE \d3_reg[0] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[24]),
        .Q(d3[0]),
        .R(1'b0));
  FDRE \d3_reg[1] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[25]),
        .Q(d3[1]),
        .R(1'b0));
  FDRE \d3_reg[2] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[26]),
        .Q(d3[2]),
        .R(1'b0));
  FDRE \d3_reg[3] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[27]),
        .Q(d3[3]),
        .R(1'b0));
  FDRE \d3_reg[4] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[28]),
        .Q(d3[4]),
        .R(1'b0));
  FDRE \d3_reg[5] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[29]),
        .Q(d3[5]),
        .R(1'b0));
  FDRE \d3_reg[6] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[30]),
        .Q(d3[6]),
        .R(1'b0));
  FDRE \d3_reg[7] 
       (.C(coreclk),
        .CE(\d3[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[31]),
        .Q(d3[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d4[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[4]),
        .O(\d4[7]_i_1_n_0 ));
  FDRE \d4_reg[0] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[32]),
        .Q(d4[0]),
        .R(1'b0));
  FDRE \d4_reg[1] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[33]),
        .Q(d4[1]),
        .R(1'b0));
  FDRE \d4_reg[2] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[34]),
        .Q(d4[2]),
        .R(1'b0));
  FDRE \d4_reg[3] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[35]),
        .Q(d4[3]),
        .R(1'b0));
  FDRE \d4_reg[4] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[36]),
        .Q(d4[4]),
        .R(1'b0));
  FDRE \d4_reg[5] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[37]),
        .Q(d4[5]),
        .R(1'b0));
  FDRE \d4_reg[6] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[38]),
        .Q(d4[6]),
        .R(1'b0));
  FDRE \d4_reg[7] 
       (.C(coreclk),
        .CE(\d4[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[39]),
        .Q(d4[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d5[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[5]),
        .O(\d5[7]_i_1_n_0 ));
  FDRE \d5_reg[0] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[40]),
        .Q(d5[0]),
        .R(1'b0));
  FDRE \d5_reg[1] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[41]),
        .Q(d5[1]),
        .R(1'b0));
  FDRE \d5_reg[2] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[42]),
        .Q(d5[2]),
        .R(1'b0));
  FDRE \d5_reg[3] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[43]),
        .Q(d5[3]),
        .R(1'b0));
  FDRE \d5_reg[4] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[44]),
        .Q(d5[4]),
        .R(1'b0));
  FDRE \d5_reg[5] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[45]),
        .Q(d5[5]),
        .R(1'b0));
  FDRE \d5_reg[6] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[46]),
        .Q(d5[6]),
        .R(1'b0));
  FDRE \d5_reg[7] 
       (.C(coreclk),
        .CE(\d5[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[47]),
        .Q(d5[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d6[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[6]),
        .O(\d6[7]_i_1_n_0 ));
  FDRE \d6_reg[0] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[48]),
        .Q(d6[0]),
        .R(1'b0));
  FDRE \d6_reg[1] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[49]),
        .Q(d6[1]),
        .R(1'b0));
  FDRE \d6_reg[2] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[50]),
        .Q(d6[2]),
        .R(1'b0));
  FDRE \d6_reg[3] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[51]),
        .Q(d6[3]),
        .R(1'b0));
  FDRE \d6_reg[4] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[52]),
        .Q(d6[4]),
        .R(1'b0));
  FDRE \d6_reg[5] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[53]),
        .Q(d6[5]),
        .R(1'b0));
  FDRE \d6_reg[6] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[54]),
        .Q(d6[6]),
        .R(1'b0));
  FDRE \d6_reg[7] 
       (.C(coreclk),
        .CE(\d6[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[55]),
        .Q(d6[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \d7[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[7]),
        .O(\d7[7]_i_1_n_0 ));
  FDRE \d7_reg[0] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[56]),
        .Q(d7[0]),
        .R(1'b0));
  FDRE \d7_reg[1] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[57]),
        .Q(d7[1]),
        .R(1'b0));
  FDRE \d7_reg[2] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[58]),
        .Q(d7[2]),
        .R(1'b0));
  FDRE \d7_reg[3] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[59]),
        .Q(d7[3]),
        .R(1'b0));
  FDRE \d7_reg[4] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[60]),
        .Q(d7[4]),
        .R(1'b0));
  FDRE \d7_reg[5] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[61]),
        .Q(d7[5]),
        .R(1'b0));
  FDRE \d7_reg[6] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[62]),
        .Q(d7[6]),
        .R(1'b0));
  FDRE \d7_reg[7] 
       (.C(coreclk),
        .CE(\d7[7]_i_1_n_0 ),
        .D(tx_xgmii_data_reg2[63]),
        .Q(d7[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8EAAAAAA)) 
    \o0[3]_i_1 
       (.I0(o0),
        .I1(tx_xgmii_data_reg2[6]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(\c0[4]_i_5_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[0]),
        .I5(tx_xgmii_data_reg2[5]),
        .O(\o0[3]_i_1_n_0 ));
  FDRE \o0_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\o0[3]_i_1_n_0 ),
        .Q(o0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8EAAAAAA)) 
    \o4[3]_i_1 
       (.I0(o4),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(\c4[4]_i_5_n_0 ),
        .I4(tx_xgmii_ctrl_reg2[4]),
        .I5(tx_xgmii_data_reg2[37]),
        .O(\o4[3]_i_1_n_0 ));
  FDRE \o4_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\o4[3]_i_1_n_0 ),
        .Q(o4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00001400)) 
    o_code_c0_i_1
       (.I0(\xgmii_txd_reg_reg[63] [5]),
        .I1(\xgmii_txd_reg_reg[63] [7]),
        .I2(\xgmii_txd_reg_reg[63] [6]),
        .I3(\xgmii_txd_reg_reg[63] [4]),
        .I4(o_code_c0_i_2_n_0),
        .O(o_code_c00));
  LUT4 #(
    .INIT(16'hFFBF)) 
    o_code_c0_i_2
       (.I0(\xgmii_txd_reg_reg[63] [0]),
        .I1(\xgmii_txd_reg_reg[63] [2]),
        .I2(\xgmii_txd_reg_reg[63] [3]),
        .I3(\xgmii_txd_reg_reg[63] [1]),
        .O(o_code_c0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_code_c0_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(o_code_c00),
        .Q(o_code_c0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    o_code_c4_i_1
       (.I0(\xgmii_txd_reg_reg[63] [37]),
        .I1(\xgmii_txd_reg_reg[63] [39]),
        .I2(\xgmii_txd_reg_reg[63] [38]),
        .I3(o_code_c4_i_2_n_0),
        .I4(\xgmii_txd_reg_reg[63] [35]),
        .I5(\xgmii_txd_reg_reg[63] [34]),
        .O(o_code_c40));
  LUT3 #(
    .INIT(8'h04)) 
    o_code_c4_i_2
       (.I0(\xgmii_txd_reg_reg[63] [33]),
        .I1(\xgmii_txd_reg_reg[63] [36]),
        .I2(\xgmii_txd_reg_reg[63] [32]),
        .O(o_code_c4_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_code_c4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(o_code_c40),
        .Q(o_code_c4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    s_code_c0_i_1
       (.I0(\xgmii_txd_reg_reg[63] [1]),
        .I1(\xgmii_txd_reg_reg[63] [0]),
        .I2(\xgmii_txd_reg_reg[63] [3]),
        .I3(\xgmii_txd_reg_reg[63] [7]),
        .I4(s_code_c0_i_2_n_0),
        .O(s_code_c0_i_1_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    s_code_c0_i_2
       (.I0(\xgmii_txd_reg_reg[63] [5]),
        .I1(\xgmii_txd_reg_reg[63] [4]),
        .I2(\xgmii_txd_reg_reg[63] [6]),
        .I3(\xgmii_txd_reg_reg[63] [2]),
        .O(s_code_c0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_code_c0_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(s_code_c0_i_1_n_0),
        .Q(s_code_c0_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    s_code_c4_i_1
       (.I0(\xgmii_txd_reg_reg[63] [34]),
        .I1(\xgmii_txd_reg_reg[63] [35]),
        .I2(s_code_c4_i_2_n_0),
        .I3(\xgmii_txd_reg_reg[63] [33]),
        .I4(\xgmii_txd_reg_reg[63] [32]),
        .I5(s_code_c4_i_3_n_0),
        .O(s_code_c4_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_code_c4_i_2
       (.I0(\xgmii_txd_reg_reg[63] [36]),
        .I1(\xgmii_txd_reg_reg[63] [37]),
        .O(s_code_c4_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    s_code_c4_i_3
       (.I0(\xgmii_txd_reg_reg[63] [39]),
        .I1(\xgmii_txd_reg_reg[63] [38]),
        .O(s_code_c4_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_code_c4_reg
       (.C(coreclk),
        .CE(1'b1),
        .D(s_code_c4_i_1_n_0),
        .Q(s_code_c4_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \t_code[0]_i_1 
       (.I0(\t_code[0]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [0]),
        .I2(\xgmii_txd_reg_reg[63] [1]),
        .I3(\xgmii_txd_reg_reg[63] [3]),
        .I4(\xgmii_txd_reg_reg[63] [2]),
        .O(\t_code[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[0]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [6]),
        .I1(\xgmii_txd_reg_reg[63] [7]),
        .I2(\xgmii_txd_reg_reg[63] [5]),
        .I3(\xgmii_txd_reg_reg[63] [4]),
        .O(\t_code[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[1]_i_1 
       (.I0(\t_code[1]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [9]),
        .I2(\xgmii_txd_reg_reg[63] [8]),
        .I3(\xgmii_txd_reg_reg[63] [11]),
        .I4(\xgmii_txd_reg_reg[63] [10]),
        .O(\t_code[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[1]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [14]),
        .I1(\xgmii_txd_reg_reg[63] [15]),
        .I2(\xgmii_txd_reg_reg[63] [12]),
        .I3(\xgmii_txd_reg_reg[63] [13]),
        .O(\t_code[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[2]_i_1 
       (.I0(\t_code[2]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [17]),
        .I2(\xgmii_txd_reg_reg[63] [16]),
        .I3(\xgmii_txd_reg_reg[63] [19]),
        .I4(\xgmii_txd_reg_reg[63] [18]),
        .O(\t_code[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[2]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [22]),
        .I1(\xgmii_txd_reg_reg[63] [23]),
        .I2(\xgmii_txd_reg_reg[63] [20]),
        .I3(\xgmii_txd_reg_reg[63] [21]),
        .O(\t_code[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[3]_i_1 
       (.I0(\t_code[3]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [25]),
        .I2(\xgmii_txd_reg_reg[63] [24]),
        .I3(\xgmii_txd_reg_reg[63] [27]),
        .I4(\xgmii_txd_reg_reg[63] [26]),
        .O(\t_code[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[3]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [30]),
        .I1(\xgmii_txd_reg_reg[63] [31]),
        .I2(\xgmii_txd_reg_reg[63] [28]),
        .I3(\xgmii_txd_reg_reg[63] [29]),
        .O(\t_code[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[4]_i_1 
       (.I0(\t_code[4]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [33]),
        .I2(\xgmii_txd_reg_reg[63] [32]),
        .I3(\xgmii_txd_reg_reg[63] [39]),
        .I4(\xgmii_txd_reg_reg[63] [38]),
        .O(\t_code[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[4]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [37]),
        .I1(\xgmii_txd_reg_reg[63] [36]),
        .I2(\xgmii_txd_reg_reg[63] [34]),
        .I3(\xgmii_txd_reg_reg[63] [35]),
        .O(\t_code[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[5]_i_1 
       (.I0(\t_code[5]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [41]),
        .I2(\xgmii_txd_reg_reg[63] [40]),
        .I3(\xgmii_txd_reg_reg[63] [43]),
        .I4(\xgmii_txd_reg_reg[63] [42]),
        .O(\t_code[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[5]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [46]),
        .I1(\xgmii_txd_reg_reg[63] [47]),
        .I2(\xgmii_txd_reg_reg[63] [44]),
        .I3(\xgmii_txd_reg_reg[63] [45]),
        .O(\t_code[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[6]_i_1 
       (.I0(\t_code[6]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [49]),
        .I2(\xgmii_txd_reg_reg[63] [48]),
        .I3(\xgmii_txd_reg_reg[63] [51]),
        .I4(\xgmii_txd_reg_reg[63] [50]),
        .O(\t_code[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[6]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [54]),
        .I1(\xgmii_txd_reg_reg[63] [55]),
        .I2(\xgmii_txd_reg_reg[63] [52]),
        .I3(\xgmii_txd_reg_reg[63] [53]),
        .O(\t_code[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \t_code[7]_i_1 
       (.I0(\t_code[7]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [57]),
        .I2(\xgmii_txd_reg_reg[63] [56]),
        .I3(\xgmii_txd_reg_reg[63] [59]),
        .I4(\xgmii_txd_reg_reg[63] [58]),
        .O(\t_code[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_code[7]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [62]),
        .I1(\xgmii_txd_reg_reg[63] [63]),
        .I2(\xgmii_txd_reg_reg[63] [60]),
        .I3(\xgmii_txd_reg_reg[63] [61]),
        .O(\t_code[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[0]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[1]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[2]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[3]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[4]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[5]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[6]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_code_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_code[7]_i_1_n_0 ),
        .Q(\t_code_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \t_type_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \t_type_reg[0]_i_1 
       (.I0(\t_type_reg[0]_i_2_n_0 ),
        .I1(\t_type_reg[0]_i_3_n_0 ),
        .I2(\t_type_reg[0]_i_4_n_0 ),
        .O(\t_type_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \t_type_reg[0]_i_2 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .I5(\t_type_reg[0]_i_5_n_0 ),
        .O(\t_type_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08080F0000000000)) 
    \t_type_reg[0]_i_3 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .I1(\t_code_reg_n_0_[0] ),
        .I2(\t_type_reg[0]_i_6_n_0 ),
        .I3(\t_code_reg_n_0_[1] ),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .I5(\block_field[5]_i_5_n_0 ),
        .O(\t_type_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \t_type_reg[0]_i_4 
       (.I0(\block_field[6]_i_2_n_0 ),
        .I1(\block_field[6]_i_3_n_0 ),
        .I2(\block_field[5]_i_4_n_0 ),
        .O(\t_type_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \t_type_reg[0]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_ctrl_reg1[6]),
        .O(\t_type_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_type_reg[0]_i_6 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .I2(p_5_in),
        .I3(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .I4(\tx_xgmii_valid_code_reg_n_0_[4] ),
        .I5(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .O(\t_type_reg[0]_i_6_n_0 ));
  FDSE \t_type_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg_reg_n_0_[1] ),
        .Q(Q[1]),
        .S(SR));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \t_type_reg[1]_i_1 
       (.I0(\t_type_reg[1]_i_2_n_0 ),
        .I1(\t_type_reg[1]_i_3_n_0 ),
        .I2(\t_type_reg[1]_i_4_n_0 ),
        .I3(\t_type_reg[1]_i_5_n_0 ),
        .I4(\t_type_reg[1]_i_6_n_0 ),
        .O(\t_type_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \t_type_reg[1]_i_10 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .I2(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[0] ),
        .I4(o_code_c4),
        .I5(s_code_c4_reg_n_0),
        .O(\t_type_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7FDF7FDF7FDF7FFF)) 
    \t_type_reg[1]_i_11 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(\t_type_reg[1]_i_12_n_0 ),
        .O(\t_type_reg[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \t_type_reg[1]_i_12 
       (.I0(o_code_c0),
        .I1(o_code_c4),
        .I2(s_code_c4_reg_n_0),
        .O(\t_type_reg[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \t_type_reg[1]_i_2 
       (.I0(\t_type_reg[0]_i_3_n_0 ),
        .I1(\t_code_reg_n_0_[0] ),
        .I2(\t_type_reg[1]_i_7_n_0 ),
        .I3(\t_type_reg[1]_i_8_n_0 ),
        .I4(\block_field[5]_i_5_n_0 ),
        .I5(tx_xgmii_ctrl_reg1[0]),
        .O(\t_type_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \t_type_reg[1]_i_3 
       (.I0(\t_type_reg[1]_i_9_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(\t_code_reg_n_0_[2] ),
        .I4(\t_type_reg[1]_i_8_n_0 ),
        .I5(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .O(\t_type_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \t_type_reg[1]_i_4 
       (.I0(\block_field[6]_i_2_n_0 ),
        .I1(\block_field[3]_i_3_n_0 ),
        .O(\t_type_reg[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h8F808080)) 
    \t_type_reg[1]_i_5 
       (.I0(p_5_in),
        .I1(\t_code_reg_n_0_[6] ),
        .I2(\block_field[0]_i_4_n_0 ),
        .I3(\t_code_reg_n_0_[7] ),
        .I4(\block_field[0]_i_5_n_0 ),
        .O(\t_type_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFFAAAAAAAA)) 
    \t_type_reg[1]_i_6 
       (.I0(\block_field[6]_i_3_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(\t_type_reg[1]_i_10_n_0 ),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(\t_type_reg[1]_i_11_n_0 ),
        .I5(\block_field[0]_i_3_n_0 ),
        .O(\t_type_reg[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \t_type_reg[1]_i_7 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[0] ),
        .I1(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .I2(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .O(\t_type_reg[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \t_type_reg[1]_i_8 
       (.I0(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .I1(p_5_in),
        .I2(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .I3(\tx_xgmii_valid_code_reg_n_0_[4] ),
        .O(\t_type_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_type_reg[1]_i_9 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(tx_xgmii_ctrl_reg1[2]),
        .O(\t_type_reg[1]_i_9_n_0 ));
  FDRE \t_type_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000011111011)) 
    \t_type_reg[2]_i_1 
       (.I0(\t_type_reg[2]_i_2_n_0 ),
        .I1(\t_type_reg[1]_i_2_n_0 ),
        .I2(\t_type_reg[2]_i_3_n_0 ),
        .I3(\t_type_reg[2]_i_4_n_0 ),
        .I4(\t_type_reg[2]_i_5_n_0 ),
        .I5(\t_type_reg[0]_i_4_n_0 ),
        .O(\t_type_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \t_type_reg[2]_i_2 
       (.I0(SR),
        .I1(\t_type_reg[0]_i_2_n_0 ),
        .O(\t_type_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCFF8BCCCCCCCC)) 
    \t_type_reg[2]_i_3 
       (.I0(\t_type_reg[1]_i_7_n_0 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(o_code_c0),
        .I3(\t_type_reg[2]_i_6_n_0 ),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .I5(tx_xgmii_ctrl_reg1[4]),
        .O(\t_type_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC003000200020002)) 
    \t_type_reg[2]_i_4 
       (.I0(s_code_c0_reg_n_0),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .I5(\t_type_reg[2]_i_7_n_0 ),
        .O(\t_type_reg[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7EFF)) 
    \t_type_reg[2]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .O(\t_type_reg[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \t_type_reg[2]_i_6 
       (.I0(s_code_c4_reg_n_0),
        .I1(o_code_c4),
        .O(\t_type_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD555555555555555)) 
    \t_type_reg[2]_i_7 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(o_code_c0),
        .I2(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .I3(p_5_in),
        .I4(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .I5(\tx_xgmii_valid_code_reg_n_0_[4] ),
        .O(\t_type_reg[2]_i_7_n_0 ));
  FDRE \t_type_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg[0]_i_1_n_0 ),
        .Q(\t_type_reg_reg_n_0_[0] ),
        .R(SR));
  FDSE \t_type_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg[1]_i_1_n_0 ),
        .Q(\t_type_reg_reg_n_0_[1] ),
        .S(SR));
  FDRE \t_type_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\t_type_reg[2]_i_1_n_0 ),
        .Q(\t_type_reg_reg_n_0_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tx_encoded_data[0]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I4(\tx_encoded_data[1]_i_2_n_0 ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(tx_encoded_data[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[10]_i_1 
       (.I0(\tx_encoded_data[16]_i_2_n_0 ),
        .I1(c0[0]),
        .I2(\tx_encoded_data[17]_i_2_n_0 ),
        .I3(d0[0]),
        .I4(d1[0]),
        .I5(\tx_encoded_data[31]_i_3_n_0 ),
        .O(tx_encoded_data[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \tx_encoded_data[11]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(d1[1]),
        .I4(\tx_encoded_data[11]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[11]));
  LUT6 #(
    .INIT(64'h0CACCCAC00A000A0)) 
    \tx_encoded_data[11]_i_2 
       (.I0(d0[1]),
        .I1(c0[1]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\t_type_reg_reg_n_0_[0] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \tx_encoded_data[12]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(d1[2]),
        .I4(\tx_encoded_data[12]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[12]));
  LUT6 #(
    .INIT(64'h0CACCCAC00A000A0)) 
    \tx_encoded_data[12]_i_2 
       (.I0(d0[2]),
        .I1(c0[2]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\t_type_reg_reg_n_0_[0] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \tx_encoded_data[13]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(d1[3]),
        .I4(\tx_encoded_data[13]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[13]));
  LUT6 #(
    .INIT(64'h0CACCCAC00A000A0)) 
    \tx_encoded_data[13]_i_2 
       (.I0(d0[3]),
        .I1(c0[3]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\t_type_reg_reg_n_0_[0] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \tx_encoded_data[14]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(d1[4]),
        .I4(\tx_encoded_data[14]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[14]));
  LUT6 #(
    .INIT(64'h0CACCCAC00A000A0)) 
    \tx_encoded_data[14]_i_2 
       (.I0(d0[4]),
        .I1(c0[4]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\t_type_reg_reg_n_0_[0] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[15]_i_1 
       (.I0(\tx_encoded_data[16]_i_2_n_0 ),
        .I1(c0[5]),
        .I2(\tx_encoded_data[17]_i_2_n_0 ),
        .I3(d0[5]),
        .I4(d1[5]),
        .I5(\tx_encoded_data[31]_i_3_n_0 ),
        .O(tx_encoded_data[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[16]_i_1 
       (.I0(\tx_encoded_data[16]_i_2_n_0 ),
        .I1(c0[6]),
        .I2(\tx_encoded_data[17]_i_2_n_0 ),
        .I3(d0[6]),
        .I4(d1[6]),
        .I5(\tx_encoded_data[31]_i_3_n_0 ),
        .O(tx_encoded_data[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \tx_encoded_data[16]_i_2 
       (.I0(\tx_encoded_data[23]_i_3_n_0 ),
        .I1(\t_type_reg_reg_n_0_[0] ),
        .I2(\t_type_reg_reg_n_0_[2] ),
        .I3(\t_type_reg_reg_n_0_[1] ),
        .I4(\tx_encoded_data[44]_i_2_n_0 ),
        .I5(\tx_encoded_data[37]_i_6_n_0 ),
        .O(\tx_encoded_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[17]_i_1 
       (.I0(\tx_encoded_data[23]_i_2_n_0 ),
        .I1(c1[0]),
        .I2(\tx_encoded_data[17]_i_2_n_0 ),
        .I3(d0[7]),
        .I4(d1[7]),
        .I5(\tx_encoded_data[31]_i_3_n_0 ),
        .O(tx_encoded_data[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \tx_encoded_data[17]_i_2 
       (.I0(\tx_encoded_data[44]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_encoded_data[24]_i_2_n_0 ),
        .O(\tx_encoded_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1D00)) 
    \tx_encoded_data[18]_i_1 
       (.I0(\tx_encoded_data[21]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d1[0]),
        .I4(\tx_encoded_data[18]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[18]));
  LUT5 #(
    .INIT(32'hF000AA22)) 
    \tx_encoded_data[18]_i_2 
       (.I0(d2[0]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(c1[1]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1D00)) 
    \tx_encoded_data[19]_i_1 
       (.I0(\tx_encoded_data[21]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d1[1]),
        .I4(\tx_encoded_data[19]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[19]));
  LUT5 #(
    .INIT(32'hAA00CC0C)) 
    \tx_encoded_data[19]_i_2 
       (.I0(c1[2]),
        .I1(d2[1]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_encoded_data[1]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_encoded_data[1]_i_2_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(tx_encoded_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tx_encoded_data[1]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1D00)) 
    \tx_encoded_data[20]_i_1 
       (.I0(\tx_encoded_data[21]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d1[2]),
        .I4(\tx_encoded_data[20]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[20]));
  LUT5 #(
    .INIT(32'hAA00CC0C)) 
    \tx_encoded_data[20]_i_2 
       (.I0(c1[3]),
        .I1(d2[2]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1D00)) 
    \tx_encoded_data[21]_i_1 
       (.I0(\tx_encoded_data[21]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d1[3]),
        .I4(\tx_encoded_data[21]_i_3_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tx_encoded_data[21]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA00CC0C)) 
    \tx_encoded_data[21]_i_3 
       (.I0(c1[4]),
        .I1(d2[3]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[22]_i_1 
       (.I0(\tx_encoded_data[23]_i_2_n_0 ),
        .I1(c1[5]),
        .I2(\tx_encoded_data[31]_i_3_n_0 ),
        .I3(d2[4]),
        .I4(d1[4]),
        .I5(\tx_encoded_data[24]_i_2_n_0 ),
        .O(tx_encoded_data[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[23]_i_1 
       (.I0(\tx_encoded_data[23]_i_2_n_0 ),
        .I1(c1[6]),
        .I2(\tx_encoded_data[31]_i_3_n_0 ),
        .I3(d2[5]),
        .I4(d1[5]),
        .I5(\tx_encoded_data[24]_i_2_n_0 ),
        .O(tx_encoded_data[23]));
  LUT6 #(
    .INIT(64'h4000000F00000000)) 
    \tx_encoded_data[23]_i_2 
       (.I0(\t_type_reg_reg_n_0_[2] ),
        .I1(\t_type_reg_reg_n_0_[1] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I5(\tx_encoded_data[23]_i_3_n_0 ),
        .O(\tx_encoded_data[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tx_encoded_data[23]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[24]_i_1 
       (.I0(\tx_encoded_data[31]_i_3_n_0 ),
        .I1(d2[6]),
        .I2(\tx_encoded_data[24]_i_2_n_0 ),
        .I3(d1[6]),
        .I4(c2[0]),
        .I5(\tx_encoded_data[30]_i_2_n_0 ),
        .O(tx_encoded_data[24]));
  LUT6 #(
    .INIT(64'hAAAAAAAABBABAAAB)) 
    \tx_encoded_data[24]_i_2 
       (.I0(\tx_encoded_data[24]_i_3_n_0 ),
        .I1(\tx_encoded_data[1]_i_2_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I5(\tx_encoded_data[21]_i_2_n_0 ),
        .O(\tx_encoded_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \tx_encoded_data[24]_i_3 
       (.I0(\tx_encoded_data[31]_i_4_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .O(\tx_encoded_data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tx_encoded_data[25]_i_1 
       (.I0(\tx_encoded_data[25]_i_2_n_0 ),
        .I1(c2[1]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d2[7]),
        .I4(\tx_encoded_data[28]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[25]));
  LUT5 #(
    .INIT(32'h04F40000)) 
    \tx_encoded_data[25]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(d1[7]),
        .O(\tx_encoded_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \tx_encoded_data[26]_i_1 
       (.I0(\tx_encoded_data[26]_i_2_n_0 ),
        .I1(c2[2]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(d3[0]),
        .I4(\tx_encoded_data[28]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[26]));
  LUT5 #(
    .INIT(32'h04F40000)) 
    \tx_encoded_data[26]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(d2[0]),
        .O(\tx_encoded_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \tx_encoded_data[27]_i_1 
       (.I0(\tx_encoded_data[28]_i_2_n_0 ),
        .I1(d3[1]),
        .I2(c2[3]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_encoded_data[27]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[27]));
  LUT5 #(
    .INIT(32'h04F40000)) 
    \tx_encoded_data[27]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(d2[1]),
        .O(\tx_encoded_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \tx_encoded_data[28]_i_1 
       (.I0(\tx_encoded_data[28]_i_2_n_0 ),
        .I1(d3[2]),
        .I2(c2[4]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_encoded_data[28]_i_3_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \tx_encoded_data[28]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04F40000)) 
    \tx_encoded_data[28]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(d2[2]),
        .O(\tx_encoded_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[29]_i_1 
       (.I0(\tx_encoded_data[31]_i_2_n_0 ),
        .I1(d2[3]),
        .I2(\tx_encoded_data[30]_i_2_n_0 ),
        .I3(c2[5]),
        .I4(d3[3]),
        .I5(\tx_encoded_data[31]_i_3_n_0 ),
        .O(tx_encoded_data[29]));
  LUT4 #(
    .INIT(16'hF444)) 
    \tx_encoded_data[2]_i_1 
       (.I0(tx_encoded_data[0]),
        .I1(d0[0]),
        .I2(data4[2]),
        .I3(\tx_encoded_data[9]_i_2_n_0 ),
        .O(tx_encoded_data[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[30]_i_1 
       (.I0(\tx_encoded_data[31]_i_2_n_0 ),
        .I1(d2[4]),
        .I2(\tx_encoded_data[30]_i_2_n_0 ),
        .I3(c2[6]),
        .I4(d3[4]),
        .I5(\tx_encoded_data[31]_i_3_n_0 ),
        .O(tx_encoded_data[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8C000000)) 
    \tx_encoded_data[30]_i_2 
       (.I0(\tx_encoded_data[44]_i_5_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_encoded_data[30]_i_3_n_0 ),
        .I4(\tx_encoded_data[44]_i_2_n_0 ),
        .I5(\tx_encoded_data[37]_i_6_n_0 ),
        .O(\tx_encoded_data[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tx_encoded_data[30]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[31]_i_1 
       (.I0(\tx_encoded_data[37]_i_3_n_0 ),
        .I1(c3[0]),
        .I2(\tx_encoded_data[31]_i_2_n_0 ),
        .I3(d2[5]),
        .I4(d3[5]),
        .I5(\tx_encoded_data[31]_i_3_n_0 ),
        .O(tx_encoded_data[31]));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \tx_encoded_data[31]_i_2 
       (.I0(\tx_encoded_data[44]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_encoded_data[31]_i_4_n_0 ),
        .I4(\tx_encoded_data[38]_i_3_n_0 ),
        .I5(\tx_encoded_data[38]_i_4_n_0 ),
        .O(\tx_encoded_data[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000081010001)) 
    \tx_encoded_data[31]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_encoded_data[1]_i_2_n_0 ),
        .O(\tx_encoded_data[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tx_encoded_data[31]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \tx_encoded_data[32]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(d3[6]),
        .I4(\tx_encoded_data[32]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[32]));
  LUT6 #(
    .INIT(64'hACA0ACA0ACECACA0)) 
    \tx_encoded_data[32]_i_2 
       (.I0(c3[1]),
        .I1(d2[6]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    \tx_encoded_data[33]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(d3[7]),
        .I4(\tx_encoded_data[33]_i_2_n_0 ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[33]));
  LUT6 #(
    .INIT(64'hACA0ACA0ACECACA0)) 
    \tx_encoded_data[33]_i_2 
       (.I0(c3[2]),
        .I1(d2[7]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \tx_encoded_data[34]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(d4[0]),
        .I3(\tx_encoded_data[34]_i_2_n_0 ),
        .I4(\tx_encoded_data[35]_i_3_n_0 ),
        .O(tx_encoded_data[34]));
  LUT6 #(
    .INIT(64'h888888888888F888)) 
    \tx_encoded_data[34]_i_2 
       (.I0(c3[3]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(d3[0]),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \tx_encoded_data[35]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(d3[1]),
        .I4(\tx_encoded_data[35]_i_2_n_0 ),
        .I5(\tx_encoded_data[35]_i_3_n_0 ),
        .O(tx_encoded_data[35]));
  LUT5 #(
    .INIT(32'hFF020202)) 
    \tx_encoded_data[35]_i_2 
       (.I0(d4[1]),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(c3[4]),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .O(\tx_encoded_data[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    \tx_encoded_data[35]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I3(o0),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(\tx_encoded_data[35]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \tx_encoded_data[36]_i_1 
       (.I0(\tx_encoded_data[36]_i_2_n_0 ),
        .I1(\tx_encoded_data[37]_i_3_n_0 ),
        .I2(c3[5]),
        .I3(\tx_encoded_data[38]_i_5_n_0 ),
        .I4(d4[2]),
        .O(tx_encoded_data[36]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2020000)) 
    \tx_encoded_data[36]_i_2 
       (.I0(\tx_encoded_data[38]_i_4_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I4(d3[2]),
        .I5(\tx_encoded_data[37]_i_4_n_0 ),
        .O(\tx_encoded_data[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \tx_encoded_data[37]_i_1 
       (.I0(\tx_encoded_data[37]_i_2_n_0 ),
        .I1(\tx_encoded_data[37]_i_3_n_0 ),
        .I2(c3[6]),
        .I3(\tx_encoded_data[38]_i_5_n_0 ),
        .I4(d4[3]),
        .O(tx_encoded_data[37]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2020000)) 
    \tx_encoded_data[37]_i_2 
       (.I0(\tx_encoded_data[38]_i_4_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I4(d3[3]),
        .I5(\tx_encoded_data[37]_i_4_n_0 ),
        .O(\tx_encoded_data[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \tx_encoded_data[37]_i_3 
       (.I0(\tx_encoded_data[37]_i_5_n_0 ),
        .I1(\tx_encoded_data[44]_i_2_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(\tx_encoded_data[37]_i_6_n_0 ),
        .O(\tx_encoded_data[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000008)) 
    \tx_encoded_data[37]_i_4 
       (.I0(o0),
        .I1(\tx_encoded_data[37]_i_7_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I5(\tx_encoded_data[1]_i_2_n_0 ),
        .O(\tx_encoded_data[37]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h2000FF00)) 
    \tx_encoded_data[37]_i_5 
       (.I0(\t_type_reg_reg_n_0_[1] ),
        .I1(\t_type_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[37]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \tx_encoded_data[37]_i_6 
       (.I0(\tx_encoded_data[23]_i_3_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .O(\tx_encoded_data[37]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_encoded_data[37]_i_7 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[37]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    \tx_encoded_data[38]_i_1 
       (.I0(\tx_encoded_data[38]_i_2_n_0 ),
        .I1(d3[4]),
        .I2(\tx_encoded_data[38]_i_3_n_0 ),
        .I3(\tx_encoded_data[38]_i_4_n_0 ),
        .I4(\tx_encoded_data[38]_i_5_n_0 ),
        .I5(d4[4]),
        .O(tx_encoded_data[38]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \tx_encoded_data[38]_i_2 
       (.I0(\tx_encoded_data[44]_i_3_n_0 ),
        .I1(\tx_encoded_data[44]_i_2_n_0 ),
        .I2(c4[0]),
        .I3(\tx_encoded_data[38]_i_6_n_0 ),
        .I4(\tx_encoded_data[41]_i_4_n_0 ),
        .I5(o4),
        .O(\tx_encoded_data[38]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \tx_encoded_data[38]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[38]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \tx_encoded_data[38]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[38]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tx_encoded_data[38]_i_5 
       (.I0(\tx_encoded_data[1]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[38]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4001000000000000)) 
    \tx_encoded_data[38]_i_6 
       (.I0(\tx_encoded_data[65]_i_5_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[38]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \tx_encoded_data[39]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(d4[5]),
        .I3(\tx_encoded_data[39]_i_2_n_0 ),
        .I4(\tx_encoded_data[41]_i_3_n_0 ),
        .O(tx_encoded_data[39]));
  LUT5 #(
    .INIT(32'hCCCA0000)) 
    \tx_encoded_data[39]_i_2 
       (.I0(d3[5]),
        .I1(c4[1]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    \tx_encoded_data[3]_i_1 
       (.I0(\tx_encoded_data[63]_i_2_n_0 ),
        .I1(data4[3]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d0[1]),
        .O(tx_encoded_data[3]));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \tx_encoded_data[40]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(d4[6]),
        .I3(\tx_encoded_data[40]_i_2_n_0 ),
        .I4(\tx_encoded_data[41]_i_3_n_0 ),
        .O(tx_encoded_data[40]));
  LUT5 #(
    .INIT(32'hCCCA0000)) 
    \tx_encoded_data[40]_i_2 
       (.I0(d3[6]),
        .I1(c4[2]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \tx_encoded_data[41]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(d4[7]),
        .I3(\tx_encoded_data[41]_i_2_n_0 ),
        .I4(\tx_encoded_data[41]_i_3_n_0 ),
        .O(tx_encoded_data[41]));
  LUT5 #(
    .INIT(32'hCCCA0000)) 
    \tx_encoded_data[41]_i_2 
       (.I0(d3[7]),
        .I1(c4[3]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \tx_encoded_data[41]_i_3 
       (.I0(\tx_encoded_data[41]_i_4_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(o4),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_encoded_data[63]_i_2_n_0 ),
        .O(\tx_encoded_data[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \tx_encoded_data[41]_i_4 
       (.I0(\t_type_reg_reg_n_0_[2] ),
        .I1(\t_type_reg_reg_n_0_[0] ),
        .I2(\t_type_reg_reg_n_0_[1] ),
        .O(\tx_encoded_data[41]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEFFAEAA)) 
    \tx_encoded_data[42]_i_1 
       (.I0(\tx_encoded_data[42]_i_2_n_0 ),
        .I1(d4[0]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d5[0]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[42]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \tx_encoded_data[42]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(c4[4]),
        .O(\tx_encoded_data[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \tx_encoded_data[43]_i_1 
       (.I0(d5[1]),
        .I1(\tx_encoded_data[65]_i_2_n_0 ),
        .I2(c4[5]),
        .I3(\tx_encoded_data[44]_i_2_n_0 ),
        .I4(\tx_encoded_data[44]_i_3_n_0 ),
        .I5(\tx_encoded_data[43]_i_2_n_0 ),
        .O(tx_encoded_data[43]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \tx_encoded_data[43]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(d4[1]),
        .I3(\tx_encoded_data[45]_i_3_n_0 ),
        .O(\tx_encoded_data[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \tx_encoded_data[44]_i_1 
       (.I0(d5[2]),
        .I1(\tx_encoded_data[65]_i_2_n_0 ),
        .I2(c4[6]),
        .I3(\tx_encoded_data[44]_i_2_n_0 ),
        .I4(\tx_encoded_data[44]_i_3_n_0 ),
        .I5(\tx_encoded_data[44]_i_4_n_0 ),
        .O(tx_encoded_data[44]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tx_encoded_data[44]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8011000088AA0000)) 
    \tx_encoded_data[44]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_encoded_data[44]_i_5_n_0 ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[44]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \tx_encoded_data[44]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(d4[2]),
        .I3(\tx_encoded_data[45]_i_3_n_0 ),
        .O(\tx_encoded_data[44]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_encoded_data[44]_i_5 
       (.I0(\t_type_reg_reg_n_0_[1] ),
        .I1(\t_type_reg_reg_n_0_[2] ),
        .O(\tx_encoded_data[44]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \tx_encoded_data[45]_i_1 
       (.I0(c5[0]),
        .I1(\tx_encoded_data[51]_i_2_n_0 ),
        .I2(\tx_encoded_data[45]_i_2_n_0 ),
        .O(tx_encoded_data[45]));
  LUT6 #(
    .INIT(64'hF8888888F888F888)) 
    \tx_encoded_data[45]_i_2 
       (.I0(d5[3]),
        .I1(\tx_encoded_data[65]_i_2_n_0 ),
        .I2(\tx_encoded_data[45]_i_3_n_0 ),
        .I3(d4[3]),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .O(\tx_encoded_data[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \tx_encoded_data[45]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73C840)) 
    \tx_encoded_data[46]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d4[4]),
        .I3(c5[1]),
        .I4(d5[4]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[46]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73C840)) 
    \tx_encoded_data[47]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d4[5]),
        .I3(c5[2]),
        .I4(d5[5]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[47]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73C840)) 
    \tx_encoded_data[48]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d4[6]),
        .I3(c5[3]),
        .I4(d5[6]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[48]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73C840)) 
    \tx_encoded_data[49]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d4[7]),
        .I3(c5[4]),
        .I4(d5[7]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[49]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    \tx_encoded_data[4]_i_1 
       (.I0(\tx_encoded_data[63]_i_2_n_0 ),
        .I1(data4[4]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d0[2]),
        .O(tx_encoded_data[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[50]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d6[0]),
        .I2(\tx_encoded_data[57]_i_2_n_0 ),
        .I3(d5[0]),
        .I4(c5[5]),
        .I5(\tx_encoded_data[51]_i_2_n_0 ),
        .O(tx_encoded_data[50]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[51]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d6[1]),
        .I2(\tx_encoded_data[57]_i_2_n_0 ),
        .I3(d5[1]),
        .I4(c5[6]),
        .I5(\tx_encoded_data[51]_i_2_n_0 ),
        .O(tx_encoded_data[51]));
  LUT6 #(
    .INIT(64'h8888888A88888888)) 
    \tx_encoded_data[51]_i_2 
       (.I0(\tx_encoded_data[44]_i_2_n_0 ),
        .I1(\tx_encoded_data[51]_i_3_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC444040400000000)) 
    \tx_encoded_data[51]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_encoded_data[44]_i_5_n_0 ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .O(\tx_encoded_data[51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[52]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d6[2]),
        .I2(\tx_encoded_data[57]_i_2_n_0 ),
        .I3(d5[2]),
        .I4(c6[0]),
        .I5(\tx_encoded_data[58]_i_2_n_0 ),
        .O(tx_encoded_data[52]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[53]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d5[3]),
        .I3(c6[1]),
        .I4(d6[3]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[53]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[54]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d5[4]),
        .I3(c6[2]),
        .I4(d6[4]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[54]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[55]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d5[5]),
        .I3(c6[3]),
        .I4(d6[5]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[55]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[56]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d5[6]),
        .I3(c6[4]),
        .I4(d6[6]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[56]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[57]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d6[7]),
        .I2(\tx_encoded_data[57]_i_2_n_0 ),
        .I3(d5[7]),
        .I4(c6[5]),
        .I5(\tx_encoded_data[58]_i_2_n_0 ),
        .O(tx_encoded_data[57]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_encoded_data[57]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(\tx_encoded_data[21]_i_2_n_0 ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .O(\tx_encoded_data[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[58]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d7[0]),
        .I2(\tx_encoded_data[65]_i_3_n_0 ),
        .I3(d6[0]),
        .I4(c6[6]),
        .I5(\tx_encoded_data[58]_i_2_n_0 ),
        .O(tx_encoded_data[58]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \tx_encoded_data[58]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I2(\tx_encoded_data[1]_i_2_n_0 ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_encoded_data[51]_i_2_n_0 ),
        .O(\tx_encoded_data[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[59]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d7[1]),
        .I2(\tx_encoded_data[65]_i_3_n_0 ),
        .I3(d6[1]),
        .I4(c7[0]),
        .I5(\tx_encoded_data[65]_i_4_n_0 ),
        .O(tx_encoded_data[59]));
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    \tx_encoded_data[5]_i_1 
       (.I0(\tx_encoded_data[63]_i_2_n_0 ),
        .I1(data4[5]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d0[3]),
        .O(tx_encoded_data[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[60]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d6[2]),
        .I3(c7[1]),
        .I4(d7[2]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[60]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[61]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d6[3]),
        .I3(c7[2]),
        .I4(d7[3]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[61]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[62]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d6[4]),
        .I3(c7[3]),
        .I4(d7[4]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[62]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
    \tx_encoded_data[63]_i_1 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(d6[5]),
        .I3(c7[4]),
        .I4(d7[5]),
        .I5(\tx_encoded_data[63]_i_2_n_0 ),
        .O(tx_encoded_data[63]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFBFBA)) 
    \tx_encoded_data[63]_i_2 
       (.I0(\tx_encoded_data[63]_i_3_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I5(\tx_encoded_data[63]_i_4_n_0 ),
        .O(\tx_encoded_data[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEAAAA)) 
    \tx_encoded_data[63]_i_3 
       (.I0(\tx_encoded_data[63]_i_5_n_0 ),
        .I1(\tx_encoded_data[63]_i_6_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_encoded_data[63]_i_7_n_0 ),
        .O(\tx_encoded_data[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_encoded_data[63]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .O(\tx_encoded_data[63]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \tx_encoded_data[63]_i_5 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\t_type_reg_reg_n_0_[1] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .O(\tx_encoded_data[63]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_encoded_data[63]_i_6 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .O(\tx_encoded_data[63]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8F0088000FFF0000)) 
    \tx_encoded_data[63]_i_7 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I1(\t_type_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .O(\tx_encoded_data[63]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[64]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d7[6]),
        .I2(\tx_encoded_data[65]_i_3_n_0 ),
        .I3(d6[6]),
        .I4(c7[5]),
        .I5(\tx_encoded_data[65]_i_4_n_0 ),
        .O(tx_encoded_data[64]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_encoded_data[65]_i_1 
       (.I0(\tx_encoded_data[65]_i_2_n_0 ),
        .I1(d7[7]),
        .I2(\tx_encoded_data[65]_i_3_n_0 ),
        .I3(d6[7]),
        .I4(c7[6]),
        .I5(\tx_encoded_data[65]_i_4_n_0 ),
        .O(tx_encoded_data[65]));
  LUT6 #(
    .INIT(64'h0000000081010001)) 
    \tx_encoded_data[65]_i_2 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I5(\tx_encoded_data[65]_i_5_n_0 ),
        .O(\tx_encoded_data[65]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \tx_encoded_data[65]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I1(\tx_encoded_data[1]_i_2_n_0 ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .O(\tx_encoded_data[65]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \tx_encoded_data[65]_i_4 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I3(\tx_encoded_data[1]_i_2_n_0 ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I5(\tx_encoded_data[51]_i_2_n_0 ),
        .O(\tx_encoded_data[65]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tx_encoded_data[65]_i_5 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .O(\tx_encoded_data[65]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    \tx_encoded_data[6]_i_1 
       (.I0(\tx_encoded_data[63]_i_2_n_0 ),
        .I1(data4[6]),
        .I2(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I4(d0[4]),
        .O(tx_encoded_data[6]));
  LUT4 #(
    .INIT(16'hF444)) 
    \tx_encoded_data[7]_i_1 
       (.I0(tx_encoded_data[0]),
        .I1(d0[5]),
        .I2(data4[7]),
        .I3(\tx_encoded_data[9]_i_2_n_0 ),
        .O(tx_encoded_data[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \tx_encoded_data[8]_i_1 
       (.I0(tx_encoded_data[0]),
        .I1(d0[6]),
        .I2(data4[8]),
        .I3(\tx_encoded_data[9]_i_2_n_0 ),
        .O(tx_encoded_data[8]));
  LUT4 #(
    .INIT(16'hF444)) 
    \tx_encoded_data[9]_i_1 
       (.I0(tx_encoded_data[0]),
        .I1(d0[7]),
        .I2(data4[9]),
        .I3(\tx_encoded_data[9]_i_2_n_0 ),
        .O(tx_encoded_data[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF04)) 
    \tx_encoded_data[9]_i_2 
       (.I0(\tx_encoded_data[1]_i_2_n_0 ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I2(\tx_encoded_data[65]_i_5_n_0 ),
        .I3(\tx_encoded_data[9]_i_3_n_0 ),
        .I4(\tx_encoded_data[37]_i_6_n_0 ),
        .I5(\tx_encoded_data[51]_i_2_n_0 ),
        .O(\tx_encoded_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404000400000004)) 
    \tx_encoded_data[9]_i_3 
       (.I0(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .I1(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .I2(\tx_encoded_data[1]_i_2_n_0 ),
        .I3(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .I4(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .I5(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .O(\tx_encoded_data[9]_i_3_n_0 ));
  FDSE \tx_encoded_data_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[0]),
        .Q(\tx_66_enc_out_reg[65] [0]),
        .S(SR));
  FDRE \tx_encoded_data_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[10]),
        .Q(\tx_66_enc_out_reg[65] [10]),
        .R(SR));
  FDRE \tx_encoded_data_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[11]),
        .Q(\tx_66_enc_out_reg[65] [11]),
        .R(SR));
  FDRE \tx_encoded_data_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[12]),
        .Q(\tx_66_enc_out_reg[65] [12]),
        .R(SR));
  FDRE \tx_encoded_data_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[13]),
        .Q(\tx_66_enc_out_reg[65] [13]),
        .R(SR));
  FDRE \tx_encoded_data_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[14]),
        .Q(\tx_66_enc_out_reg[65] [14]),
        .R(SR));
  FDRE \tx_encoded_data_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[15]),
        .Q(\tx_66_enc_out_reg[65] [15]),
        .R(SR));
  FDRE \tx_encoded_data_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[16]),
        .Q(\tx_66_enc_out_reg[65] [16]),
        .R(SR));
  FDRE \tx_encoded_data_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[17]),
        .Q(\tx_66_enc_out_reg[65] [17]),
        .R(SR));
  FDRE \tx_encoded_data_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[18]),
        .Q(\tx_66_enc_out_reg[65] [18]),
        .R(SR));
  FDRE \tx_encoded_data_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[19]),
        .Q(\tx_66_enc_out_reg[65] [19]),
        .R(SR));
  FDRE \tx_encoded_data_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[1]),
        .Q(\tx_66_enc_out_reg[65] [1]),
        .R(SR));
  FDRE \tx_encoded_data_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[20]),
        .Q(\tx_66_enc_out_reg[65] [20]),
        .R(SR));
  FDRE \tx_encoded_data_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[21]),
        .Q(\tx_66_enc_out_reg[65] [21]),
        .R(SR));
  FDRE \tx_encoded_data_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[22]),
        .Q(\tx_66_enc_out_reg[65] [22]),
        .R(SR));
  FDRE \tx_encoded_data_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[23]),
        .Q(\tx_66_enc_out_reg[65] [23]),
        .R(SR));
  FDRE \tx_encoded_data_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[24]),
        .Q(\tx_66_enc_out_reg[65] [24]),
        .R(SR));
  FDRE \tx_encoded_data_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[25]),
        .Q(\tx_66_enc_out_reg[65] [25]),
        .R(SR));
  FDSE \tx_encoded_data_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[26]),
        .Q(\tx_66_enc_out_reg[65] [26]),
        .S(SR));
  FDRE \tx_encoded_data_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[27]),
        .Q(\tx_66_enc_out_reg[65] [27]),
        .R(SR));
  FDRE \tx_encoded_data_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[28]),
        .Q(\tx_66_enc_out_reg[65] [28]),
        .R(SR));
  FDRE \tx_encoded_data_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[29]),
        .Q(\tx_66_enc_out_reg[65] [29]),
        .R(SR));
  FDSE \tx_encoded_data_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[2]),
        .Q(\tx_66_enc_out_reg[65] [2]),
        .S(SR));
  FDRE \tx_encoded_data_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[30]),
        .Q(\tx_66_enc_out_reg[65] [30]),
        .R(SR));
  FDRE \tx_encoded_data_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[31]),
        .Q(\tx_66_enc_out_reg[65] [31]),
        .R(SR));
  FDRE \tx_encoded_data_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[32]),
        .Q(\tx_66_enc_out_reg[65] [32]),
        .R(SR));
  FDRE \tx_encoded_data_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[33]),
        .Q(\tx_66_enc_out_reg[65] [33]),
        .R(SR));
  FDRE \tx_encoded_data_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[34]),
        .Q(\tx_66_enc_out_reg[65] [34]),
        .R(SR));
  FDRE \tx_encoded_data_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[35]),
        .Q(\tx_66_enc_out_reg[65] [35]),
        .R(SR));
  FDRE \tx_encoded_data_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[36]),
        .Q(\tx_66_enc_out_reg[65] [36]),
        .R(SR));
  FDRE \tx_encoded_data_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[37]),
        .Q(\tx_66_enc_out_reg[65] [37]),
        .R(SR));
  FDRE \tx_encoded_data_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[38]),
        .Q(\tx_66_enc_out_reg[65] [38]),
        .R(SR));
  FDRE \tx_encoded_data_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[39]),
        .Q(\tx_66_enc_out_reg[65] [39]),
        .R(SR));
  FDRE \tx_encoded_data_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[3]),
        .Q(\tx_66_enc_out_reg[65] [3]),
        .R(SR));
  FDRE \tx_encoded_data_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[40]),
        .Q(\tx_66_enc_out_reg[65] [40]),
        .R(SR));
  FDRE \tx_encoded_data_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[41]),
        .Q(\tx_66_enc_out_reg[65] [41]),
        .R(SR));
  FDRE \tx_encoded_data_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[42]),
        .Q(\tx_66_enc_out_reg[65] [42]),
        .R(SR));
  FDRE \tx_encoded_data_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[43]),
        .Q(\tx_66_enc_out_reg[65] [43]),
        .R(SR));
  FDRE \tx_encoded_data_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[44]),
        .Q(\tx_66_enc_out_reg[65] [44]),
        .R(SR));
  FDRE \tx_encoded_data_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[45]),
        .Q(\tx_66_enc_out_reg[65] [45]),
        .R(SR));
  FDRE \tx_encoded_data_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[46]),
        .Q(\tx_66_enc_out_reg[65] [46]),
        .R(SR));
  FDRE \tx_encoded_data_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[47]),
        .Q(\tx_66_enc_out_reg[65] [47]),
        .R(SR));
  FDRE \tx_encoded_data_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[48]),
        .Q(\tx_66_enc_out_reg[65] [48]),
        .R(SR));
  FDRE \tx_encoded_data_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[49]),
        .Q(\tx_66_enc_out_reg[65] [49]),
        .R(SR));
  FDSE \tx_encoded_data_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[4]),
        .Q(\tx_66_enc_out_reg[65] [4]),
        .S(SR));
  FDRE \tx_encoded_data_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[50]),
        .Q(\tx_66_enc_out_reg[65] [50]),
        .R(SR));
  FDRE \tx_encoded_data_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[51]),
        .Q(\tx_66_enc_out_reg[65] [51]),
        .R(SR));
  FDRE \tx_encoded_data_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[52]),
        .Q(\tx_66_enc_out_reg[65] [52]),
        .R(SR));
  FDRE \tx_encoded_data_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[53]),
        .Q(\tx_66_enc_out_reg[65] [53]),
        .R(SR));
  FDRE \tx_encoded_data_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[54]),
        .Q(\tx_66_enc_out_reg[65] [54]),
        .R(SR));
  FDRE \tx_encoded_data_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[55]),
        .Q(\tx_66_enc_out_reg[65] [55]),
        .R(SR));
  FDRE \tx_encoded_data_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[56]),
        .Q(\tx_66_enc_out_reg[65] [56]),
        .R(SR));
  FDRE \tx_encoded_data_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[57]),
        .Q(\tx_66_enc_out_reg[65] [57]),
        .R(SR));
  FDSE \tx_encoded_data_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[58]),
        .Q(\tx_66_enc_out_reg[65] [58]),
        .S(SR));
  FDRE \tx_encoded_data_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[59]),
        .Q(\tx_66_enc_out_reg[65] [59]),
        .R(SR));
  FDRE \tx_encoded_data_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[5]),
        .Q(\tx_66_enc_out_reg[65] [5]),
        .R(SR));
  FDRE \tx_encoded_data_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[60]),
        .Q(\tx_66_enc_out_reg[65] [60]),
        .R(SR));
  FDRE \tx_encoded_data_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[61]),
        .Q(\tx_66_enc_out_reg[65] [61]),
        .R(SR));
  FDRE \tx_encoded_data_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[62]),
        .Q(\tx_66_enc_out_reg[65] [62]),
        .R(SR));
  FDRE \tx_encoded_data_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[63]),
        .Q(\tx_66_enc_out_reg[65] [63]),
        .R(SR));
  FDRE \tx_encoded_data_reg[64] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[64]),
        .Q(\tx_66_enc_out_reg[65] [64]),
        .R(SR));
  FDRE \tx_encoded_data_reg[65] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[65]),
        .Q(\tx_66_enc_out_reg[65] [65]),
        .R(SR));
  FDSE \tx_encoded_data_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[6]),
        .Q(\tx_66_enc_out_reg[65] [6]),
        .S(SR));
  FDRE \tx_encoded_data_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[7]),
        .Q(\tx_66_enc_out_reg[65] [7]),
        .R(SR));
  FDSE \tx_encoded_data_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[8]),
        .Q(\tx_66_enc_out_reg[65] [8]),
        .S(SR));
  FDRE \tx_encoded_data_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_encoded_data[9]),
        .Q(\tx_66_enc_out_reg[65] [9]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(tx_xgmii_ctrl_reg1[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(tx_xgmii_ctrl_reg1[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(tx_xgmii_ctrl_reg1[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(tx_xgmii_ctrl_reg1[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(tx_xgmii_ctrl_reg1[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(tx_xgmii_ctrl_reg1[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(tx_xgmii_ctrl_reg1[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg1_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(tx_xgmii_ctrl_reg1[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(tx_xgmii_ctrl_reg2[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(tx_xgmii_ctrl_reg2[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(tx_xgmii_ctrl_reg2[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(tx_xgmii_ctrl_reg2[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(tx_xgmii_ctrl_reg2[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(tx_xgmii_ctrl_reg2[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(tx_xgmii_ctrl_reg2[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_ctrl_reg2_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(tx_xgmii_ctrl_reg2[7]),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[0]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[1]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[2]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[3]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[4]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[5]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[6]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tx_xgmii_ctrl_reg2_reg_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[7]),
        .Q(\tx_xgmii_ctrl_reg2_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [0]),
        .Q(tx_xgmii_data_reg2[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [10]),
        .Q(tx_xgmii_data_reg2[10]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [11]),
        .Q(tx_xgmii_data_reg2[11]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [12]),
        .Q(tx_xgmii_data_reg2[12]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [13]),
        .Q(tx_xgmii_data_reg2[13]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [14]),
        .Q(tx_xgmii_data_reg2[14]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [15]),
        .Q(tx_xgmii_data_reg2[15]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [16]),
        .Q(tx_xgmii_data_reg2[16]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [17]),
        .Q(tx_xgmii_data_reg2[17]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [18]),
        .Q(tx_xgmii_data_reg2[18]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [19]),
        .Q(tx_xgmii_data_reg2[19]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [1]),
        .Q(tx_xgmii_data_reg2[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [20]),
        .Q(tx_xgmii_data_reg2[20]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [21]),
        .Q(tx_xgmii_data_reg2[21]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [22]),
        .Q(tx_xgmii_data_reg2[22]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [23]),
        .Q(tx_xgmii_data_reg2[23]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [24]),
        .Q(tx_xgmii_data_reg2[24]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [25]),
        .Q(tx_xgmii_data_reg2[25]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [26]),
        .Q(tx_xgmii_data_reg2[26]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [27]),
        .Q(tx_xgmii_data_reg2[27]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [28]),
        .Q(tx_xgmii_data_reg2[28]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [29]),
        .Q(tx_xgmii_data_reg2[29]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [2]),
        .Q(tx_xgmii_data_reg2[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [30]),
        .Q(tx_xgmii_data_reg2[30]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [31]),
        .Q(tx_xgmii_data_reg2[31]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [32]),
        .Q(tx_xgmii_data_reg2[32]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [33]),
        .Q(tx_xgmii_data_reg2[33]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [34]),
        .Q(tx_xgmii_data_reg2[34]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [35]),
        .Q(tx_xgmii_data_reg2[35]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [36]),
        .Q(tx_xgmii_data_reg2[36]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [37]),
        .Q(tx_xgmii_data_reg2[37]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [38]),
        .Q(tx_xgmii_data_reg2[38]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [39]),
        .Q(tx_xgmii_data_reg2[39]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [3]),
        .Q(tx_xgmii_data_reg2[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [40]),
        .Q(tx_xgmii_data_reg2[40]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [41]),
        .Q(tx_xgmii_data_reg2[41]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [42]),
        .Q(tx_xgmii_data_reg2[42]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [43]),
        .Q(tx_xgmii_data_reg2[43]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [44]),
        .Q(tx_xgmii_data_reg2[44]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [45]),
        .Q(tx_xgmii_data_reg2[45]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [46]),
        .Q(tx_xgmii_data_reg2[46]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [47]),
        .Q(tx_xgmii_data_reg2[47]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [48]),
        .Q(tx_xgmii_data_reg2[48]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [49]),
        .Q(tx_xgmii_data_reg2[49]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [4]),
        .Q(tx_xgmii_data_reg2[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [50]),
        .Q(tx_xgmii_data_reg2[50]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [51]),
        .Q(tx_xgmii_data_reg2[51]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [52]),
        .Q(tx_xgmii_data_reg2[52]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [53]),
        .Q(tx_xgmii_data_reg2[53]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [54]),
        .Q(tx_xgmii_data_reg2[54]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [55]),
        .Q(tx_xgmii_data_reg2[55]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [56]),
        .Q(tx_xgmii_data_reg2[56]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [57]),
        .Q(tx_xgmii_data_reg2[57]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [58]),
        .Q(tx_xgmii_data_reg2[58]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [59]),
        .Q(tx_xgmii_data_reg2[59]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [5]),
        .Q(tx_xgmii_data_reg2[5]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [60]),
        .Q(tx_xgmii_data_reg2[60]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [61]),
        .Q(tx_xgmii_data_reg2[61]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [62]),
        .Q(tx_xgmii_data_reg2[62]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [63]),
        .Q(tx_xgmii_data_reg2[63]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [6]),
        .Q(tx_xgmii_data_reg2[6]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [7]),
        .Q(tx_xgmii_data_reg2[7]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [8]),
        .Q(tx_xgmii_data_reg2[8]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \tx_xgmii_data_reg2_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\xgmii_txd_reg_reg[63] [9]),
        .Q(tx_xgmii_data_reg2[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \tx_xgmii_valid_code[0]_i_1 
       (.I0(\tx_xgmii_valid_code[0]_i_2_n_0 ),
        .I1(\tx_xgmii_valid_code[7]_i_3_n_0 ),
        .I2(D[0]),
        .O(\tx_xgmii_valid_code[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B00C00008000000)) 
    \tx_xgmii_valid_code[0]_i_2 
       (.I0(\t_code[0]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [1]),
        .I2(\xgmii_txd_reg_reg[63] [0]),
        .I3(\xgmii_txd_reg_reg[63] [2]),
        .I4(\xgmii_txd_reg_reg[63] [3]),
        .I5(\tx_xgmii_valid_code[0]_i_3_n_0 ),
        .O(\tx_xgmii_valid_code[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h48808089)) 
    \tx_xgmii_valid_code[0]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [3]),
        .I1(\xgmii_txd_reg_reg[63] [4]),
        .I2(\xgmii_txd_reg_reg[63] [5]),
        .I3(\xgmii_txd_reg_reg[63] [7]),
        .I4(\xgmii_txd_reg_reg[63] [6]),
        .O(\tx_xgmii_valid_code[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[1]_i_1 
       (.I0(D[1]),
        .I1(\tx_xgmii_valid_code[1]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[1]_i_2 
       (.I0(\tx_xgmii_valid_code[1]_i_3_n_0 ),
        .I1(\t_code[1]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [10]),
        .I3(\xgmii_txd_reg_reg[63] [11]),
        .I4(\xgmii_txd_reg_reg[63] [9]),
        .I5(\xgmii_txd_reg_reg[63] [8]),
        .O(\tx_xgmii_valid_code[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[1]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [11]),
        .I1(\xgmii_txd_reg_reg[63] [15]),
        .I2(\xgmii_txd_reg_reg[63] [14]),
        .I3(\xgmii_txd_reg_reg[63] [13]),
        .I4(\xgmii_txd_reg_reg[63] [12]),
        .O(\tx_xgmii_valid_code[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[2]_i_1 
       (.I0(D[2]),
        .I1(\tx_xgmii_valid_code[2]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[2]_i_2 
       (.I0(\tx_xgmii_valid_code[2]_i_3_n_0 ),
        .I1(\t_code[2]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [18]),
        .I3(\xgmii_txd_reg_reg[63] [19]),
        .I4(\xgmii_txd_reg_reg[63] [17]),
        .I5(\xgmii_txd_reg_reg[63] [16]),
        .O(\tx_xgmii_valid_code[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[2]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [19]),
        .I1(\xgmii_txd_reg_reg[63] [23]),
        .I2(\xgmii_txd_reg_reg[63] [22]),
        .I3(\xgmii_txd_reg_reg[63] [21]),
        .I4(\xgmii_txd_reg_reg[63] [20]),
        .O(\tx_xgmii_valid_code[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[3]_i_1 
       (.I0(D[3]),
        .I1(\tx_xgmii_valid_code[3]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[3]_i_2 
       (.I0(\tx_xgmii_valid_code[3]_i_3_n_0 ),
        .I1(\t_code[3]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [26]),
        .I3(\xgmii_txd_reg_reg[63] [27]),
        .I4(\xgmii_txd_reg_reg[63] [25]),
        .I5(\xgmii_txd_reg_reg[63] [24]),
        .O(\tx_xgmii_valid_code[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[3]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [27]),
        .I1(\xgmii_txd_reg_reg[63] [31]),
        .I2(\xgmii_txd_reg_reg[63] [30]),
        .I3(\xgmii_txd_reg_reg[63] [29]),
        .I4(\xgmii_txd_reg_reg[63] [28]),
        .O(\tx_xgmii_valid_code[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2222AAA2)) 
    \tx_xgmii_valid_code[4]_i_1 
       (.I0(D[4]),
        .I1(\tx_xgmii_valid_code[4]_i_2_n_0 ),
        .I2(\tx_xgmii_valid_code[4]_i_3_n_0 ),
        .I3(\xgmii_txd_reg_reg[63] [35]),
        .I4(\tx_xgmii_valid_code[4]_i_4_n_0 ),
        .O(\tx_xgmii_valid_code[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[4]_i_2 
       (.I0(\xgmii_txd_reg_reg[63] [32]),
        .I1(\xgmii_txd_reg_reg[63] [33]),
        .I2(\xgmii_txd_reg_reg[63] [39]),
        .I3(\xgmii_txd_reg_reg[63] [38]),
        .I4(\t_code[4]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000001000)) 
    \tx_xgmii_valid_code[4]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [37]),
        .I1(\xgmii_txd_reg_reg[63] [36]),
        .I2(\xgmii_txd_reg_reg[63] [33]),
        .I3(\xgmii_txd_reg_reg[63] [32]),
        .I4(\xgmii_txd_reg_reg[63] [39]),
        .I5(\xgmii_txd_reg_reg[63] [38]),
        .O(\tx_xgmii_valid_code[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCF4F4F4F4FFFFF4F)) 
    \tx_xgmii_valid_code[4]_i_4 
       (.I0(o_code_c4_i_2_n_0),
        .I1(\xgmii_txd_reg_reg[63] [35]),
        .I2(\xgmii_txd_reg_reg[63] [34]),
        .I3(\xgmii_txd_reg_reg[63] [38]),
        .I4(\xgmii_txd_reg_reg[63] [39]),
        .I5(\xgmii_txd_reg_reg[63] [37]),
        .O(\tx_xgmii_valid_code[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[5]_i_1 
       (.I0(D[5]),
        .I1(\tx_xgmii_valid_code[5]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[5]_i_2 
       (.I0(\tx_xgmii_valid_code[5]_i_3_n_0 ),
        .I1(\t_code[5]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [42]),
        .I3(\xgmii_txd_reg_reg[63] [43]),
        .I4(\xgmii_txd_reg_reg[63] [41]),
        .I5(\xgmii_txd_reg_reg[63] [40]),
        .O(\tx_xgmii_valid_code[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[5]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [43]),
        .I1(\xgmii_txd_reg_reg[63] [47]),
        .I2(\xgmii_txd_reg_reg[63] [46]),
        .I3(\xgmii_txd_reg_reg[63] [45]),
        .I4(\xgmii_txd_reg_reg[63] [44]),
        .O(\tx_xgmii_valid_code[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[6]_i_1 
       (.I0(D[6]),
        .I1(\tx_xgmii_valid_code[6]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[6]_i_2 
       (.I0(\tx_xgmii_valid_code[6]_i_3_n_0 ),
        .I1(\t_code[6]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [50]),
        .I3(\xgmii_txd_reg_reg[63] [51]),
        .I4(\xgmii_txd_reg_reg[63] [49]),
        .I5(\xgmii_txd_reg_reg[63] [48]),
        .O(\tx_xgmii_valid_code[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[6]_i_3 
       (.I0(\xgmii_txd_reg_reg[63] [51]),
        .I1(\xgmii_txd_reg_reg[63] [55]),
        .I2(\xgmii_txd_reg_reg[63] [54]),
        .I3(\xgmii_txd_reg_reg[63] [53]),
        .I4(\xgmii_txd_reg_reg[63] [52]),
        .O(\tx_xgmii_valid_code[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_xgmii_valid_code[7]_i_1 
       (.I0(\tx_xgmii_valid_code[7]_i_3_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_10 
       (.I0(\tx_xgmii_valid_code[7]_i_15_n_0 ),
        .I1(D[5]),
        .I2(D[4]),
        .I3(D[7]),
        .I4(D[6]),
        .I5(\t_code[0]_i_1_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6A820001)) 
    \tx_xgmii_valid_code[7]_i_11 
       (.I0(\xgmii_txd_reg_reg[63] [59]),
        .I1(\xgmii_txd_reg_reg[63] [63]),
        .I2(\xgmii_txd_reg_reg[63] [62]),
        .I3(\xgmii_txd_reg_reg[63] [61]),
        .I4(\xgmii_txd_reg_reg[63] [60]),
        .O(\tx_xgmii_valid_code[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \tx_xgmii_valid_code[7]_i_12 
       (.I0(\t_code[0]_i_2_n_0 ),
        .I1(\xgmii_txd_reg_reg[63] [0]),
        .I2(\xgmii_txd_reg_reg[63] [1]),
        .I3(\xgmii_txd_reg_reg[63] [2]),
        .I4(\xgmii_txd_reg_reg[63] [3]),
        .O(\tx_xgmii_valid_code[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_13 
       (.I0(\xgmii_txd_reg_reg[63] [16]),
        .I1(\xgmii_txd_reg_reg[63] [17]),
        .I2(\xgmii_txd_reg_reg[63] [19]),
        .I3(\xgmii_txd_reg_reg[63] [18]),
        .I4(\t_code[2]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_14 
       (.I0(\xgmii_txd_reg_reg[63] [24]),
        .I1(\xgmii_txd_reg_reg[63] [25]),
        .I2(\xgmii_txd_reg_reg[63] [27]),
        .I3(\xgmii_txd_reg_reg[63] [26]),
        .I4(\t_code[3]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tx_xgmii_valid_code[7]_i_15 
       (.I0(D[3]),
        .I1(D[0]),
        .I2(D[2]),
        .I3(D[1]),
        .O(\tx_xgmii_valid_code[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tx_xgmii_valid_code[7]_i_2 
       (.I0(D[7]),
        .I1(\tx_xgmii_valid_code[7]_i_4_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \tx_xgmii_valid_code[7]_i_3 
       (.I0(\tx_xgmii_valid_code[7]_i_5_n_0 ),
        .I1(\tx_xgmii_valid_code[7]_i_6_n_0 ),
        .I2(\tx_xgmii_valid_code[7]_i_7_n_0 ),
        .I3(\tx_xgmii_valid_code[7]_i_8_n_0 ),
        .I4(\tx_xgmii_valid_code[7]_i_9_n_0 ),
        .I5(\tx_xgmii_valid_code[7]_i_10_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00A00000C000A000)) 
    \tx_xgmii_valid_code[7]_i_4 
       (.I0(\tx_xgmii_valid_code[7]_i_11_n_0 ),
        .I1(\t_code[7]_i_2_n_0 ),
        .I2(\xgmii_txd_reg_reg[63] [58]),
        .I3(\xgmii_txd_reg_reg[63] [59]),
        .I4(\xgmii_txd_reg_reg[63] [57]),
        .I5(\xgmii_txd_reg_reg[63] [56]),
        .O(\tx_xgmii_valid_code[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \tx_xgmii_valid_code[7]_i_5 
       (.I0(\tx_xgmii_valid_code[4]_i_2_n_0 ),
        .I1(\tx_xgmii_valid_code[7]_i_12_n_0 ),
        .I2(\tx_xgmii_valid_code[7]_i_13_n_0 ),
        .I3(\tx_xgmii_valid_code[7]_i_14_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_6 
       (.I0(\xgmii_txd_reg_reg[63] [48]),
        .I1(\xgmii_txd_reg_reg[63] [49]),
        .I2(\xgmii_txd_reg_reg[63] [51]),
        .I3(\xgmii_txd_reg_reg[63] [50]),
        .I4(\t_code[6]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_7 
       (.I0(\xgmii_txd_reg_reg[63] [8]),
        .I1(\xgmii_txd_reg_reg[63] [9]),
        .I2(\xgmii_txd_reg_reg[63] [11]),
        .I3(\xgmii_txd_reg_reg[63] [10]),
        .I4(\t_code[1]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_8 
       (.I0(\xgmii_txd_reg_reg[63] [40]),
        .I1(\xgmii_txd_reg_reg[63] [41]),
        .I2(\xgmii_txd_reg_reg[63] [43]),
        .I3(\xgmii_txd_reg_reg[63] [42]),
        .I4(\t_code[5]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \tx_xgmii_valid_code[7]_i_9 
       (.I0(\xgmii_txd_reg_reg[63] [56]),
        .I1(\xgmii_txd_reg_reg[63] [57]),
        .I2(\xgmii_txd_reg_reg[63] [59]),
        .I3(\xgmii_txd_reg_reg[63] [58]),
        .I4(\t_code[7]_i_2_n_0 ),
        .O(\tx_xgmii_valid_code[7]_i_9_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[0]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tx_xgmii_valid_code_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[1]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[1] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[2]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[2] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[3]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[3] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[4]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[4] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[5]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[5] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[6]_i_1_n_0 ),
        .Q(\tx_xgmii_valid_code_reg_n_0_[6] ),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
  FDRE \tx_xgmii_valid_code_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\tx_xgmii_valid_code[7]_i_2_n_0 ),
        .Q(p_5_in),
        .R(\tx_xgmii_valid_code[7]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_tx_pcs" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_tx_pcs
   (wr_data,
    D,
    \xgmii_txd_reg_reg[63] ,
    configuration_vector,
    SR,
    coreclk);
  output [65:0]wr_data;
  input [7:0]D;
  input [63:0]\xgmii_txd_reg_reg[63] ;
  input [118:0]configuration_vector;
  input [0:0]SR;
  input coreclk;

  wire [7:0]D;
  wire [0:0]SR;
  wire [118:0]configuration_vector;
  wire coreclk;
  wire [2:0]t_type;
  wire [65:0]tx_encoded_data;
  wire tx_pcs_fsm_i_n_10;
  wire tx_pcs_fsm_i_n_11;
  wire tx_pcs_fsm_i_n_12;
  wire tx_pcs_fsm_i_n_13;
  wire tx_pcs_fsm_i_n_14;
  wire tx_pcs_fsm_i_n_15;
  wire tx_pcs_fsm_i_n_16;
  wire tx_pcs_fsm_i_n_17;
  wire tx_pcs_fsm_i_n_18;
  wire tx_pcs_fsm_i_n_19;
  wire tx_pcs_fsm_i_n_2;
  wire tx_pcs_fsm_i_n_20;
  wire tx_pcs_fsm_i_n_21;
  wire tx_pcs_fsm_i_n_22;
  wire tx_pcs_fsm_i_n_23;
  wire tx_pcs_fsm_i_n_24;
  wire tx_pcs_fsm_i_n_25;
  wire tx_pcs_fsm_i_n_26;
  wire tx_pcs_fsm_i_n_27;
  wire tx_pcs_fsm_i_n_28;
  wire tx_pcs_fsm_i_n_29;
  wire tx_pcs_fsm_i_n_3;
  wire tx_pcs_fsm_i_n_30;
  wire tx_pcs_fsm_i_n_31;
  wire tx_pcs_fsm_i_n_32;
  wire tx_pcs_fsm_i_n_33;
  wire tx_pcs_fsm_i_n_34;
  wire tx_pcs_fsm_i_n_35;
  wire tx_pcs_fsm_i_n_36;
  wire tx_pcs_fsm_i_n_37;
  wire tx_pcs_fsm_i_n_38;
  wire tx_pcs_fsm_i_n_39;
  wire tx_pcs_fsm_i_n_4;
  wire tx_pcs_fsm_i_n_40;
  wire tx_pcs_fsm_i_n_41;
  wire tx_pcs_fsm_i_n_42;
  wire tx_pcs_fsm_i_n_43;
  wire tx_pcs_fsm_i_n_44;
  wire tx_pcs_fsm_i_n_45;
  wire tx_pcs_fsm_i_n_46;
  wire tx_pcs_fsm_i_n_47;
  wire tx_pcs_fsm_i_n_48;
  wire tx_pcs_fsm_i_n_49;
  wire tx_pcs_fsm_i_n_5;
  wire tx_pcs_fsm_i_n_50;
  wire tx_pcs_fsm_i_n_51;
  wire tx_pcs_fsm_i_n_52;
  wire tx_pcs_fsm_i_n_53;
  wire tx_pcs_fsm_i_n_54;
  wire tx_pcs_fsm_i_n_55;
  wire tx_pcs_fsm_i_n_56;
  wire tx_pcs_fsm_i_n_57;
  wire tx_pcs_fsm_i_n_58;
  wire tx_pcs_fsm_i_n_59;
  wire tx_pcs_fsm_i_n_6;
  wire tx_pcs_fsm_i_n_60;
  wire tx_pcs_fsm_i_n_61;
  wire tx_pcs_fsm_i_n_62;
  wire tx_pcs_fsm_i_n_63;
  wire tx_pcs_fsm_i_n_64;
  wire tx_pcs_fsm_i_n_65;
  wire tx_pcs_fsm_i_n_7;
  wire tx_pcs_fsm_i_n_8;
  wire tx_pcs_fsm_i_n_9;
  wire [65:0]wr_data;
  wire [63:0]\xgmii_txd_reg_reg[63] ;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_pcs_scramble pcs_scramble_i
       (.Q({tx_pcs_fsm_i_n_2,tx_pcs_fsm_i_n_3,tx_pcs_fsm_i_n_4,tx_pcs_fsm_i_n_5,tx_pcs_fsm_i_n_6,tx_pcs_fsm_i_n_7,tx_pcs_fsm_i_n_8,tx_pcs_fsm_i_n_9,tx_pcs_fsm_i_n_10,tx_pcs_fsm_i_n_11,tx_pcs_fsm_i_n_12,tx_pcs_fsm_i_n_13,tx_pcs_fsm_i_n_14,tx_pcs_fsm_i_n_15,tx_pcs_fsm_i_n_16,tx_pcs_fsm_i_n_17,tx_pcs_fsm_i_n_18,tx_pcs_fsm_i_n_19,tx_pcs_fsm_i_n_20,tx_pcs_fsm_i_n_21,tx_pcs_fsm_i_n_22,tx_pcs_fsm_i_n_23,tx_pcs_fsm_i_n_24,tx_pcs_fsm_i_n_25,tx_pcs_fsm_i_n_26,tx_pcs_fsm_i_n_27,tx_pcs_fsm_i_n_28,tx_pcs_fsm_i_n_29,tx_pcs_fsm_i_n_30,tx_pcs_fsm_i_n_31,tx_pcs_fsm_i_n_32,tx_pcs_fsm_i_n_33,tx_pcs_fsm_i_n_34,tx_pcs_fsm_i_n_35,tx_pcs_fsm_i_n_36,tx_pcs_fsm_i_n_37,tx_pcs_fsm_i_n_38,tx_pcs_fsm_i_n_39,tx_pcs_fsm_i_n_40,tx_pcs_fsm_i_n_41,tx_pcs_fsm_i_n_42,tx_pcs_fsm_i_n_43,tx_pcs_fsm_i_n_44,tx_pcs_fsm_i_n_45,tx_pcs_fsm_i_n_46,tx_pcs_fsm_i_n_47,tx_pcs_fsm_i_n_48,tx_pcs_fsm_i_n_49,tx_pcs_fsm_i_n_50,tx_pcs_fsm_i_n_51,tx_pcs_fsm_i_n_52,tx_pcs_fsm_i_n_53,tx_pcs_fsm_i_n_54,tx_pcs_fsm_i_n_55,tx_pcs_fsm_i_n_56,tx_pcs_fsm_i_n_57,tx_pcs_fsm_i_n_58,tx_pcs_fsm_i_n_59,tx_pcs_fsm_i_n_60,tx_pcs_fsm_i_n_61,tx_pcs_fsm_i_n_62,tx_pcs_fsm_i_n_63,tx_pcs_fsm_i_n_64,tx_pcs_fsm_i_n_65}),
        .SR(SR),
        .configuration_vector(configuration_vector),
        .coreclk(coreclk),
        .wr_data(wr_data[65:2]));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_tx_encoder tx_encoder_i
       (.D(D),
        .Q(t_type),
        .SR(SR),
        .coreclk(coreclk),
        .\tx_66_enc_out_reg[65] (tx_encoded_data),
        .\xgmii_txd_reg_reg[63] (\xgmii_txd_reg_reg[63] ));
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_tx_pcs_fsm tx_pcs_fsm_i
       (.Q(t_type),
        .SR(SR),
        .configuration_vector(configuration_vector[118:117]),
        .coreclk(coreclk),
        .\rd_data_reg[61] ({tx_pcs_fsm_i_n_2,tx_pcs_fsm_i_n_3,tx_pcs_fsm_i_n_4,tx_pcs_fsm_i_n_5,tx_pcs_fsm_i_n_6,tx_pcs_fsm_i_n_7,tx_pcs_fsm_i_n_8,tx_pcs_fsm_i_n_9,tx_pcs_fsm_i_n_10,tx_pcs_fsm_i_n_11,tx_pcs_fsm_i_n_12,tx_pcs_fsm_i_n_13,tx_pcs_fsm_i_n_14,tx_pcs_fsm_i_n_15,tx_pcs_fsm_i_n_16,tx_pcs_fsm_i_n_17,tx_pcs_fsm_i_n_18,tx_pcs_fsm_i_n_19,tx_pcs_fsm_i_n_20,tx_pcs_fsm_i_n_21,tx_pcs_fsm_i_n_22,tx_pcs_fsm_i_n_23,tx_pcs_fsm_i_n_24,tx_pcs_fsm_i_n_25,tx_pcs_fsm_i_n_26,tx_pcs_fsm_i_n_27,tx_pcs_fsm_i_n_28,tx_pcs_fsm_i_n_29,tx_pcs_fsm_i_n_30,tx_pcs_fsm_i_n_31,tx_pcs_fsm_i_n_32,tx_pcs_fsm_i_n_33,tx_pcs_fsm_i_n_34,tx_pcs_fsm_i_n_35,tx_pcs_fsm_i_n_36,tx_pcs_fsm_i_n_37,tx_pcs_fsm_i_n_38,tx_pcs_fsm_i_n_39,tx_pcs_fsm_i_n_40,tx_pcs_fsm_i_n_41,tx_pcs_fsm_i_n_42,tx_pcs_fsm_i_n_43,tx_pcs_fsm_i_n_44,tx_pcs_fsm_i_n_45,tx_pcs_fsm_i_n_46,tx_pcs_fsm_i_n_47,tx_pcs_fsm_i_n_48,tx_pcs_fsm_i_n_49,tx_pcs_fsm_i_n_50,tx_pcs_fsm_i_n_51,tx_pcs_fsm_i_n_52,tx_pcs_fsm_i_n_53,tx_pcs_fsm_i_n_54,tx_pcs_fsm_i_n_55,tx_pcs_fsm_i_n_56,tx_pcs_fsm_i_n_57,tx_pcs_fsm_i_n_58,tx_pcs_fsm_i_n_59,tx_pcs_fsm_i_n_60,tx_pcs_fsm_i_n_61,tx_pcs_fsm_i_n_62,tx_pcs_fsm_i_n_63,tx_pcs_fsm_i_n_64,tx_pcs_fsm_i_n_65}),
        .\tx_encoded_data_reg[65] (tx_encoded_data),
        .wr_data(wr_data[1:0]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_tx_pcs_fsm" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_tx_pcs_fsm
   (wr_data,
    \rd_data_reg[61] ,
    configuration_vector,
    \tx_encoded_data_reg[65] ,
    Q,
    SR,
    coreclk);
  output [1:0]wr_data;
  output [63:0]\rd_data_reg[61] ;
  input [1:0]configuration_vector;
  input [65:0]\tx_encoded_data_reg[65] ;
  input [2:0]Q;
  input [0:0]SR;
  input coreclk;

  wire \/FSM_sequential_state[0]_i_1_n_0 ;
  wire \/FSM_sequential_state[1]_i_1_n_0 ;
  wire \/FSM_sequential_state[2]_i_1_n_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [1:0]configuration_vector;
  wire coreclk;
  wire [2:2]next_state;
  wire [63:0]\rd_data_reg[61] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [1:0]tx_66_enc_fsm;
  wire \tx_66_enc_out[65]_i_2_n_0 ;
  wire [65:0]tx_66_enc_out_t;
  wire [65:0]\tx_encoded_data_reg[65] ;
  wire [1:0]wr_data;

  LUT6 #(
    .INIT(64'hFDFFFFFDFDFFFDDD)) 
    \/FSM_sequential_state[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(Q[0]),
        .I5(state[1]),
        .O(\/FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001011100012121)) 
    \/FSM_sequential_state[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(Q[1]),
        .O(\/FSM_sequential_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \/FSM_sequential_state[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\/FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFFFFFF4500)) 
    \/i_ 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(Q[1]),
        .I3(state[0]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(next_state));
  (* FSM_ENCODED_STATES = "TX_INIT:000,TX_C:010,TX_D:011,TX_T:100,TX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\/FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "TX_INIT:000,TX_C:010,TX_D:011,TX_T:100,TX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\/FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "TX_INIT:000,TX_C:010,TX_D:011,TX_T:100,TX_E:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(\/FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    asynch_fifo_i_i_65
       (.I0(tx_66_enc_fsm[1]),
        .I1(configuration_vector[1]),
        .O(wr_data[1]));
  LUT3 #(
    .INIT(8'h74)) 
    asynch_fifo_i_i_66
       (.I0(configuration_vector[0]),
        .I1(configuration_vector[1]),
        .I2(tx_66_enc_fsm[0]),
        .O(wr_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \tx_66_enc_out[0]_i_1 
       (.I0(next_state),
        .I1(\tx_encoded_data_reg[65] [0]),
        .I2(\tx_66_enc_out[65]_i_2_n_0 ),
        .O(tx_66_enc_out_t[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[10]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [10]),
        .I2(next_state),
        .O(tx_66_enc_out_t[10]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[11]_i_1 
       (.I0(\tx_encoded_data_reg[65] [11]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[11]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[12]_i_1 
       (.I0(\tx_encoded_data_reg[65] [12]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[12]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[13]_i_1 
       (.I0(\tx_encoded_data_reg[65] [13]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[13]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[14]_i_1 
       (.I0(\tx_encoded_data_reg[65] [14]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[15]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [15]),
        .I2(next_state),
        .O(tx_66_enc_out_t[15]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[16]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [16]),
        .I2(next_state),
        .O(tx_66_enc_out_t[16]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[17]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [17]),
        .I2(next_state),
        .O(tx_66_enc_out_t[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[18]_i_1 
       (.I0(\tx_encoded_data_reg[65] [18]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[18]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[19]_i_1 
       (.I0(\tx_encoded_data_reg[65] [19]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[19]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[1]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [1]),
        .I2(next_state),
        .O(tx_66_enc_out_t[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[20]_i_1 
       (.I0(\tx_encoded_data_reg[65] [20]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[20]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[21]_i_1 
       (.I0(\tx_encoded_data_reg[65] [21]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[21]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[22]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [22]),
        .I2(next_state),
        .O(tx_66_enc_out_t[22]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[23]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [23]),
        .I2(next_state),
        .O(tx_66_enc_out_t[23]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[24]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [24]),
        .I2(next_state),
        .O(tx_66_enc_out_t[24]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[25]_i_1 
       (.I0(\tx_encoded_data_reg[65] [25]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[25]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \tx_66_enc_out[26]_i_1 
       (.I0(next_state),
        .I1(\tx_encoded_data_reg[65] [26]),
        .I2(\tx_66_enc_out[65]_i_2_n_0 ),
        .O(tx_66_enc_out_t[26]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[27]_i_1 
       (.I0(\tx_encoded_data_reg[65] [27]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[27]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[28]_i_1 
       (.I0(\tx_encoded_data_reg[65] [28]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[28]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[29]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [29]),
        .I2(next_state),
        .O(tx_66_enc_out_t[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_66_enc_out[2]_i_1 
       (.I0(\tx_encoded_data_reg[65] [2]),
        .I1(next_state),
        .O(tx_66_enc_out_t[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[30]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [30]),
        .I2(next_state),
        .O(tx_66_enc_out_t[30]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[31]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [31]),
        .I2(next_state),
        .O(tx_66_enc_out_t[31]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[32]_i_1 
       (.I0(\tx_encoded_data_reg[65] [32]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[32]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[33]_i_1 
       (.I0(\tx_encoded_data_reg[65] [33]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[33]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[34]_i_1 
       (.I0(\tx_encoded_data_reg[65] [34]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[34]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[35]_i_1 
       (.I0(\tx_encoded_data_reg[65] [35]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[35]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[36]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [36]),
        .I2(next_state),
        .O(tx_66_enc_out_t[36]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[37]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [37]),
        .I2(next_state),
        .O(tx_66_enc_out_t[37]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[38]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [38]),
        .I2(next_state),
        .O(tx_66_enc_out_t[38]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[39]_i_1 
       (.I0(\tx_encoded_data_reg[65] [39]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[39]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[3]_i_1 
       (.I0(\tx_encoded_data_reg[65] [3]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[40]_i_1 
       (.I0(\tx_encoded_data_reg[65] [40]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[40]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[41]_i_1 
       (.I0(\tx_encoded_data_reg[65] [41]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[41]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[42]_i_1 
       (.I0(\tx_encoded_data_reg[65] [42]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[42]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[43]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [43]),
        .I2(next_state),
        .O(tx_66_enc_out_t[43]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[44]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [44]),
        .I2(next_state),
        .O(tx_66_enc_out_t[44]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[45]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [45]),
        .I2(next_state),
        .O(tx_66_enc_out_t[45]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[46]_i_1 
       (.I0(\tx_encoded_data_reg[65] [46]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[46]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[47]_i_1 
       (.I0(\tx_encoded_data_reg[65] [47]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[47]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[48]_i_1 
       (.I0(\tx_encoded_data_reg[65] [48]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[48]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[49]_i_1 
       (.I0(\tx_encoded_data_reg[65] [49]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[49]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \tx_66_enc_out[4]_i_1 
       (.I0(next_state),
        .I1(\tx_encoded_data_reg[65] [4]),
        .I2(\tx_66_enc_out[65]_i_2_n_0 ),
        .O(tx_66_enc_out_t[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[50]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [50]),
        .I2(next_state),
        .O(tx_66_enc_out_t[50]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[51]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [51]),
        .I2(next_state),
        .O(tx_66_enc_out_t[51]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[52]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [52]),
        .I2(next_state),
        .O(tx_66_enc_out_t[52]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[53]_i_1 
       (.I0(\tx_encoded_data_reg[65] [53]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[53]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[54]_i_1 
       (.I0(\tx_encoded_data_reg[65] [54]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[54]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[55]_i_1 
       (.I0(\tx_encoded_data_reg[65] [55]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[55]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[56]_i_1 
       (.I0(\tx_encoded_data_reg[65] [56]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[56]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[57]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [57]),
        .I2(next_state),
        .O(tx_66_enc_out_t[57]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_66_enc_out[58]_i_1 
       (.I0(\tx_encoded_data_reg[65] [58]),
        .I1(next_state),
        .O(tx_66_enc_out_t[58]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[59]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [59]),
        .I2(next_state),
        .O(tx_66_enc_out_t[59]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[5]_i_1 
       (.I0(\tx_encoded_data_reg[65] [5]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[60]_i_1 
       (.I0(\tx_encoded_data_reg[65] [60]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[60]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[61]_i_1 
       (.I0(\tx_encoded_data_reg[65] [61]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[61]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[62]_i_1 
       (.I0(\tx_encoded_data_reg[65] [62]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[62]));
  LUT3 #(
    .INIT(8'h38)) 
    \tx_66_enc_out[63]_i_1 
       (.I0(\tx_encoded_data_reg[65] [63]),
        .I1(\tx_66_enc_out[65]_i_2_n_0 ),
        .I2(next_state),
        .O(tx_66_enc_out_t[63]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[64]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [64]),
        .I2(next_state),
        .O(tx_66_enc_out_t[64]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[65]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [65]),
        .I2(next_state),
        .O(tx_66_enc_out_t[65]));
  LUT6 #(
    .INIT(64'h0505050550055405)) 
    \tx_66_enc_out[65]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\tx_66_enc_out[65]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \tx_66_enc_out[6]_i_1 
       (.I0(next_state),
        .I1(\tx_encoded_data_reg[65] [6]),
        .I2(\tx_66_enc_out[65]_i_2_n_0 ),
        .O(tx_66_enc_out_t[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[7]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [7]),
        .I2(next_state),
        .O(tx_66_enc_out_t[7]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_66_enc_out[8]_i_1 
       (.I0(\tx_encoded_data_reg[65] [8]),
        .I1(next_state),
        .O(tx_66_enc_out_t[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tx_66_enc_out[9]_i_1 
       (.I0(\tx_66_enc_out[65]_i_2_n_0 ),
        .I1(\tx_encoded_data_reg[65] [9]),
        .I2(next_state),
        .O(tx_66_enc_out_t[9]));
  FDSE \tx_66_enc_out_reg[0] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[0]),
        .Q(tx_66_enc_fsm[0]),
        .S(SR));
  FDRE \tx_66_enc_out_reg[10] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[10]),
        .Q(\rd_data_reg[61] [8]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[11] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[11]),
        .Q(\rd_data_reg[61] [9]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[12] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[12]),
        .Q(\rd_data_reg[61] [10]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[13] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[13]),
        .Q(\rd_data_reg[61] [11]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[14] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[14]),
        .Q(\rd_data_reg[61] [12]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[15] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[15]),
        .Q(\rd_data_reg[61] [13]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[16] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[16]),
        .Q(\rd_data_reg[61] [14]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[17] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[17]),
        .Q(\rd_data_reg[61] [15]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[18] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[18]),
        .Q(\rd_data_reg[61] [16]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[19] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[19]),
        .Q(\rd_data_reg[61] [17]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[1] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[1]),
        .Q(tx_66_enc_fsm[1]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[20] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[20]),
        .Q(\rd_data_reg[61] [18]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[21] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[21]),
        .Q(\rd_data_reg[61] [19]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[22] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[22]),
        .Q(\rd_data_reg[61] [20]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[23] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[23]),
        .Q(\rd_data_reg[61] [21]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[24] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[24]),
        .Q(\rd_data_reg[61] [22]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[25] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[25]),
        .Q(\rd_data_reg[61] [23]),
        .R(SR));
  FDSE \tx_66_enc_out_reg[26] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[26]),
        .Q(\rd_data_reg[61] [24]),
        .S(SR));
  FDRE \tx_66_enc_out_reg[27] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[27]),
        .Q(\rd_data_reg[61] [25]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[28] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[28]),
        .Q(\rd_data_reg[61] [26]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[29] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[29]),
        .Q(\rd_data_reg[61] [27]),
        .R(SR));
  FDSE \tx_66_enc_out_reg[2] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[2]),
        .Q(\rd_data_reg[61] [0]),
        .S(SR));
  FDRE \tx_66_enc_out_reg[30] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[30]),
        .Q(\rd_data_reg[61] [28]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[31] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[31]),
        .Q(\rd_data_reg[61] [29]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[32] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[32]),
        .Q(\rd_data_reg[61] [30]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[33] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[33]),
        .Q(\rd_data_reg[61] [31]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[34] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[34]),
        .Q(\rd_data_reg[61] [32]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[35] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[35]),
        .Q(\rd_data_reg[61] [33]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[36] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[36]),
        .Q(\rd_data_reg[61] [34]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[37] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[37]),
        .Q(\rd_data_reg[61] [35]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[38] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[38]),
        .Q(\rd_data_reg[61] [36]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[39] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[39]),
        .Q(\rd_data_reg[61] [37]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[3] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[3]),
        .Q(\rd_data_reg[61] [1]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[40] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[40]),
        .Q(\rd_data_reg[61] [38]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[41] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[41]),
        .Q(\rd_data_reg[61] [39]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[42] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[42]),
        .Q(\rd_data_reg[61] [40]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[43] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[43]),
        .Q(\rd_data_reg[61] [41]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[44] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[44]),
        .Q(\rd_data_reg[61] [42]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[45] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[45]),
        .Q(\rd_data_reg[61] [43]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[46] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[46]),
        .Q(\rd_data_reg[61] [44]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[47] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[47]),
        .Q(\rd_data_reg[61] [45]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[48] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[48]),
        .Q(\rd_data_reg[61] [46]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[49] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[49]),
        .Q(\rd_data_reg[61] [47]),
        .R(SR));
  FDSE \tx_66_enc_out_reg[4] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[4]),
        .Q(\rd_data_reg[61] [2]),
        .S(SR));
  FDRE \tx_66_enc_out_reg[50] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[50]),
        .Q(\rd_data_reg[61] [48]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[51] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[51]),
        .Q(\rd_data_reg[61] [49]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[52] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[52]),
        .Q(\rd_data_reg[61] [50]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[53] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[53]),
        .Q(\rd_data_reg[61] [51]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[54] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[54]),
        .Q(\rd_data_reg[61] [52]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[55] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[55]),
        .Q(\rd_data_reg[61] [53]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[56] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[56]),
        .Q(\rd_data_reg[61] [54]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[57] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[57]),
        .Q(\rd_data_reg[61] [55]),
        .R(SR));
  FDSE \tx_66_enc_out_reg[58] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[58]),
        .Q(\rd_data_reg[61] [56]),
        .S(SR));
  FDRE \tx_66_enc_out_reg[59] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[59]),
        .Q(\rd_data_reg[61] [57]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[5] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[5]),
        .Q(\rd_data_reg[61] [3]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[60] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[60]),
        .Q(\rd_data_reg[61] [58]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[61] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[61]),
        .Q(\rd_data_reg[61] [59]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[62] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[62]),
        .Q(\rd_data_reg[61] [60]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[63] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[63]),
        .Q(\rd_data_reg[61] [61]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[64] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[64]),
        .Q(\rd_data_reg[61] [62]),
        .R(SR));
  FDRE \tx_66_enc_out_reg[65] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[65]),
        .Q(\rd_data_reg[61] [63]),
        .R(SR));
  FDSE \tx_66_enc_out_reg[6] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[6]),
        .Q(\rd_data_reg[61] [4]),
        .S(SR));
  FDRE \tx_66_enc_out_reg[7] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[7]),
        .Q(\rd_data_reg[61] [5]),
        .R(SR));
  FDSE \tx_66_enc_out_reg[8] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[8]),
        .Q(\rd_data_reg[61] [6]),
        .S(SR));
  FDRE \tx_66_enc_out_reg[9] 
       (.C(coreclk),
        .CE(1'b1),
        .D(tx_66_enc_out_t[9]),
        .Q(\rd_data_reg[61] [7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_txratefifo" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_txratefifo
   (full,
    Q,
    \gt_txd_reg[0] ,
    D,
    \gt_txd_reg[2] ,
    \gt_txd_reg[4] ,
    \gt_txd_reg[6] ,
    \gt_txd_reg[8] ,
    \gt_txd_reg[10] ,
    \gt_txd_reg[12] ,
    \gt_txd_reg[14] ,
    \gt_txd_reg[16] ,
    \gt_txd_reg[18] ,
    \gt_txd_reg[20] ,
    \gt_txd_reg[22] ,
    \gt_txd_reg[24] ,
    \gt_txd_reg[26] ,
    \gt_txd_reg[28] ,
    \gt_txd_reg[30] ,
    \gt_txc_reg[1] ,
    coreclk,
    reset,
    wr_data,
    txusrclk2,
    txreset_txusrclk2,
    sel0);
  output full;
  output [5:0]Q;
  output \gt_txd_reg[0] ;
  output [15:0]D;
  output \gt_txd_reg[2] ;
  output \gt_txd_reg[4] ;
  output \gt_txd_reg[6] ;
  output \gt_txd_reg[8] ;
  output \gt_txd_reg[10] ;
  output \gt_txd_reg[12] ;
  output \gt_txd_reg[14] ;
  output \gt_txd_reg[16] ;
  output \gt_txd_reg[18] ;
  output \gt_txd_reg[20] ;
  output \gt_txd_reg[22] ;
  output \gt_txd_reg[24] ;
  output \gt_txd_reg[26] ;
  output \gt_txd_reg[28] ;
  output \gt_txd_reg[30] ;
  output [1:0]\gt_txc_reg[1] ;
  input coreclk;
  input reset;
  input [65:0]wr_data;
  input txusrclk2;
  input txreset_txusrclk2;
  input [0:0]sel0;

  wire [15:0]D;
  wire [5:0]Q;
  wire coreclk;
  wire full;
  wire [1:0]\gt_txc_reg[1] ;
  wire \gt_txd[27]_i_2_n_0 ;
  wire \gt_txd[29]_i_2_n_0 ;
  wire \gt_txd[31]_i_2_n_0 ;
  wire \gt_txd_reg[0] ;
  wire \gt_txd_reg[10] ;
  wire \gt_txd_reg[12] ;
  wire \gt_txd_reg[14] ;
  wire \gt_txd_reg[16] ;
  wire \gt_txd_reg[18] ;
  wire \gt_txd_reg[20] ;
  wire \gt_txd_reg[22] ;
  wire \gt_txd_reg[24] ;
  wire \gt_txd_reg[26] ;
  wire \gt_txd_reg[28] ;
  wire \gt_txd_reg[2] ;
  wire \gt_txd_reg[30] ;
  wire \gt_txd_reg[4] ;
  wire \gt_txd_reg[6] ;
  wire \gt_txd_reg[8] ;
  wire [65:0]rd_data;
  wire read_enable;
  wire read_enable_i_1_n_0;
  wire reset;
  wire [0:0]sel0;
  wire txreset_txusrclk2;
  wire [6:0]txsequence_int;
  wire txsequence_int0;
  wire \txsequence_int[5]_i_2_n_0 ;
  wire \txsequence_int[6]_i_3_n_0 ;
  wire \txsequence_int[6]_i_4_n_0 ;
  wire \txsequence_int[6]_i_5_n_0 ;
  wire \txsequence_int_reg_n_0_[0] ;
  wire txusrclk2;
  wire [65:0]wr_data;
  wire NLW_asynch_fifo_i_empty_UNCONNECTED;
  wire [4:0]NLW_asynch_fifo_i_fifo_rd_addr_UNCONNECTED;
  wire [4:0]NLW_asynch_fifo_i_fifo_wr_addr_UNCONNECTED;
  wire [4:0]NLW_asynch_fifo_i_status_UNCONNECTED;

  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* WIDTH = "66" *) 
  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_asynch_fifo asynch_fifo_i
       (.empty(NLW_asynch_fifo_i_empty_UNCONNECTED),
        .fifo_rd_addr(NLW_asynch_fifo_i_fifo_rd_addr_UNCONNECTED[4:0]),
        .fifo_wr_addr(NLW_asynch_fifo_i_fifo_wr_addr_UNCONNECTED[4:0]),
        .full(full),
        .rd_clk(txusrclk2),
        .rd_clk_en(1'b1),
        .rd_data(rd_data),
        .rd_en(read_enable),
        .rd_reset(txreset_txusrclk2),
        .status(NLW_asynch_fifo_i_status_UNCONNECTED[4:0]),
        .wr_clk(coreclk),
        .wr_clk_en(1'b1),
        .wr_data(wr_data),
        .wr_en(1'b1),
        .wr_reset(reset));
  LUT6 #(
    .INIT(64'h0000AAAAF0C3AAAA)) 
    \gt_txc[0]_i_1 
       (.I0(rd_data[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(sel0),
        .I5(Q[5]),
        .O(\gt_txc_reg[1] [0]));
  LUT6 #(
    .INIT(64'hFCFCACACFCACACFC)) 
    \gt_txc[1]_i_1 
       (.I0(Q[5]),
        .I1(rd_data[1]),
        .I2(sel0),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\gt_txc_reg[1] [1]));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \gt_txd[0]_i_1 
       (.I0(Q[2]),
        .I1(rd_data[2]),
        .I2(rd_data[34]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[0] ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \gt_txd[10]_i_1 
       (.I0(\gt_txd[27]_i_2_n_0 ),
        .I1(rd_data[12]),
        .I2(rd_data[44]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[10] ));
  LUT6 #(
    .INIT(64'h44444444FF00F0F0)) 
    \gt_txd[11]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[27]_i_2_n_0 ),
        .I2(rd_data[13]),
        .I3(rd_data[45]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFF0000FFE4E4E4E4)) 
    \gt_txd[12]_i_1 
       (.I0(\txsequence_int_reg_n_0_[0] ),
        .I1(rd_data[14]),
        .I2(rd_data[46]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sel0),
        .O(\gt_txd_reg[12] ));
  LUT6 #(
    .INIT(64'h11111111FF00F0F0)) 
    \gt_txd[13]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[29]_i_2_n_0 ),
        .I2(rd_data[15]),
        .I3(rd_data[47]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \gt_txd[14]_i_1 
       (.I0(\gt_txd[31]_i_2_n_0 ),
        .I1(rd_data[16]),
        .I2(rd_data[48]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[14] ));
  LUT6 #(
    .INIT(64'h44444444FF00F0F0)) 
    \gt_txd[15]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[31]_i_2_n_0 ),
        .I2(rd_data[17]),
        .I3(rd_data[49]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \gt_txd[16]_i_1 
       (.I0(Q[2]),
        .I1(rd_data[18]),
        .I2(rd_data[50]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[16] ));
  LUT6 #(
    .INIT(64'h44444444FF00F0F0)) 
    \gt_txd[17]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(rd_data[19]),
        .I3(rd_data[51]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h5555F0CC)) 
    \gt_txd[18]_i_1 
       (.I0(\gt_txd[27]_i_2_n_0 ),
        .I1(rd_data[20]),
        .I2(rd_data[52]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[18] ));
  LUT6 #(
    .INIT(64'h11111111FF00F0F0)) 
    \gt_txd[19]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[27]_i_2_n_0 ),
        .I2(rd_data[21]),
        .I3(rd_data[53]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h44444444FF00F0F0)) 
    \gt_txd[1]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(rd_data[3]),
        .I3(rd_data[35]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00FFFF00E4E4E4E4)) 
    \gt_txd[20]_i_1 
       (.I0(\txsequence_int_reg_n_0_[0] ),
        .I1(rd_data[22]),
        .I2(rd_data[54]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sel0),
        .O(\gt_txd_reg[20] ));
  LUT6 #(
    .INIT(64'h44444444FF00F0F0)) 
    \gt_txd[21]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[29]_i_2_n_0 ),
        .I2(rd_data[23]),
        .I3(rd_data[55]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h5555F0CC)) 
    \gt_txd[22]_i_1 
       (.I0(\gt_txd[31]_i_2_n_0 ),
        .I1(rd_data[24]),
        .I2(rd_data[56]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[22] ));
  LUT6 #(
    .INIT(64'h11111111FF00F0F0)) 
    \gt_txd[23]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[31]_i_2_n_0 ),
        .I2(rd_data[25]),
        .I3(rd_data[57]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h5555F0CC)) 
    \gt_txd[24]_i_1 
       (.I0(Q[2]),
        .I1(rd_data[26]),
        .I2(rd_data[58]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[24] ));
  LUT6 #(
    .INIT(64'h11111111FF00F0F0)) 
    \gt_txd[25]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(rd_data[27]),
        .I3(rd_data[59]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \gt_txd[26]_i_1 
       (.I0(\gt_txd[27]_i_2_n_0 ),
        .I1(rd_data[28]),
        .I2(rd_data[60]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[26] ));
  LUT6 #(
    .INIT(64'h44444444FF00F0F0)) 
    \gt_txd[27]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[27]_i_2_n_0 ),
        .I2(rd_data[29]),
        .I3(rd_data[61]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[13]));
  LUT3 #(
    .INIT(8'h87)) 
    \gt_txd[27]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\gt_txd[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000FFE4E4E4E4)) 
    \gt_txd[28]_i_1 
       (.I0(\txsequence_int_reg_n_0_[0] ),
        .I1(rd_data[30]),
        .I2(rd_data[62]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sel0),
        .O(\gt_txd_reg[28] ));
  LUT6 #(
    .INIT(64'h11111111FF00F0F0)) 
    \gt_txd[29]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[29]_i_2_n_0 ),
        .I2(rd_data[31]),
        .I3(rd_data[63]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \gt_txd[29]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\gt_txd[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5555F0CC)) 
    \gt_txd[2]_i_1 
       (.I0(\gt_txd[27]_i_2_n_0 ),
        .I1(rd_data[4]),
        .I2(rd_data[36]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAAF0CC)) 
    \gt_txd[30]_i_2 
       (.I0(\gt_txd[31]_i_2_n_0 ),
        .I1(rd_data[32]),
        .I2(rd_data[64]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[30] ));
  LUT6 #(
    .INIT(64'h44444444FF00F0F0)) 
    \gt_txd[31]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[31]_i_2_n_0 ),
        .I2(rd_data[33]),
        .I3(rd_data[65]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hC9)) 
    \gt_txd[31]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\gt_txd[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11111111FF00F0F0)) 
    \gt_txd[3]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[27]_i_2_n_0 ),
        .I2(rd_data[5]),
        .I3(rd_data[37]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00FFFF00E4E4E4E4)) 
    \gt_txd[4]_i_1 
       (.I0(\txsequence_int_reg_n_0_[0] ),
        .I1(rd_data[6]),
        .I2(rd_data[38]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sel0),
        .O(\gt_txd_reg[4] ));
  LUT6 #(
    .INIT(64'h44444444FF00F0F0)) 
    \gt_txd[5]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[29]_i_2_n_0 ),
        .I2(rd_data[7]),
        .I3(rd_data[39]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h5555F0CC)) 
    \gt_txd[6]_i_1 
       (.I0(\gt_txd[31]_i_2_n_0 ),
        .I1(rd_data[8]),
        .I2(rd_data[40]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[6] ));
  LUT6 #(
    .INIT(64'h11111111FF00F0F0)) 
    \gt_txd[7]_i_1 
       (.I0(Q[5]),
        .I1(\gt_txd[31]_i_2_n_0 ),
        .I2(rd_data[9]),
        .I3(rd_data[41]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h5555F0CC)) 
    \gt_txd[8]_i_1 
       (.I0(Q[2]),
        .I1(rd_data[10]),
        .I2(rd_data[42]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .I4(sel0),
        .O(\gt_txd_reg[8] ));
  LUT6 #(
    .INIT(64'h11111111FF00F0F0)) 
    \gt_txd[9]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(rd_data[11]),
        .I3(rd_data[43]),
        .I4(\txsequence_int_reg_n_0_[0] ),
        .I5(sel0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h1110)) 
    read_enable_i_1
       (.I0(read_enable),
        .I1(txreset_txusrclk2),
        .I2(Q[5]),
        .I3(\txsequence_int[6]_i_4_n_0 ),
        .O(read_enable_i_1_n_0));
  FDRE read_enable_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(read_enable_i_1_n_0),
        .Q(read_enable),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txsequence_int[0]_i_1 
       (.I0(\txsequence_int_reg_n_0_[0] ),
        .O(txsequence_int[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \txsequence_int[1]_i_1 
       (.I0(\txsequence_int[6]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\txsequence_int_reg_n_0_[0] ),
        .O(txsequence_int[1]));
  LUT4 #(
    .INIT(16'h2888)) 
    \txsequence_int[2]_i_1 
       (.I0(\txsequence_int[6]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\txsequence_int_reg_n_0_[0] ),
        .O(txsequence_int[2]));
  LUT5 #(
    .INIT(32'h28888888)) 
    \txsequence_int[3]_i_1 
       (.I0(\txsequence_int[6]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\txsequence_int_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(txsequence_int[3]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \txsequence_int[4]_i_1 
       (.I0(\txsequence_int[6]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(\txsequence_int_reg_n_0_[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(txsequence_int[4]));
  LUT4 #(
    .INIT(16'h8828)) 
    \txsequence_int[5]_i_1 
       (.I0(\txsequence_int[6]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(\txsequence_int_reg_n_0_[0] ),
        .I3(\txsequence_int[5]_i_2_n_0 ),
        .O(txsequence_int[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \txsequence_int[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\txsequence_int[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \txsequence_int[6]_i_1 
       (.I0(read_enable),
        .I1(\txsequence_int[6]_i_3_n_0 ),
        .I2(txreset_txusrclk2),
        .O(txsequence_int0));
  LUT4 #(
    .INIT(16'h8828)) 
    \txsequence_int[6]_i_2 
       (.I0(\txsequence_int[6]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\txsequence_int_reg_n_0_[0] ),
        .I3(\txsequence_int[6]_i_4_n_0 ),
        .O(txsequence_int[6]));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \txsequence_int[6]_i_3 
       (.I0(\txsequence_int[6]_i_5_n_0 ),
        .I1(\txsequence_int_reg_n_0_[0] ),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\txsequence_int[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \txsequence_int[6]_i_4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\txsequence_int[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txsequence_int[6]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\txsequence_int[6]_i_5_n_0 ));
  FDSE \txsequence_int_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[0]),
        .Q(\txsequence_int_reg_n_0_[0] ),
        .S(txsequence_int0));
  FDRE \txsequence_int_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[1]),
        .Q(Q[0]),
        .R(txsequence_int0));
  FDRE \txsequence_int_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[2]),
        .Q(Q[1]),
        .R(txsequence_int0));
  FDRE \txsequence_int_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[3]),
        .Q(Q[2]),
        .R(txsequence_int0));
  FDRE \txsequence_int_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[4]),
        .Q(Q[3]),
        .R(txsequence_int0));
  FDRE \txsequence_int_reg[5] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[5]),
        .Q(Q[4]),
        .R(txsequence_int0));
  FDSE \txsequence_int_reg[6] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[6]),
        .Q(Q[5]),
        .S(txsequence_int0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v6_0_11_wrapper" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_wrapper
   (drp_den,
    drp_daddr,
    cable_pull,
    rx_prbs31_en,
    tx_disable,
    core_status,
    status_vector,
    tx_prbs31_en,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    xgmii_rxd,
    xgmii_rxc,
    drp_req,
    drp_dwe,
    core_in_testmode,
    configuration_vector,
    reset,
    coreclk,
    txusrclk2,
    txreset_txusrclk2,
    rxusrclk2,
    rxreset_rxusrclk2,
    signal_detect,
    drp_drpdo,
    dclk,
    drp_drdy,
    drp_gnt,
    dclk_reset,
    xgmii_txd,
    xgmii_txc,
    resetdone,
    D,
    gt_rxc);
  output drp_den;
  output [0:0]drp_daddr;
  output cable_pull;
  output rx_prbs31_en;
  output tx_disable;
  output [0:0]core_status;
  output [41:0]status_vector;
  output tx_prbs31_en;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output drp_req;
  output drp_dwe;
  output core_in_testmode;
  input [147:0]configuration_vector;
  input reset;
  input coreclk;
  input txusrclk2;
  input txreset_txusrclk2;
  input rxusrclk2;
  input rxreset_rxusrclk2;
  input signal_detect;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input drp_gnt;
  input dclk_reset;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input resetdone;
  input [33:0]D;
  input [1:0]gt_rxc;

  wire [33:0]D;
  wire cable_pull;
  wire clear_rx_prbs_err_count;
  wire [147:0]configuration_vector;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire coreclk;
  wire dclk;
  wire dclk_reset;
  wire [0:0]drp_daddr;
  wire drp_den;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [1:0]gt_rxc;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire reset;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxreset_rxusrclk2;
  wire rxusrclk2;
  wire signal_detect;
  wire [41:0]status_vector;
  wire tx_disable;
  wire tx_prbs31_en;
  wire txreset_txusrclk2;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

  ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_11_baser_gen \G_IS_BASER.ten_gig_eth_pcs_pma_inst 
       (.D(D),
        .cable_pull(cable_pull),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .configuration_vector(configuration_vector),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .coreclk(coreclk),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc(gt_rxc),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .reset(reset),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxreset_rxusrclk2(rxreset_rxusrclk2),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .status_vector(status_vector),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .txreset_txusrclk2(txreset_txusrclk2),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
