

<!DOCTYPE html>
<html lang="en" data-default-color-scheme=auto>



<head>
  <meta charset="UTF-8">
  <link rel="apple-touch-icon" sizes="76x76" href="/img/favicon.png">
  <link rel="icon" href="https://raw.githubusercontent.com/east1203/MarkdownPhoto/master/icon/icon.png">
  <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=5.0, shrink-to-fit=no">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  
  <meta name="theme-color" content="#2f4154">
  <meta name="author" content="Yongkang Dong">
  <meta name="keywords" content="芯片 验证 读书 编程">
  
    <meta name="description" content="2019-11-02 SystemVerilog Clocking Blocks​    Module ports and interfaces by default do not specify any timing requirements or synchronization schemes between signals. A clocking block defined between">
<meta property="og:type" content="article">
<meta property="og:title" content="ch6-Clocking block">
<meta property="og:url" content="http://example.com/2019/07/15/Verification/SystemVerilog/ChipVerif_web_SV/ch06_Interface/ch06_Clocking%20Block/index.html">
<meta property="og:site_name" content="北方天">
<meta property="og:description" content="2019-11-02 SystemVerilog Clocking Blocks​    Module ports and interfaces by default do not specify any timing requirements or synchronization schemes between signals. A clocking block defined between">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://www.chipverify.com/images/sv/clocking-block-output.PNG">
<meta property="og:image" content="https://www.chipverify.com/images/sv/cb-output-skew.PNG">
<meta property="og:image" content="https://www.chipverify.com/images/sv/cb-input-skew.PNG">
<meta property="article:published_time" content="2019-07-14T16:00:00.000Z">
<meta property="article:modified_time" content="2022-03-12T03:51:25.811Z">
<meta property="article:author" content="Yongkang Dong">
<meta property="article:tag" content="SV">
<meta property="article:tag" content="ChipVerif_Web">
<meta name="twitter:card" content="summary_large_image">
<meta name="twitter:image" content="https://www.chipverify.com/images/sv/clocking-block-output.PNG">
  
  
  <title>ch6-Clocking block - 北方天</title>

  <link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap@4.6.0/dist/css/bootstrap.min.css" />


  <link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/github-markdown-css@4.0.0/github-markdown.min.css" />
  <link  rel="stylesheet" href="/lib/hint/hint.min.css" />

  
    
    
      
      <link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@10.7.2/styles/github-gist.min.css" />
    
  

  
    <link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.5.7/dist/jquery.fancybox.min.css" />
  


<!-- 主题依赖的图标库，不要自行修改 -->

<link rel="stylesheet" href="//at.alicdn.com/t/font_1749284_ba1fz6golrf.css">



<link rel="stylesheet" href="//at.alicdn.com/t/font_1736178_kmeydafke9r.css">


<link  rel="stylesheet" href="/css/main.css" />

<!-- 自定义样式保持在最底部 -->


  <script id="fluid-configs">
    var Fluid = window.Fluid || {};
    var CONFIG = {"hostname":"example.com","root":"/","version":"1.8.14","typing":{"enable":true,"typeSpeed":70,"cursorChar":"_","loop":false},"anchorjs":{"enable":true,"element":"h1,h2,h3,h4,h5,h6","placement":"right","visible":"hover","icon":""},"progressbar":{"enable":true,"height_px":3,"color":"#29d","options":{"showSpinner":false,"trickleSpeed":100}},"copy_btn":true,"image_zoom":{"enable":true,"img_url_replace":["",""]},"toc":{"enable":true,"headingSelector":"h1,h2,h3,h4,h5,h6","collapseDepth":0},"lazyload":{"enable":true,"loading_img":"/img/loading.gif","onlypost":false,"offset_factor":2},"web_analytics":{"enable":false,"baidu":null,"google":null,"gtag":null,"tencent":{"sid":null,"cid":null},"woyaola":null,"cnzz":null,"leancloud":{"app_id":null,"app_key":null,"server_url":null,"path":"window.location.pathname","ignore_local":false}},"search_path":"/local-search.xml"};
  </script>
  <script  src="/js/utils.js" ></script>
  <script  src="/js/color-schema.js" ></script>
<meta name="generator" content="Hexo 5.4.1"></head>


<body>
  <header style="height: 70vh;">
    <nav id="navbar" class="navbar fixed-top  navbar-expand-lg navbar-dark scrolling-navbar">
  <div class="container">
    <a class="navbar-brand" href="/">
      <strong>East1203</strong>
    </a>

    <button id="navbar-toggler-btn" class="navbar-toggler" type="button" data-toggle="collapse"
            data-target="#navbarSupportedContent"
            aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
      <div class="animated-icon"><span></span><span></span><span></span></div>
    </button>

    <!-- Collapsible content -->
    <div class="collapse navbar-collapse" id="navbarSupportedContent">
      <ul class="navbar-nav ml-auto text-center">
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/">
                <i class="iconfont icon-home-fill"></i>
                Home
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item dropdown">
              <a class="nav-link dropdown-toggle" target="_self" href="javascript:;" role="button"
                 data-toggle="dropdown" aria-haspopup="true" aria-expanded="false">
                <i class="iconfont icon-archive-fill"></i>
                Archives
              </a>
              <div class="dropdown-menu" aria-labelledby="navbarDropdown">
                
                  
                  
                  
                  <a class="dropdown-item" href="/archives/">
                    
                    Archives
                  </a>
                
                  
                  
                  
                  <a class="dropdown-item" href="/categories/">
                    
                    Categories
                  </a>
                
                  
                  
                  
                  <a class="dropdown-item" href="/tags/">
                    
                    Tags
                  </a>
                
              </div>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/source/">
                
                source
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/about/">
                <i class="iconfont icon-user-fill"></i>
                About
              </a>
            </li>
          
        
        
          <li class="nav-item" id="search-btn">
            <a class="nav-link" target="_self" href="javascript:;" data-toggle="modal" data-target="#modalSearch" aria-label="Search">
              &nbsp;<i class="iconfont icon-search"></i>&nbsp;
            </a>
          </li>
        
        
          <li class="nav-item" id="color-toggle-btn">
            <a class="nav-link" target="_self" href="javascript:;" aria-label="Color Toggle">&nbsp;<i
                class="iconfont icon-dark" id="color-toggle-icon"></i>&nbsp;</a>
          </li>
        
      </ul>
    </div>
  </div>
</nav>

    <div class="banner" id="banner" parallax=true
         style="background: url('https://raw.githubusercontent.com/east1203/MarkdownPhoto/master/background/back2.jpg') no-repeat center center;
           background-size: cover;">
      <div class="full-bg-img">
        <div class="mask flex-center" style="background-color: rgba(0, 0, 0, 0.3)">
          <div class="page-header text-center fade-in-up">
            <span class="h2" id="subtitle" title="ch6-Clocking block">
              
            </span>

            
              <div class="mt-3">
  
  
    <span class="post-meta">
      <i class="iconfont icon-date-fill" aria-hidden="true"></i>
      <time datetime="2019-07-15 00:00" pubdate>
        July 15, 2019 am
      </time>
    </span>
  
</div>

<div class="mt-1">
  
    <span class="post-meta mr-2">
      <i class="iconfont icon-chart"></i>
      6.8k 字
    </span>
  

  
    <span class="post-meta mr-2">
      <i class="iconfont icon-clock-fill"></i>
      
      
      58 分钟
    </span>
  

  
  
    
      <!-- 不蒜子统计文章PV -->
      <span id="busuanzi_container_page_pv" style="display: none">
        <i class="iconfont icon-eye" aria-hidden="true"></i>
        <span id="busuanzi_value_page_pv"></span> 次
      </span>
    
  
</div>

            
          </div>

          
        </div>
      </div>
    </div>
  </header>

  <main>
    
      

<div class="container-fluid nopadding-x">
  <div class="row nomargin-x">
    <div class="d-none d-lg-block col-lg-2"></div>
    <div class="col-lg-8 nopadding-x-md">
      <div class="container nopadding-x-md" id="board-ctn">
        <div class="py-5" id="board">
          <article class="post-content mx-auto">
            <!-- SEO header -->
            <h1 style="display: none">ch6-Clocking block</h1>
            
            <div class="markdown-body">
              <p>2019-11-02</p>
<h1 id="SystemVerilog-Clocking-Blocks"><a href="#SystemVerilog-Clocking-Blocks" class="headerlink" title="SystemVerilog Clocking Blocks"></a>SystemVerilog Clocking Blocks</h1><p>​    Module ports and interfaces by default do not specify any timing requirements or synchronization schemes between signals. A <em>clocking block</em> defined between <code>clocking</code> and <code>endcocking</code> does exactly that. <strong>It is a collection of signals synchronous with a particular clock and helps to specify the timing requirements between the clock and the signals.</strong></p>
<p>This would allow test writers to focus more on transactions rather than worry about when a signal will interact with respect to a clock. <strong>A testbench can have many clocking blocks, but only one block per clock.</strong></p>
<h2 id="Syntax"><a href="#Syntax" class="headerlink" title="Syntax"></a>Syntax</h2><figure class="highlight verilog"><table><tr><td class="gutter"><div class="code-wrapper"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></div></td><td class="code"><pre><code class="hljs verilog">[<span class="hljs-keyword">default</span>] <span class="hljs-keyword">clocking</span> [identifier_name] @ [event_or_identifier]<br>  <span class="hljs-keyword">default</span> <span class="hljs-keyword">input</span> #[delay_or_edge] <span class="hljs-keyword">output</span> #[delay_or_edge]<br>  [list of signals]<br><span class="hljs-keyword">endclocking</span><br> <br></code></pre></td></tr></table></figure>

<p>The <em>delay_value</em> represents a skew of how many time units away from the clock event a signal is to be sampled or driven. <strong>If a <code>default</code> skew is not specified, then all input signals will be sampled <code>#1step</code> and output signlas driven <code>0ns</code> after the specified event.</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">clocking</span> ckb @ (<span class="hljs-keyword">posedge</span> clk);<br>  <span class="hljs-keyword">default</span> <span class="hljs-keyword">input</span> #<span class="hljs-number">1</span>step <span class="hljs-keyword">output</span> <span class="hljs-keyword">negedge</span>;<br>  <span class="hljs-keyword">input</span> ...;<br>  <span class="hljs-keyword">output</span> ...;<br><span class="hljs-keyword">endclocking</span><br> <br><span class="hljs-keyword">clocking</span> ck1 @ (<span class="hljs-keyword">posedge</span> clk);<br>  <span class="hljs-keyword">default</span> <span class="hljs-keyword">input</span> #<span class="hljs-number">5</span>ns <span class="hljs-keyword">output</span> #<span class="hljs-number">2</span>ns;<br>  <span class="hljs-keyword">input</span> data, valid, ready = top<span class="hljs-variable">.ele</span><span class="hljs-variable">.ready</span>;<br>  <span class="hljs-keyword">output</span> <span class="hljs-keyword">negedge</span> grant;<br>  <span class="hljs-keyword">input</span> #<span class="hljs-number">1</span>step addr;<br><span class="hljs-keyword">endclocking</span><br> <br></code></pre></td></tr></table></figure>

<p>Note the following:</p>
<ul>
<li>A clocking block called <strong>ck1</strong> is created which will be active on the positive edge of <strong>clk</strong></li>
<li>By default, all input signals within the clocking block will be sampled 5ns before and all output signals within the clocking block will be driven 2ns after the positive edge of the clock <strong>clk</strong></li>
<li><strong>data</strong>, <strong>valid</strong> and <strong>ready</strong> are declared as inputs to the block and hence will be sampled 5ns before the posedge of <strong>clk</strong></li>
<li><strong>grant</strong> is an output signal to the block with its own time requirement. Here <strong>grant</strong> will be driven at the negedge of <strong>clk</strong> instead of the default <strong>posedge</strong>.</li>
</ul>
<h2 id="Use-within-an-interface"><a href="#Use-within-an-interface" class="headerlink" title="Use within an interface"></a>Use within an interface</h2><p>Simply put, a clocking block encapsulates a bunch of signals that share a common clock. Hence declaring a clocking block inside an interface can help save the amount of code required to connect to the testbench and may help save time during development.</p>
<h2 id="重要"><a href="#重要" class="headerlink" title="重要"></a>重要</h2><p><strong>重要：Signal directions inside a clocking block are with respect to the testbench and not the DUT.</strong></p>
<h1 id="SystemVerilog-Clocking-Blocks-Part-II"><a href="#SystemVerilog-Clocking-Blocks-Part-II" class="headerlink" title="SystemVerilog Clocking Blocks Part II"></a>SystemVerilog Clocking Blocks Part II</h1><p>Clocking blocks allow inputs to be sampled and outputs to be driven at a specified clock event. If an input <em>skew</em> is mentioned for a clocking block, then all input signals within that block will be sampled at <strong><em>skew</em> time</strong> units <em>before</em> the clock event. If an output <em>skew</em> is mentioned for a clocking block, then all output signals in that block will be driven <em>skew</em>time units after the corresponding clock event.</p>
<h2 id="What-are-input-and-output-skews"><a href="#What-are-input-and-output-skews" class="headerlink" title="What are input and output skews ?"></a>What are input and output skews ?</h2><p>​    A skew is specified as a constant expression or as a parameter. If only a number is used, then the skew is interpreted to follow the active timescale in the given scope.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">clocking</span> cb @(clk);<br>    <span class="hljs-keyword">input</span>  #<span class="hljs-number">1</span>ps req; <span class="hljs-comment">// sample 1ps before clock edge</span><br>    <span class="hljs-keyword">output</span> #<span class="hljs-number">2</span>   gnt; <span class="hljs-comment">// drive 2ns after clock edge</span><br>    <span class="hljs-keyword">input</span>  #<span class="hljs-number">1</span> <span class="hljs-keyword">output</span> #<span class="hljs-number">3</span> sig; <span class="hljs-comment">// input skew and output skew</span><br><span class="hljs-keyword">endclocking</span><br> <br></code></pre></td></tr></table></figure>

<p>​    In the example given above, we have declared a clocking block of the name cb to describe when signals belonging to this block has to be sampled. Signal req is specified to have a skew of 1ps and <strong>will be sampled 1 ps before the clock edge clk.</strong> The output signal gnt has an output skew of 2 time units and hence will follow the timescale followed in the current scope. If we have a timescale of 1ns&#x2F;1ps then #2 represents 2 ns and <strong>hence will be <em>driven</em> 2 ns after the clock edge</strong>. The last signal sig is of <code>inout</code> type and will be sampled 1 ns before the clock edge and driven 3 ns after the clock edge.</p>
<p>​    <strong>An input skew of <code>1step</code> indicates that the signal should be sampled at the end of the previous time step, or in other words, immediately before the positive clock edge.</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">clocking</span> cb @(<span class="hljs-keyword">posedge</span> clk);<br>  <span class="hljs-keyword">input</span> #<span class="hljs-number">1</span>step req;<br><span class="hljs-keyword">endclocking</span><br> <br></code></pre></td></tr></table></figure>

<p>​    Inputs with explicit #0 skew will be sampled at the same time as their corresponding clocking event, but in the <em>Observed</em> region to avoid race conditions. Similarly, outputs with no skew or explicit #0 will be driven at the same time as the clocking event, in the Re-NBA region.</p>
<h2 id="Example"><a href="#Example" class="headerlink" title="Example"></a>Example</h2><p>​    Consider a simple design with inputs clk and req and drives an output signal gnt. To keep things simple, lets just provide grant as soon as a request is received.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> des (<span class="hljs-keyword">input</span> req, clk, <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> gnt);<br>  <span class="hljs-keyword">always</span> @ (<span class="hljs-keyword">posedge</span> clk)<br>    <span class="hljs-keyword">if</span> (req)<br>      gnt &lt;= <span class="hljs-number">1</span>;<br>    <span class="hljs-keyword">else</span><br>      gnt &lt;= <span class="hljs-number">0</span>;<br><span class="hljs-keyword">endmodule</span><br> <br></code></pre></td></tr></table></figure>

<p>To deal with the design port signals, let’s create a simple interface called <em>_if</em>.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">interface</span> _if (<span class="hljs-keyword">input</span> <span class="hljs-keyword">bit</span> clk);<br>  <span class="hljs-keyword">logic</span> gnt;<br>  <span class="hljs-keyword">logic</span> req;<br> <br>  <span class="hljs-keyword">clocking</span> cb @(<span class="hljs-keyword">posedge</span> clk);<br>    <span class="hljs-keyword">input</span> #<span class="hljs-number">1</span>ns gnt;<br>    <span class="hljs-keyword">output</span> #<span class="hljs-number">5</span>  req;<br>  <span class="hljs-keyword">endclocking</span><br><span class="hljs-keyword">endinterface</span><br> <br></code></pre></td></tr></table></figure>

<p>The next step is to drive inputs to the design so that it gives back the grant signal.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> tb;  <br>  <span class="hljs-keyword">bit</span> clk;<br> <br>  <span class="hljs-comment">// Create a clock and initialize input signal</span><br>  <span class="hljs-keyword">always</span> #<span class="hljs-number">10</span> clk = ~clk;<br>  <span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span><br>    clk &lt;= <span class="hljs-number">0</span>;<br>    if0<span class="hljs-variable">.cb</span><span class="hljs-variable">.req</span> &lt;= <span class="hljs-number">0</span>;<br>  <span class="hljs-keyword">end</span><br> <br>  <span class="hljs-comment">// Instantiate the interface</span><br>  _if if0 (<span class="hljs-variable">.clk</span> (clk));<br> <br>  <span class="hljs-comment">// Instantiate the design</span><br>  des d0 ( <span class="hljs-variable">.clk</span> (clk),<br>           <span class="hljs-variable">.req</span> (if0<span class="hljs-variable">.req</span>),<br>           <span class="hljs-variable">.gnt</span> (if0<span class="hljs-variable">.gnt</span>));<br> <br>  <span class="hljs-comment">// Drive stimulus</span><br>  <span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">for</span> (<span class="hljs-keyword">int</span> i = <span class="hljs-number">0</span>; i &lt; <span class="hljs-number">10</span>; i++) <span class="hljs-keyword">begin</span><br>      <span class="hljs-keyword">bit</span>[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] delay = <span class="hljs-built_in">$random</span>;<br>      <span class="hljs-keyword">repeat</span> (delay) @(<span class="hljs-keyword">posedge</span> if0<span class="hljs-variable">.clk</span>);<br>      if0<span class="hljs-variable">.cb</span><span class="hljs-variable">.req</span> &lt;= ~ if0<span class="hljs-variable">.cb</span><span class="hljs-variable">.req</span>;<br>    <span class="hljs-keyword">end</span><br>    #<span class="hljs-number">20</span> <span class="hljs-built_in">$finish</span>;<br>  <span class="hljs-keyword">end</span><br><span class="hljs-keyword">endmodule</span><br> <br></code></pre></td></tr></table></figure>

<p>It can be seen from simulation output window that <em>req</em> is driven #5ns after the clock edge.</p>
<p><a target="_blank" rel="noopener" href="https://www.chipverify.com/images/sv/clocking-block-output.PNG"><img src="https://www.chipverify.com/images/sv/clocking-block-output.PNG" srcset="/img/loading.gif" lazyload alt="img"></a></p>
<h2 id="Output-skew"><a href="#Output-skew" class="headerlink" title="Output skew"></a>Output skew</h2><p>To get a clear picture of the output skew, lets tweak the interface to have three different clocking blocks each with a different output skew. Then let us drive req with each of the clocking blocks to see the difference.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">interface</span> _if (<span class="hljs-keyword">input</span> <span class="hljs-keyword">bit</span> clk);<br>  <span class="hljs-keyword">logic</span> gnt;<br>  <span class="hljs-keyword">logic</span> req;<br> <br>  <span class="hljs-keyword">clocking</span> cb_0 @(<span class="hljs-keyword">posedge</span> clk);<br>    <span class="hljs-keyword">output</span> #<span class="hljs-number">0</span>  req;<br>  <span class="hljs-keyword">endclocking</span><br> <br>  <span class="hljs-keyword">clocking</span> cb_1 @(<span class="hljs-keyword">posedge</span> clk);<br>    <span class="hljs-keyword">output</span> #<span class="hljs-number">2</span> req;<br>  <span class="hljs-keyword">endclocking</span><br> <br>  <span class="hljs-keyword">clocking</span> cb_2 @(<span class="hljs-keyword">posedge</span> clk);<br>    <span class="hljs-keyword">output</span> #<span class="hljs-number">5</span> req;<br>  <span class="hljs-keyword">endclocking</span><br><span class="hljs-keyword">endinterface</span>  <br> <br></code></pre></td></tr></table></figure>

<p>In our testbench, we’ll use a <code>for</code> loop to iterate through each stimulus and use a different clocking block for each iteration.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> tb;<br>  <span class="hljs-comment">// ... part of code same as before</span><br> <br>  <span class="hljs-comment">// Drive stimulus</span><br>  <span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">for</span> (<span class="hljs-keyword">int</span> i = <span class="hljs-number">0</span>; i &lt; <span class="hljs-number">3</span>; i++) <span class="hljs-keyword">begin</span><br>      <span class="hljs-keyword">repeat</span> (<span class="hljs-number">2</span>) @(if0<span class="hljs-variable">.cb_0</span>);      <br>      <span class="hljs-keyword">case</span> (i)<br>        <span class="hljs-number">0</span> : if0<span class="hljs-variable">.cb_0</span><span class="hljs-variable">.req</span> &lt;= <span class="hljs-number">1</span>;<br>        <span class="hljs-number">1</span> : if0<span class="hljs-variable">.cb_1</span><span class="hljs-variable">.req</span> &lt;= <span class="hljs-number">1</span>;<br>        <span class="hljs-number">2</span> : if0<span class="hljs-variable">.cb_2</span><span class="hljs-variable">.req</span> &lt;= <span class="hljs-number">1</span>;<br>      <span class="hljs-keyword">endcase</span><br>      <span class="hljs-keyword">repeat</span> (<span class="hljs-number">2</span>) @ (if0<span class="hljs-variable">.cb_0</span>);<br>      if0<span class="hljs-variable">.req</span> &lt;= <span class="hljs-number">0</span>;<br>    <span class="hljs-keyword">end</span><br>    #<span class="hljs-number">20</span> <span class="hljs-built_in">$finish</span>;<br>  <span class="hljs-keyword">end</span><br> <br><span class="hljs-keyword">endmodule</span><br> <br></code></pre></td></tr></table></figure>

<p><a target="_blank" rel="noopener" href="https://www.chipverify.com/images/sv/cb-output-skew.PNG"><img src="https://www.chipverify.com/images/sv/cb-output-skew.PNG" srcset="/img/loading.gif" lazyload alt="img"></a></p>
<h2 id="Input-skew"><a href="#Input-skew" class="headerlink" title="Input skew"></a>Input skew</h2><p>To understand input skew, we’ll change the DUT to simply provide a random value every #1ns just for our purpose.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> des (<span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span>[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] gnt);<br>  <span class="hljs-keyword">always</span> #<span class="hljs-number">1</span> gnt &lt;= <span class="hljs-built_in">$random</span>;<br><span class="hljs-keyword">endmodule</span><br> <br></code></pre></td></tr></table></figure>

<p>The interface block will have different clocking block declarations like before each with a different input skew.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">interface</span> _if (<span class="hljs-keyword">input</span> <span class="hljs-keyword">bit</span> clk);<br>  <span class="hljs-keyword">logic</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] gnt;<br> <br>  <span class="hljs-keyword">clocking</span> cb_0 @(<span class="hljs-keyword">posedge</span> clk);<br>    <span class="hljs-keyword">input</span> #<span class="hljs-number">0</span>  gnt;<br>  <span class="hljs-keyword">endclocking</span><br> <br>  <span class="hljs-keyword">clocking</span> cb_1 @(<span class="hljs-keyword">posedge</span> clk);<br>    <span class="hljs-keyword">input</span> #<span class="hljs-number">1</span>step gnt;<br>  <span class="hljs-keyword">endclocking</span><br> <br>  <span class="hljs-keyword">clocking</span> cb_2 @(<span class="hljs-keyword">posedge</span> clk);<br>    <span class="hljs-keyword">input</span> #<span class="hljs-number">1</span> gnt;<br>  <span class="hljs-keyword">endclocking</span><br> <br>  <span class="hljs-keyword">clocking</span> cb_3 @(<span class="hljs-keyword">posedge</span> clk);<br>    <span class="hljs-keyword">input</span> #<span class="hljs-number">2</span> gnt;<br>  <span class="hljs-keyword">endclocking</span><br><span class="hljs-keyword">endinterface</span>  <br> <br></code></pre></td></tr></table></figure>

<p>In the testbench, we’ll fork 4 different threads at time 0ns where each thread waits for the positive edge of the clock and samples the output from DUT.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><code class="hljs verilog"><span class="hljs-keyword">module</span> tb;<br>  <span class="hljs-keyword">bit</span> clk;<br> <br>  <span class="hljs-keyword">always</span> #<span class="hljs-number">5</span> clk = ~clk;<br>  <span class="hljs-keyword">initial</span>   clk &lt;= <span class="hljs-number">0</span>;<br> <br>  _if if0 (<span class="hljs-variable">.clk</span> (clk));<br>  des d0  (<span class="hljs-variable">.gnt</span> (if0<span class="hljs-variable">.gnt</span>));<br> <br>  <span class="hljs-keyword">initial</span> <span class="hljs-keyword">begin</span><br>    <span class="hljs-keyword">fork</span><br>      <span class="hljs-keyword">begin</span><br>        @(if0<span class="hljs-variable">.cb_0</span>);<br>        <span class="hljs-built_in">$display</span> (<span class="hljs-string">&quot;cb_0.gnt = 0x%0h&quot;</span>, if0<span class="hljs-variable">.cb_0</span><span class="hljs-variable">.gnt</span>);<br>      <span class="hljs-keyword">end</span><br>      <span class="hljs-keyword">begin</span><br>        @(if0<span class="hljs-variable">.cb_1</span>);<br>        <span class="hljs-built_in">$display</span> (<span class="hljs-string">&quot;cb_1.gnt = 0x%0h&quot;</span>, if0<span class="hljs-variable">.cb_1</span><span class="hljs-variable">.gnt</span>);<br>      <span class="hljs-keyword">end</span><br>      <span class="hljs-keyword">begin</span><br>        @(if0<span class="hljs-variable">.cb_2</span>);<br>        <span class="hljs-built_in">$display</span> (<span class="hljs-string">&quot;cb_2.gnt = 0x%0h&quot;</span>, if0<span class="hljs-variable">.cb_2</span><span class="hljs-variable">.gnt</span>);<br>      <span class="hljs-keyword">end</span><br>      <span class="hljs-keyword">begin</span><br>        @(if0<span class="hljs-variable">.cb_3</span>);<br>        <span class="hljs-built_in">$display</span> (<span class="hljs-string">&quot;cb_3.gnt = 0x%0h&quot;</span>, if0<span class="hljs-variable">.cb_3</span><span class="hljs-variable">.gnt</span>);<br>      <span class="hljs-keyword">end</span><br>    <span class="hljs-keyword">join</span><br>    #<span class="hljs-number">10</span> <span class="hljs-built_in">$finish</span>;<br>  <span class="hljs-keyword">end</span><br> <br><span class="hljs-keyword">endmodule</span><br> <br></code></pre></td></tr></table></figure>

<p>The output waveform is shown below and it can be seen that the design drives a random value every #1ns.</p>
<p><a target="_blank" rel="noopener" href="https://www.chipverify.com/images/sv/cb-input-skew.PNG"><img src="https://www.chipverify.com/images/sv/cb-input-skew.PNG" srcset="/img/loading.gif" lazyload alt="img"></a></p>
<p>It’s important to note that the testbench code which sampled through cb_1 clocking block managed to get the value 0x3 while cb_0 got 0xd. Note that these values may be different for other simulators since they can take a different randomization seed value.</p>
<p><strong>Simulation Log</strong></p>
<figure class="highlight apache"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><code class="hljs apache"><span class="hljs-attribute">ncsim</span>&gt; run<br><span class="hljs-attribute">cb_3</span>.gnt = <span class="hljs-number">0</span>x9<br><span class="hljs-attribute">cb_2</span>.gnt = <span class="hljs-number">0</span>x3<br><span class="hljs-attribute">cb_1</span>.gnt = <span class="hljs-number">0</span>x3<br><span class="hljs-attribute">cb_0</span>.gnt = <span class="hljs-number">0</span>xd<br><span class="hljs-attribute">Simulation</span> complete via $finish(<span class="hljs-number">1</span>) at time <span class="hljs-number">15</span> NS + <span class="hljs-number">0</span><br></code></pre></td></tr></table></figure>


            </div>
            <hr>
            <div>
              <div class="post-metas mb-3">
                
                  <div class="post-meta mr-3">
                    <i class="iconfont icon-category"></i>
                    
                      <a class="hover-with-bg" href="/categories/Verification/">Verification</a>
                    
                      <a class="hover-with-bg" href="/categories/Verification/System-Verilog/">System Verilog</a>
                    
                  </div>
                
                
                  <div class="post-meta">
                    <i class="iconfont icon-tags"></i>
                    
                      <a class="hover-with-bg" href="/tags/SV/">SV</a>
                    
                      <a class="hover-with-bg" href="/tags/ChipVerif-Web/">ChipVerif_Web</a>
                    
                  </div>
                
              </div>
              
                <p class="note note-warning">
                  
                    本博客所有文章除特别声明外，均采用 <a target="_blank" href="https://creativecommons.org/licenses/by-sa/4.0/deed.zh" rel="nofollow noopener noopener">CC BY-SA 4.0 协议</a> ，转载请注明出处！
                  
                </p>
              
              
                <div class="post-prevnext">
                  <article class="post-prev col-6">
                    
                    
                      <a href="/2019/07/15/Verification/SystemVerilog/ChipVerif_web_SV/ch06_Interface/ch06_Modport/">
                        <i class="iconfont icon-arrowleft"></i>
                        <span class="hidden-mobile">ch6-Modport</span>
                        <span class="visible-mobile">Previous</span>
                      </a>
                    
                  </article>
                  <article class="post-next col-6">
                    
                    
                      <a href="/2019/07/10/Verification/SystemVerilog/UVMPrimer%E4%B8%AD%E7%9A%84DUT%E6%94%B9%E5%86%99%E6%88%90Verilog/">
                        <span class="hidden-mobile">UVMPrimer中的DUT改写成Verilog</span>
                        <span class="visible-mobile">Next</span>
                        <i class="iconfont icon-arrowright"></i>
                      </a>
                    
                  </article>
                </div>
              
            </div>

            
          </article>
        </div>
      </div>
    </div>
    
      <div class="d-none d-lg-block col-lg-2 toc-container" id="toc-ctn">
        <div id="toc">
  <p class="toc-header"><i class="iconfont icon-list"></i>&nbsp;TOC</p>
  <div class="toc-body" id="toc-body"></div>
</div>

      </div>
    
  </div>
</div>

<!-- Custom -->


    

    
      <a id="scroll-top-button" aria-label="TOP" href="#" role="button">
        <i class="iconfont icon-arrowup" aria-hidden="true"></i>
      </a>
    

    
      <div class="modal fade" id="modalSearch" tabindex="-1" role="dialog" aria-labelledby="ModalLabel"
     aria-hidden="true">
  <div class="modal-dialog modal-dialog-scrollable modal-lg" role="document">
    <div class="modal-content">
      <div class="modal-header text-center">
        <h4 class="modal-title w-100 font-weight-bold">Search</h4>
        <button type="button" id="local-search-close" class="close" data-dismiss="modal" aria-label="Close">
          <span aria-hidden="true">&times;</span>
        </button>
      </div>
      <div class="modal-body mx-3">
        <div class="md-form mb-5">
          <input type="text" id="local-search-input" class="form-control validate">
          <label data-error="x" data-success="v"
                 for="local-search-input">keyword</label>
        </div>
        <div class="list-group" id="local-search-result"></div>
      </div>
    </div>
  </div>
</div>
    

    
  </main>

  <footer class="text-center mt-5 py-3">
  <div class="footer-content">
     <a href="https://hexo.io" target="_blank" rel="nofollow noopener"><span>Hexo</span></a> <i class="iconfont icon-love"></i> <a href="https://github.com/fluid-dev/hexo-theme-fluid" target="_blank" rel="nofollow noopener"><span>Fluid</span></a> 
  </div>
  
  <div class="statistics">
    
    

    
      
        <!-- 不蒜子统计PV -->
        <span id="busuanzi_container_site_pv" style="display: none">
            总访问量 
            <span id="busuanzi_value_site_pv"></span>
             次
          </span>
      
      
        <!-- 不蒜子统计UV -->
        <span id="busuanzi_container_site_uv" style="display: none">
            总访客数 
            <span id="busuanzi_value_site_uv"></span>
             人
          </span>
      
    
  </div>


  

  
</footer>


  <!-- SCRIPTS -->
  
  <script  src="https://cdn.jsdelivr.net/npm/nprogress@0.2.0/nprogress.min.js" ></script>
  <link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/nprogress@0.2.0/nprogress.min.css" />

  <script>
    NProgress.configure({"showSpinner":false,"trickleSpeed":100})
    NProgress.start()
    window.addEventListener('load', function() {
      NProgress.done();
    })
  </script>


<script  src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" ></script>
<script  src="https://cdn.jsdelivr.net/npm/bootstrap@4.6.0/dist/js/bootstrap.min.js" ></script>
<script  src="/js/events.js" ></script>
<script  src="/js/plugins.js" ></script>

<!-- Plugins -->


  <script  src="/js/local-search.js" ></script>



  
    <script  src="/js/img-lazyload.js" ></script>
  



  



  
    <script  src="https://cdn.jsdelivr.net/npm/tocbot@4.12.3/dist/tocbot.min.js" ></script>
  
  
    <script  src="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.5.7/dist/jquery.fancybox.min.js" ></script>
  
  
    <script  src="https://cdn.jsdelivr.net/npm/anchor-js@4.3.1/anchor.min.js" ></script>
  
  
    <script defer src="https://cdn.jsdelivr.net/npm/clipboard@2.0.8/dist/clipboard.min.js" ></script>
  



  <script defer src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" ></script>




  <script  src="https://cdn.jsdelivr.net/npm/typed.js@2.0.12/lib/typed.min.js" ></script>
  <script>
    (function (window, document) {
      var typing = Fluid.plugins.typing;
      var title = document.getElementById('subtitle').title;
      
        typing(title);
      
    })(window, document);
  </script>















<!-- 主题的启动项 保持在最底部 -->
<script  src="/js/boot.js" ></script>


</body>
</html>
