Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  8 14:34:24 2020
| Host         : ShazPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file image_top_control_sets_placed.rpt
| Design       : image_top
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           64 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                         | myVGA/hs0                 |                1 |              2 |
|  clk_IBUF_BUFG |                         | myVGA/R_reg[4]            |                4 |             16 |
|  clk_IBUF_BUFG | myVGA/vcount[9]_i_2_n_0 | myVGA/vcount[9]_i_1_n_0   |                3 |             18 |
|  clk_IBUF_BUFG | myCLK/enable            | myVGA/vcount[9]_i_2_n_0   |                4 |             20 |
|  clk_IBUF_BUFG | myVGA/addr_reg[17]      | myVGA/p_0_in              |                5 |             36 |
|  clk_IBUF_BUFG |                         | myCLK/counter[26]_i_1_n_0 |                7 |             52 |
|  clk_IBUF_BUFG |                         |                           |               64 |            144 |
+----------------+-------------------------+---------------------------+------------------+----------------+


