#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002805150 .scope module, "buffer_TB" "buffer_TB" 2 2;
 .timescale 0 0;
P_0000000002808440 .param/l "delay" 0 2 13, +C4<00000000000000000000000000000010>;
v0000000002865540_0 .net "address", 3 0, v0000000002803bb0_0;  1 drivers
v0000000002865cc0_0 .var "clk", 0 0;
v0000000002865900_0 .var "data_in", 7 0;
v0000000002864280_0 .net "data_out", 7 0, v00000000028036b0_0;  1 drivers
v0000000002864320_0 .var "flush", 0 0;
v0000000002864dc0_0 .var/i "j", 31 0;
v00000000028641e0_0 .var "rst", 0 0;
v0000000002864a00_0 .var "scanning", 0 0;
v0000000002865ae0_0 .var "transfer", 0 0;
S_00000000027eff20 .scope module, "dut" "buffer" 2 9, 3 1 0, S_0000000002805150;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in"
    .port_info 1 /OUTPUT 8 "data_out"
    .port_info 2 /OUTPUT 4 "address"
    .port_info 3 /INPUT 1 "scanning"
    .port_info 4 /INPUT 1 "flush"
    .port_info 5 /INPUT 1 "transfer"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "rst"
P_00000000028052d0 .param/l "dump" 0 3 17, C4<11>;
P_0000000002805308 .param/l "hold" 0 3 17, C4<00>;
P_0000000002805340 .param/l "reading" 0 3 17, C4<01>;
P_0000000002805378 .param/l "writing" 0 3 17, C4<10>;
v00000000028037f0_0 .var "WE", 0 0;
v0000000002803890_0 .var "WIPE", 0 0;
v0000000002803bb0_0 .var "address", 3 0;
v0000000002803e30_0 .net "clk", 0 0, v0000000002865cc0_0;  1 drivers
v0000000002803ed0_0 .net "data_in", 7 0, v0000000002865900_0;  1 drivers
v00000000028036b0_0 .var "data_out", 7 0;
v0000000002803f70_0 .net "flush", 0 0, v0000000002864320_0;  1 drivers
v0000000002804150_0 .var/i "i", 31 0;
v00000000028039d0 .array "m", 9 0, 7 0;
v0000000002804330_0 .net "mem_out", 79 0, L_0000000002865860;  1 drivers
v0000000002804470_0 .var "next", 1 0;
v00000000028654a0_0 .net "rst", 0 0, v00000000028641e0_0;  1 drivers
v00000000028657c0_0 .net "scanning", 0 0, v0000000002864a00_0;  1 drivers
v0000000002864d20_0 .var "state", 1 0;
v00000000028659a0_0 .net "transfer", 0 0, v0000000002865ae0_0;  1 drivers
E_0000000002808240 .event edge, v0000000002803e30_0;
E_00000000028083c0/0 .event negedge, v00000000028654a0_0;
E_00000000028083c0/1 .event posedge, v0000000002803e30_0;
E_00000000028083c0 .event/or E_00000000028083c0/0, E_00000000028083c0/1;
E_0000000002808000/0 .event edge, v00000000028037f0_0, v0000000002803ed0_0, v0000000002803bb0_0, v0000000002803890_0;
v00000000028039d0_0 .array/port v00000000028039d0, 0;
v00000000028039d0_1 .array/port v00000000028039d0, 1;
v00000000028039d0_2 .array/port v00000000028039d0, 2;
E_0000000002808000/1 .event edge, v0000000002804150_0, v00000000028039d0_0, v00000000028039d0_1, v00000000028039d0_2;
v00000000028039d0_3 .array/port v00000000028039d0, 3;
v00000000028039d0_4 .array/port v00000000028039d0, 4;
v00000000028039d0_5 .array/port v00000000028039d0, 5;
v00000000028039d0_6 .array/port v00000000028039d0, 6;
E_0000000002808000/2 .event edge, v00000000028039d0_3, v00000000028039d0_4, v00000000028039d0_5, v00000000028039d0_6;
v00000000028039d0_7 .array/port v00000000028039d0, 7;
v00000000028039d0_8 .array/port v00000000028039d0, 8;
v00000000028039d0_9 .array/port v00000000028039d0, 9;
E_0000000002808000/3 .event edge, v00000000028039d0_7, v00000000028039d0_8, v00000000028039d0_9;
E_0000000002808000 .event/or E_0000000002808000/0, E_0000000002808000/1, E_0000000002808000/2, E_0000000002808000/3;
LS_0000000002865860_0_0 .concat8 [ 8 8 8 8], v00000000028039d0_0, v00000000028039d0_1, v00000000028039d0_2, v00000000028039d0_3;
LS_0000000002865860_0_4 .concat8 [ 8 8 8 8], v00000000028039d0_4, v00000000028039d0_5, v00000000028039d0_6, v00000000028039d0_7;
LS_0000000002865860_0_8 .concat8 [ 8 8 0 0], v00000000028039d0_8, v00000000028039d0_9;
L_0000000002865860 .concat8 [ 32 32 16 0], LS_0000000002865860_0_0, LS_0000000002865860_0_4, LS_0000000002865860_0_8;
S_00000000027f00a0 .scope generate, "memout[0]" "memout[0]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_0000000002808500 .param/l "k" 0 3 21, +C4<00>;
v0000000002803750_0 .net *"_s2", 7 0, v00000000028039d0_0;  1 drivers
S_0000000002863000 .scope generate, "memout[1]" "memout[1]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_0000000002808040 .param/l "k" 0 3 21, +C4<01>;
v0000000002803930_0 .net *"_s2", 7 0, v00000000028039d0_1;  1 drivers
S_0000000002863180 .scope generate, "memout[2]" "memout[2]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_0000000002808280 .param/l "k" 0 3 21, +C4<010>;
v0000000002803c50_0 .net *"_s2", 7 0, v00000000028039d0_2;  1 drivers
S_0000000002863300 .scope generate, "memout[3]" "memout[3]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_0000000002807600 .param/l "k" 0 3 21, +C4<011>;
v0000000002803570_0 .net *"_s2", 7 0, v00000000028039d0_3;  1 drivers
S_0000000002863480 .scope generate, "memout[4]" "memout[4]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_0000000002807640 .param/l "k" 0 3 21, +C4<0100>;
v0000000002803b10_0 .net *"_s2", 7 0, v00000000028039d0_4;  1 drivers
S_0000000002863a10 .scope generate, "memout[5]" "memout[5]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_00000000028080c0 .param/l "k" 0 3 21, +C4<0101>;
v0000000002803a70_0 .net *"_s2", 7 0, v00000000028039d0_5;  1 drivers
S_0000000002863b90 .scope generate, "memout[6]" "memout[6]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_0000000002807700 .param/l "k" 0 3 21, +C4<0110>;
v0000000002803610_0 .net *"_s2", 7 0, v00000000028039d0_6;  1 drivers
S_0000000002863d10 .scope generate, "memout[7]" "memout[7]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_0000000002807740 .param/l "k" 0 3 21, +C4<0111>;
v0000000002804290_0 .net *"_s2", 7 0, v00000000028039d0_7;  1 drivers
S_0000000002863e90 .scope generate, "memout[8]" "memout[8]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_0000000002807780 .param/l "k" 0 3 21, +C4<01000>;
v0000000002803d90_0 .net *"_s2", 7 0, v00000000028039d0_8;  1 drivers
S_0000000002864010 .scope generate, "memout[9]" "memout[9]" 3 21, 3 21 0, S_00000000027eff20;
 .timescale 0 0;
P_00000000028077c0 .param/l "k" 0 3 21, +C4<01001>;
v0000000002803cf0_0 .net *"_s2", 7 0, v00000000028039d0_9;  1 drivers
    .scope S_00000000027eff20;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000028036b0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000000027eff20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028037f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000000027eff20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002803890_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000027eff20;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002864d20_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_00000000027eff20;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002804470_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_00000000027eff20;
T_5 ;
    %wait E_0000000002808000;
    %load/vec4 v00000000028037f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000002803ed0_0;
    %load/vec4 v0000000002803bb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000000028039d0, 4, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002803890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002804150_0, 0, 32;
T_5.4 ;
    %load/vec4 v0000000002804150_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000002804150_0;
    %store/vec4a v00000000028039d0, 4, 0;
    %load/vec4 v0000000002804150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002804150_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %load/vec4 v0000000002803bb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000028039d0, 4;
    %store/vec4 v00000000028036b0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000027eff20;
T_6 ;
    %wait E_00000000028083c0;
    %load/vec4 v00000000028654a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000002864d20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002804470_0;
    %assign/vec4 v0000000002864d20_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000027eff20;
T_7 ;
    %wait E_0000000002808240;
    %load/vec4 v0000000002803e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028037f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002803890_0, 0;
T_7.0 ;
    %load/vec4 v0000000002803e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000000002803f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000002804470_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000000028657c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028037f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000002804470_0, 0;
    %load/vec4 v0000000002864d20_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002803bb0_0, 0;
T_7.8 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v00000000028659a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002804470_0, 0;
    %load/vec4 v0000000002864d20_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002803bb0_0, 0;
T_7.12 ;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002804470_0, 0;
T_7.11 ;
T_7.7 ;
T_7.5 ;
    %load/vec4 v0000000002864d20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %jmp T_7.18;
T_7.14 ;
    %load/vec4 v0000000002803bb0_0;
    %cmpi/u 9, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000002804470_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028037f0_0, 0;
    %load/vec4 v0000000002803bb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000002803bb0_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028037f0_0, 0;
T_7.20 ;
    %jmp T_7.18;
T_7.15 ;
    %load/vec4 v0000000002803bb0_0;
    %cmpi/u 9, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000002804470_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %load/vec4 v0000000002803bb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000002803bb0_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0000000002803bb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.23, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002803890_0, 0;
T_7.23 ;
T_7.22 ;
    %jmp T_7.18;
T_7.16 ;
    %load/vec4 v0000000002803bb0_0;
    %assign/vec4 v0000000002803bb0_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002803890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002803bb0_0, 0;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002805150;
T_8 ;
    %delay 1, 0;
    %load/vec4 v0000000002865cc0_0;
    %inv;
    %store/vec4 v0000000002865cc0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000002805150;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000002865900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028641e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002865cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002864a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002864320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002865ae0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028641e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002864a00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000002865900_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002864dc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000000002864dc0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.1, 5;
    %delay 2, 0;
    %load/vec4 v0000000002864dc0_0;
    %addi 5, 0, 32;
    %pad/s 8;
    %store/vec4 v0000000002865900_0, 0, 8;
    %load/vec4 v0000000002864dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002864dc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002864a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002865ae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002864dc0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000000002864dc0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.3, 5;
    %delay 2, 0;
    %load/vec4 v0000000002864dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002864dc0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %delay 2, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000002805150;
T_10 ;
    %vpi_call 2 44 "$dumpfile", "buffer.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000000027eff20 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "buffer_TB.v";
    "./buffer.v";
