<!doctype html>
<head>
<meta charset="utf-8">
<title>sample-risc-core</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="rm-class-sample-risc.html">sample-risc</a>
<a href="rm-class-sample-user-decoder.html">sample-user-decoder</a>
</div>
<div class="path">
<a href="index.html">Simics Reference Manual</a>
&nbsp;/&nbsp;
<a href="rm-classes.html">5 Classes</a>
&nbsp;/&nbsp;</div>
<h1 id="sample-risc-core"><a href="#sample-risc-core">sample-risc-core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h3 id="description">
<a href="#description">Description</a>
</h3>
Sample RISC core.
<h3 id="interfaces-implemented">
<a href="#interfaces-implemented">Interfaces Implemented</a>
</h3>conf_object, log_object, context_handler, processor_info_v2, processor_info, int_register, exception, processor_cli, opcode_info
<h3 id="commands-for-this-class">
<a href="#commands-for-this-class">Commands for this class</a>
</h3>
<ul>
<li>
<a href="rm-cmd-sample-risc-core.info.html">info</a>
 – print information about the object</li>
<li>
<a href="rm-cmd-sample-risc-core.status.html">status</a>
 – print status of the object</li>
</ul>
<h3 id="commands-for-interface-context_handler">
<a href="#commands-for-interface-context_handler">Commands for interface context_handler</a>
</h3>
<ul>
<li>
<a href="rm-cmd-set-context.html">set-context</a>
 – set the current context of a CPU</li>
</ul>
<h3 id="commands-for-interface-processor_info">
<a href="#commands-for-interface-processor_info">Commands for interface processor_info</a>
</h3>
<ul>
<li>
<a href="rm-cmd-processor_info.debug.html">debug</a>
 – get debug object</li>
<li>
<a href="rm-cmd-penable.html">disable</a>
 – switch processor off</li>
<li>
<a href="rm-cmd-disassemble.html">disassemble</a>
 – disassemble instructions</li>
<li>
<a href="rm-cmd-penable.html">enable</a>
 – switch processor on</li>
<li>
<a href="rm-cmd-processor_info.enabled.html">enabled</a>
 – get enable status</li>
<li>
<a href="rm-cmd-load-binary.html">load-binary</a>
 – load binary (executable) file into memory</li>
<li>
<a href="rm-cmd-logical-to-physical.html">logical-to-physical</a>
 – translate logical address to physical</li>
<li>
<a href="rm-cmd-print-processor-registers.html">print-processor-registers</a>
 – print cpu registers</li>
<li>
<a href="rm-cmd-read-reg.html">read-reg</a>
 – read a register</li>
<li>
<a href="rm-cmd-set-pc.html">set-pc</a>
 – set the program counter</li>
<li>
<a href="rm-cmd-write-reg.html">write-reg</a>
 – write to register</li>
<li>
<a href="rm-cmd-x.html">x</a>
 – examine raw memory contents</li>
</ul>
<h3 id="commands-for-interface-exception">
<a href="#commands-for-interface-exception">Commands for interface exception</a>
</h3>
<ul>
<li>
<a href="rm-cmd-exception.bp-break-exception.html">bp-break-exception</a>
 – set break on exception</li>
<li>
<a href="rm-cmd-exception.bp-run-until-exception.html">bp-run-until-exception</a>
 – run until specified exception occurs</li>
<li>
<a href="rm-cmd-exception.bp-trace-exception.html">bp-trace-exception</a>
 – enable tracing of exceptions</li>
<li>
<a href="rm-cmd-exception.bp-wait-for-exception.html">bp-wait-for-exception</a>
 – wait for specified exception</li>
<li>
<a href="rm-cmd-exception.break-exception.html">break-exception</a>
 – <i>deprecated</i> break on CPU exceptions</li>
<li>
<a href="rm-cmd-exception.list-exceptions.html">list-exceptions</a>
 – list exceptions on a processor</li>
<li>
<a href="rm-cmd-exception.trace-exception.html">trace-exception</a>
 – <i>deprecated</i> trace exceptions</li>
<li>
<a href="rm-cmd-exception.break-exception.html">unbreak-exception</a>
 – <i>deprecated</i> break on CPU exceptions</li>
<li>
<a href="rm-cmd-exception.trace-exception.html">untrace-exception</a>
 – <i>deprecated</i> trace exceptions</li>
<li>
<a href="rm-cmd-exception.wait-for-exception.html">wait-for-exception</a>
 – <i>deprecated</i> wait until a processor exception happens</li>
</ul>
<h3 id="attributes">
<a href="#attributes">Attributes</a>
</h3>
<dl>
<dt id="dt:sample_risc">
<i>sample_risc</i>
</dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Cosimulator object.</dd>
<dt id="dt:physical_memory_space">
<i>physical_memory_space</i>
</dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Physical memory space.</dd>
<dt id="dt:core_enabled">
<i>core_enabled</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Core state: enabled.</dd>
<dt id="dt:idle_cycles">
<i>idle_cycles</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of idle cycles.</dd>
<dt id="dt:stallable_memops">
<i>stallable_memops</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, read and write transactions will be issued as stallable operations.</dd>
<dt id="dt:current_context">
<i>current_context</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context object</dd>
<dt id="dt:processor_number">
<i>processor_number</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd>
<dt id="dt:registers">
<i>registers</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i*]</code>
<br>The registers.</dd>
<dt id="dt:freq_mhz">
<i>freq_mhz</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>The frequency in MHz for the core.</dd>
<dt id="dt:r0">
<i>r0</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r0</dd>
<dt id="dt:r1">
<i>r1</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r1</dd>
<dt id="dt:r2">
<i>r2</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r2</dd>
<dt id="dt:r3">
<i>r3</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r3</dd>
<dt id="dt:r4">
<i>r4</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r4</dd>
<dt id="dt:r5">
<i>r5</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r5</dd>
<dt id="dt:r6">
<i>r6</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r6</dd>
<dt id="dt:r7">
<i>r7</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r7</dd>
<dt id="dt:r8">
<i>r8</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r8</dd>
<dt id="dt:r9">
<i>r9</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r9</dd>
<dt id="dt:r10">
<i>r10</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r10</dd>
<dt id="dt:r11">
<i>r11</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r11</dd>
<dt id="dt:r12">
<i>r12</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r12</dd>
<dt id="dt:r13">
<i>r13</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r13</dd>
<dt id="dt:r14">
<i>r14</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r14</dd>
<dt id="dt:r15">
<i>r15</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>r15</dd>
<dt id="dt:pc">
<i>pc</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>pc</dd>
<dt id="dt:msr">
<i>msr</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>msr</dd>
</dl>
<h3 id="provided-by">
<a href="#provided-by">Provided By</a>
</h3>
<a href="mod.sample-risc.html">sample-risc</a>
</section>
<div class="chain">
<a href="rm-class-sample-risc.html">sample-risc</a>
<a href="rm-class-sample-user-decoder.html">sample-user-decoder</a>
</div>