// Seed: 1106693932
module module_0 (
    output reg id_0,
    input id_1,
    output reg id_2
);
  reg id_3;
  initial
    #(id_1) begin
      id_2 <= id_3;
      id_3 <= id_3;
      if ({id_1{1}}) begin
        id_3 <= id_1;
      end else id_0 = id_1;
    end
  logic id_4;
  logic id_5;
endmodule
