Analysis & Synthesis report for DE0_NANO_lt24_display
Tue Oct 07 11:38:40 2014
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|pcd_sta
 11. State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|dpy_sta
 12. State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|cmd_reg
 13. State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|pat_sta
 14. State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated
 22. Parameter Settings for User Entity Instance: lt24_display:lt24_display|cmd2lcd:cmd2lcd
 23. Parameter Settings for User Entity Instance: lt24_display:lt24_display|pat_update:pat_update
 24. Parameter Settings for User Entity Instance: lt24_display:lt24_display|display:display
 25. Parameter Settings for User Entity Instance: lt24_display:lt24_display|timer:timer
 26. Parameter Settings for User Entity Instance: lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component
 27. Parameter Settings for Inferred Entity Instance: lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0
 28. Parameter Settings for Inferred Entity Instance: lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "lt24_display:lt24_display"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 07 11:38:40 2014       ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Full Version ;
; Revision Name                      ; DE0_NANO_lt24_display                       ;
; Top-level Entity Name              ; DE0_NANO_LT24_display                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 789                                         ;
;     Total combinational functions  ; 721                                         ;
;     Dedicated logic registers      ; 425                                         ;
; Total registers                    ; 425                                         ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                     ; Setting               ; Default Value         ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                     ; EP4CE22F17C6          ;                       ;
; Top-level entity name                                                      ; DE0_NANO_LT24_display ; DE0_NANO_lt24_display ;
; Family name                                                                ; Cyclone IV E          ; Cyclone IV GX         ;
; Use smart compilation                                                      ; Off                   ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                    ;
; Enable compact report table                                                ; Off                   ; Off                   ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                   ;
; Preserve fewer node names                                                  ; On                    ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                   ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto                  ; Auto                  ;
; Safe State Machine                                                         ; Off                   ; Off                   ;
; Extract Verilog State Machines                                             ; On                    ; On                    ;
; Extract VHDL State Machines                                                ; On                    ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                    ;
; Parallel Synthesis                                                         ; On                    ; On                    ;
; DSP Block Balancing                                                        ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                    ; On                    ;
; Power-Up Don't Care                                                        ; On                    ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                 ; On                    ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                   ;
; Optimization Technique                                                     ; Balanced              ; Balanced              ;
; Carry Chain Length                                                         ; 70                    ; 70                    ;
; Auto Carry Chains                                                          ; On                    ; On                    ;
; Auto Open-Drain Pins                                                       ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                   ;
; Auto ROM Replacement                                                       ; On                    ; On                    ;
; Auto RAM Replacement                                                       ; On                    ; On                    ;
; Auto DSP Block Replacement                                                 ; On                    ; On                    ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                    ; On                    ;
; Strict RAM Replacement                                                     ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                   ;
; Auto RAM Block Balancing                                                   ; On                    ; On                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                      ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                    ; On                    ; On                    ;
; Report Parameter Settings                                                  ; On                    ; On                    ;
; Report Source Assignments                                                  ; On                    ; On                    ;
; Report Connectivity Checks                                                 ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                          ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                   ;
; Clock MUX Protection                                                       ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                   ;
; Block Design Naming                                                        ; Auto                  ; Auto                  ;
; SDC constraint protection                                                  ; Off                   ; Off                   ;
; Synthesis Effort                                                           ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                    ;
; Synthesis Seed                                                             ; 1                     ; 1                     ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                      ; Library ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; DE0_NANO_lt24_display.v                                ; yes             ; User Verilog HDL File                                 ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/DE0_NANO_lt24_display.v                                ;         ;
; IP/lt24_display.v                                      ; yes             ; User Verilog HDL File                                 ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/IP/lt24_display.v                                      ;         ;
; IP/cmd2lcd.v                                           ; yes             ; User Verilog HDL File                                 ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/IP/cmd2lcd.v                                           ;         ;
; IP/display.v                                           ; yes             ; User Verilog HDL File                                 ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/IP/display.v                                           ;         ;
; IP/pat_update.v                                        ; yes             ; User Verilog HDL File                                 ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/IP/pat_update.v                                        ;         ;
; IP/timer.v                                             ; yes             ; User Verilog HDL File                                 ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/IP/timer.v                                             ;         ;
; lib/pll_50M_to_100K.v                                  ; yes             ; User Wizard-Generated File                            ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/lib/pll_50M_to_100K.v                                  ;         ;
; lcd_cmd_par.inc                                        ; yes             ; Auto-Found Unspecified File                           ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/lcd_cmd_par.inc                                        ;         ;
; altpll.tdf                                             ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal140.inc                                         ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                     ;         ;
; stratix_pll.inc                                        ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                                      ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                                      ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; db/pll_50m_to_100k_altpll.v                            ; yes             ; Auto-Generated Megafunction                           ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/db/pll_50m_to_100k_altpll.v                            ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                             ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_gv81.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/db/altsyncram_gv81.tdf                                 ;         ;
; db/DE0_NANO_lt24_display.rom0_display_fc332506.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/db/DE0_NANO_lt24_display.rom0_display_fc332506.hdl.mif ;         ;
; lpm_mult.tdf                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;         ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;         ;
; multcore.inc                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/multcore.inc                                       ;         ;
; bypassff.inc                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                       ;         ;
; altshift.inc                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                       ;         ;
; multcore.tdf                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/multcore.tdf                                       ;         ;
; csa_add.inc                                            ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/csa_add.inc                                        ;         ;
; mpar_add.inc                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/mpar_add.inc                                       ;         ;
; muleabz.inc                                            ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/muleabz.inc                                        ;         ;
; mul_lfrg.inc                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/mul_lfrg.inc                                       ;         ;
; mul_boothc.inc                                         ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/mul_boothc.inc                                     ;         ;
; alt_ded_mult.inc                                       ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                   ;         ;
; alt_ded_mult_y.inc                                     ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                 ;         ;
; dffpipe.inc                                            ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/dffpipe.inc                                        ;         ;
; mpar_add.tdf                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/mpar_add.tdf                                       ;         ;
; lpm_add_sub.tdf                                        ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                    ;         ;
; addcore.inc                                            ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/addcore.inc                                        ;         ;
; look_add.inc                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/look_add.inc                                       ;         ;
; alt_stratix_add_sub.inc                                ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                            ;         ;
; db/add_sub_jgh.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/db/add_sub_jgh.tdf                                     ;         ;
; db/add_sub_ngh.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; E:/project/LT24/lt24_display/FPGA/DE0_Nano/db/add_sub_ngh.tdf                                     ;         ;
; altshift.tdf                                           ; yes             ; Megafunction                                          ; d:/altera/14.0/quartus/libraries/megafunctions/altshift.tdf                                       ;         ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 789          ;
;                                             ;              ;
; Total combinational functions               ; 721          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 292          ;
;     -- 3 input functions                    ; 168          ;
;     -- <=2 input functions                  ; 261          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 523          ;
;     -- arithmetic mode                      ; 198          ;
;                                             ;              ;
; Total registers                             ; 425          ;
;     -- Dedicated logic registers            ; 425          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 31           ;
; Total memory bits                           ; 1024         ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 412          ;
; Total fan-out                               ; 3934         ;
; Average fan-out                             ; 3.19         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                           ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO_LT24_display                                 ; 721 (0)           ; 425 (0)      ; 1024        ; 0            ; 0       ; 0         ; 31   ; 0            ; |DE0_NANO_LT24_display                                                                                                                                                                        ; work         ;
;    |lt24_display:lt24_display|                         ; 721 (0)           ; 425 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display                                                                                                                                              ; work         ;
;       |cmd2lcd:cmd2lcd|                                ; 126 (126)         ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd                                                                                                                              ; work         ;
;       |display:display|                                ; 291 (291)         ; 197 (197)    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display                                                                                                                              ; work         ;
;          |altsyncram:Ram0_rtl_0|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0                                                                                                        ; work         ;
;             |altsyncram_gv81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated                                                                         ; work         ;
;       |pat_update:pat_update|                          ; 274 (228)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                              ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0                                                                                                         ; work         ;
;             |multcore:mult_core|                       ; 46 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;                |mpar_add:padder|                       ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                      |add_sub_jgh:auto_generated|      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                      ; work         ;
;                   |mpar_add:sub_par_add|               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                      |lpm_add_sub:adder[0]|            ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                         |add_sub_ngh:auto_generated|   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated ; work         ;
;       |timer:timer|                                    ; 30 (29)           ; 20 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|timer:timer                                                                                                                                  ; work         ;
;          |pll_50M_to_100K:pll_50M_to_100K|             ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K                                                                                                  ; work         ;
;             |altpll:altpll_component|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component                                                                          ; work         ;
;                |pll_50M_to_100K_altpll:auto_generated| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated                                    ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; Name                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                    ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 128          ; 8            ; --           ; --           ; 1024 ; db/DE0_NANO_lt24_display.rom0_display_fc332506.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                              ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------+-------------------------+
; Altera ; ALTPLL       ; 14.0    ; N/A          ; N/A          ; |DE0_NANO_LT24_display|lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K ; ./lib/pll_50M_to_100K.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|pcd_sta                                                                                                                                                                                                                       ;
+------------------------+--------------------+-----------------------+-------------------+-------------------+-------------------+-----------------------+------------------------+--------------------+--------------------+----------------------+--------------------+--------------------+------------------+
; Name                   ; pcd_sta.PCD_PIXSET ; pcd_sta.PCD_FRAME_END ; pcd_sta.PCD_RAMWR ; pcd_sta.PCD_PASET ; pcd_sta.PCD_CASET ; pcd_sta.PCD_DISP_IDLE ; pcd_sta.PCD_WAIT_DELAY ; pcd_sta.PCD_DISPON ; pcd_sta.PCD_RGBSET ; pcd_sta.PCD_CHK_RL_F ; pcd_sta.PCD_RDDSDR ; pcd_sta.PCD_SLPOUT ; pcd_sta.PCD_IDLE ;
+------------------------+--------------------+-----------------------+-------------------+-------------------+-------------------+-----------------------+------------------------+--------------------+--------------------+----------------------+--------------------+--------------------+------------------+
; pcd_sta.PCD_IDLE       ; 0                  ; 0                     ; 0                 ; 0                 ; 0                 ; 0                     ; 0                      ; 0                  ; 0                  ; 0                    ; 0                  ; 0                  ; 0                ;
; pcd_sta.PCD_SLPOUT     ; 0                  ; 0                     ; 0                 ; 0                 ; 0                 ; 0                     ; 0                      ; 0                  ; 0                  ; 0                    ; 0                  ; 1                  ; 1                ;
; pcd_sta.PCD_RDDSDR     ; 0                  ; 0                     ; 0                 ; 0                 ; 0                 ; 0                     ; 0                      ; 0                  ; 0                  ; 0                    ; 1                  ; 0                  ; 1                ;
; pcd_sta.PCD_CHK_RL_F   ; 0                  ; 0                     ; 0                 ; 0                 ; 0                 ; 0                     ; 0                      ; 0                  ; 0                  ; 1                    ; 0                  ; 0                  ; 1                ;
; pcd_sta.PCD_RGBSET     ; 0                  ; 0                     ; 0                 ; 0                 ; 0                 ; 0                     ; 0                      ; 0                  ; 1                  ; 0                    ; 0                  ; 0                  ; 1                ;
; pcd_sta.PCD_DISPON     ; 0                  ; 0                     ; 0                 ; 0                 ; 0                 ; 0                     ; 0                      ; 1                  ; 0                  ; 0                    ; 0                  ; 0                  ; 1                ;
; pcd_sta.PCD_WAIT_DELAY ; 0                  ; 0                     ; 0                 ; 0                 ; 0                 ; 0                     ; 1                      ; 0                  ; 0                  ; 0                    ; 0                  ; 0                  ; 1                ;
; pcd_sta.PCD_DISP_IDLE  ; 0                  ; 0                     ; 0                 ; 0                 ; 0                 ; 1                     ; 0                      ; 0                  ; 0                  ; 0                    ; 0                  ; 0                  ; 1                ;
; pcd_sta.PCD_CASET      ; 0                  ; 0                     ; 0                 ; 0                 ; 1                 ; 0                     ; 0                      ; 0                  ; 0                  ; 0                    ; 0                  ; 0                  ; 1                ;
; pcd_sta.PCD_PASET      ; 0                  ; 0                     ; 0                 ; 1                 ; 0                 ; 0                     ; 0                      ; 0                  ; 0                  ; 0                    ; 0                  ; 0                  ; 1                ;
; pcd_sta.PCD_RAMWR      ; 0                  ; 0                     ; 1                 ; 0                 ; 0                 ; 0                     ; 0                      ; 0                  ; 0                  ; 0                    ; 0                  ; 0                  ; 1                ;
; pcd_sta.PCD_FRAME_END  ; 0                  ; 1                     ; 0                 ; 0                 ; 0                 ; 0                     ; 0                      ; 0                  ; 0                  ; 0                    ; 0                  ; 0                  ; 1                ;
; pcd_sta.PCD_PIXSET     ; 1                  ; 0                     ; 0                 ; 0                 ; 0                 ; 0                     ; 0                      ; 0                  ; 0                  ; 0                    ; 0                  ; 0                  ; 1                ;
+------------------------+--------------------+-----------------------+-------------------+-------------------+-------------------+-----------------------+------------------------+--------------------+--------------------+----------------------+--------------------+--------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|dpy_sta                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------------------+------------------------+--------------------+----------------------+-------------------------+----------------------+-----------------------+-----------------+-------------------------+-----------------------+-----------------------+-------------------------+---------------------+-----------------------+-----------------------+------------------+--------------------+
; Name                    ; dpy_sta.DPY_WAIT_FINISH ; dpy_sta.DPY_CHK_INNUMB ; dpy_sta.DPY_PAR_IN ; dpy_sta.DPY_READ_REG ; dpy_sta.DPY_CHK_LUTNUMB ; dpy_sta.DPY_READ_LUT ; dpy_sta.DPY_WRITE_LUT ; dpy_sta.DPY_NOP ; dpy_sta.DPY_CHK_BUFNUMB ; dpy_sta.DPY_READ_BUFF ; dpy_sta.DPY_WRITE_PAT ; dpy_sta.DPY_CHK_OUTNUMB ; dpy_sta.DPY_PAR_OUT ; dpy_sta.DPY_WRITE_REG ; dpy_sta.DPY_CMD_START ; dpy_sta.DPY_IDLE ; dpy_sta.DPY_FINISH ;
+-------------------------+-------------------------+------------------------+--------------------+----------------------+-------------------------+----------------------+-----------------------+-----------------+-------------------------+-----------------------+-----------------------+-------------------------+---------------------+-----------------------+-----------------------+------------------+--------------------+
; dpy_sta.DPY_IDLE        ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 0                ; 0                  ;
; dpy_sta.DPY_CMD_START   ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 1                     ; 1                ; 0                  ;
; dpy_sta.DPY_WRITE_REG   ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 1                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_PAR_OUT     ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 1                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_CHK_OUTNUMB ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 1                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_WRITE_PAT   ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 1                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_READ_BUFF   ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 1                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_CHK_BUFNUMB ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 1                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_NOP         ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 1               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_WRITE_LUT   ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 1                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_READ_LUT    ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 1                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_CHK_LUTNUMB ; 0                       ; 0                      ; 0                  ; 0                    ; 1                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_READ_REG    ; 0                       ; 0                      ; 0                  ; 1                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_PAR_IN      ; 0                       ; 0                      ; 1                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_CHK_INNUMB  ; 0                       ; 1                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_WAIT_FINISH ; 1                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 0                  ;
; dpy_sta.DPY_FINISH      ; 0                       ; 0                      ; 0                  ; 0                    ; 0                       ; 0                    ; 0                     ; 0               ; 0                       ; 0                     ; 0                     ; 0                       ; 0                   ; 0                     ; 0                     ; 1                ; 1                  ;
+-------------------------+-------------------------+------------------------+--------------------+----------------------+-------------------------+----------------------+-----------------------+-----------------+-------------------------+-----------------------+-----------------------+-------------------------+---------------------+-----------------------+-----------------------+------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|cmd_reg                                                                                                    ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; cmd_reg.00111010 ; cmd_reg.00101101 ; cmd_reg.00101100 ; cmd_reg.00101011 ; cmd_reg.00101010 ; cmd_reg.00101001 ; cmd_reg.00010001 ; cmd_reg.00001111 ; cmd_reg.00000000 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; cmd_reg.00000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; cmd_reg.00001111 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; cmd_reg.00010001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; cmd_reg.00101001 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; cmd_reg.00101010 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; cmd_reg.00101011 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; cmd_reg.00101100 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; cmd_reg.00101101 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; cmd_reg.00111010 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|pat_sta                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------------+----------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+-------------------+---------------------+-------------------+---------------------+-----------------------+---------------------+-------------------+---------------------+-----------------------+---------------------+-------------------+---------------------+------------------+
; Name                   ; pat_sta.PAT_WR_RAM ; pat_sta.PAT_CAL_ADDR ; pat_sta.PAT_REC_Y_COOR ; pat_sta.PAT_SET_Y_CTRL ; pat_sta.PAT_REC_X_COOR ; pat_sta.PAT_SET_X_CTRL ; pat_sta.PAT_WT_PENINT ; pat_sta.PAT_INI_F ; pat_sta.PAT_B_PAT_F ; pat_sta.PAT_B_PAT ; pat_sta.PAT_B_PAT_S ; pat_sta.PAT_G_CHK_INI ; pat_sta.PAT_G_PAT_F ; pat_sta.PAT_G_PAT ; pat_sta.PAT_G_PAT_S ; pat_sta.PAT_R_CHK_INI ; pat_sta.PAT_R_PAT_F ; pat_sta.PAT_R_PAT ; pat_sta.PAT_R_PAT_S ; pat_sta.PAT_IDLE ;
+------------------------+--------------------+----------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+-------------------+---------------------+-------------------+---------------------+-----------------------+---------------------+-------------------+---------------------+-----------------------+---------------------+-------------------+---------------------+------------------+
; pat_sta.PAT_IDLE       ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                ;
; pat_sta.PAT_R_PAT_S    ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 1                   ; 1                ;
; pat_sta.PAT_R_PAT      ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 1                 ; 0                   ; 1                ;
; pat_sta.PAT_R_PAT_F    ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 1                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_R_CHK_INI  ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_G_PAT_S    ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 1                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_G_PAT      ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 1                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_G_PAT_F    ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 1                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_G_CHK_INI  ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 1                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_B_PAT_S    ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 1                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_B_PAT      ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 1                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_B_PAT_F    ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 1                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_INI_F      ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_WT_PENINT  ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_SET_X_CTRL ; 0                  ; 0                    ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_REC_X_COOR ; 0                  ; 0                    ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_SET_Y_CTRL ; 0                  ; 0                    ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_REC_Y_COOR ; 0                  ; 0                    ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_CAL_ADDR   ; 0                  ; 1                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
; pat_sta.PAT_WR_RAM     ; 1                  ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                 ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 0                     ; 0                   ; 0                 ; 0                   ; 1                ;
+------------------------+--------------------+----------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+-------------------+---------------------+-------------------+---------------------+-----------------------+---------------------+-------------------+---------------------+-----------------------+---------------------+-------------------+---------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta                                                                                                                                                            ;
+---------------------------+--------------------------+-----------------------+---------------------------+------------------------+---------------------------+------------------------+--------------------+--------------------+------------------+
; Name                      ; c2l_sta.C2L_READ_INVALID ; c2l_sta.C2L_READ_DATA ; c2l_sta.C2L_WAIT_RD_VALID ; c2l_sta.C2L_WRITE_DATA ; c2l_sta.C2L_WAIT_WR_VALID ; c2l_sta.C2L_WAIT_VALID ; c2l_sta.C2L_FINISH ; c2l_sta.C2L_CMD_PH ; c2l_sta.C2L_IDLE ;
+---------------------------+--------------------------+-----------------------+---------------------------+------------------------+---------------------------+------------------------+--------------------+--------------------+------------------+
; c2l_sta.C2L_IDLE          ; 0                        ; 0                     ; 0                         ; 0                      ; 0                         ; 0                      ; 0                  ; 0                  ; 0                ;
; c2l_sta.C2L_CMD_PH        ; 0                        ; 0                     ; 0                         ; 0                      ; 0                         ; 0                      ; 0                  ; 1                  ; 1                ;
; c2l_sta.C2L_FINISH        ; 0                        ; 0                     ; 0                         ; 0                      ; 0                         ; 0                      ; 1                  ; 0                  ; 1                ;
; c2l_sta.C2L_WAIT_VALID    ; 0                        ; 0                     ; 0                         ; 0                      ; 0                         ; 1                      ; 0                  ; 0                  ; 1                ;
; c2l_sta.C2L_WAIT_WR_VALID ; 0                        ; 0                     ; 0                         ; 0                      ; 1                         ; 0                      ; 0                  ; 0                  ; 1                ;
; c2l_sta.C2L_WRITE_DATA    ; 0                        ; 0                     ; 0                         ; 1                      ; 0                         ; 0                      ; 0                  ; 0                  ; 1                ;
; c2l_sta.C2L_WAIT_RD_VALID ; 0                        ; 0                     ; 1                         ; 0                      ; 0                         ; 0                      ; 0                  ; 0                  ; 1                ;
; c2l_sta.C2L_READ_DATA     ; 0                        ; 1                     ; 0                         ; 0                      ; 0                         ; 0                      ; 0                  ; 0                  ; 1                ;
; c2l_sta.C2L_READ_INVALID  ; 1                        ; 0                     ; 0                         ; 0                      ; 0                         ; 0                      ; 0                  ; 0                  ; 1                ;
+---------------------------+--------------------------+-----------------------+---------------------------+------------------------+---------------------------+------------------------+--------------------+--------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal                                                         ;
+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; lt24_display:lt24_display|display:display|sc_addr[9..15]                 ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|ec_addr[9..15]                 ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|ec_addr[8]                     ; Merged with lt24_display:lt24_display|display:display|sc_addr[8]           ;
; lt24_display:lt24_display|display:display|ec_addr[4]                     ; Merged with lt24_display:lt24_display|display:display|sc_addr[4]           ;
; lt24_display:lt24_display|display:display|cmd[6]                         ; Merged with lt24_display:lt24_display|display:display|cmd[7]               ;
; lt24_display:lt24_display|display:display|cmd_cycle_end[3..6,8,9,11..15] ; Merged with lt24_display:lt24_display|display:display|cmd_cycle_end[10]    ;
; lt24_display:lt24_display|display:display|cmd_cycle[3..6,8,9,11..15]     ; Merged with lt24_display:lt24_display|display:display|cmd_cycle[10]        ;
; lt24_display:lt24_display|display:display|data_wr[8,9]                   ; Merged with lt24_display:lt24_display|display:display|data_wr[10]          ;
; lt24_display:lt24_display|display:display|data_wr[12..15]                ; Merged with lt24_display:lt24_display|display:display|data_wr[11]          ;
; lt24_display:lt24_display|pat_update:pat_update|data_buff[1..4]          ; Merged with lt24_display:lt24_display|pat_update:pat_update|data_buff[0]   ;
; lt24_display:lt24_display|pat_update:pat_update|data_buff[5..9]          ; Merged with lt24_display:lt24_display|pat_update:pat_update|data_buff[10]  ;
; lt24_display:lt24_display|display:display|par1[8,9,11..15]               ; Merged with lt24_display:lt24_display|display:display|par1[10]             ;
; lt24_display:lt24_display|pat_update:pat_update|data_buff[12..15]        ; Merged with lt24_display:lt24_display|pat_update:pat_update|data_buff[11]  ;
; lt24_display:lt24_display|display:display|par2[8,9,11..15]               ; Merged with lt24_display:lt24_display|display:display|par2[10]             ;
; lt24_display:lt24_display|display:display|par3[8,9,11..15]               ; Merged with lt24_display:lt24_display|display:display|par3[10]             ;
; lt24_display:lt24_display|display:display|par4[8,9,11..15]               ; Merged with lt24_display:lt24_display|display:display|par4[10]             ;
; lt24_display:lt24_display|display:display|par5[1..15]                    ; Merged with lt24_display:lt24_display|display:display|par5[0]              ;
; lt24_display:lt24_display|display:display|par6[1..15]                    ; Merged with lt24_display:lt24_display|display:display|par6[0]              ;
; lt24_display:lt24_display|display:display|par7[1..15]                    ; Merged with lt24_display:lt24_display|display:display|par7[0]              ;
; lt24_display:lt24_display|display:display|par8[1..15]                    ; Merged with lt24_display:lt24_display|display:display|par8[0]              ;
; lt24_display:lt24_display|display:display|cmd[7]                         ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|cmd_cycle_end[10]              ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|cmd_cycle[10]                  ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|par8[0]                        ; Merged with lt24_display:lt24_display|display:display|par_enb[7]           ;
; lt24_display:lt24_display|pat_update:pat_update|power_mgm[1]             ; Merged with lt24_display:lt24_display|pat_update:pat_update|channel_sel[0] ;
; lt24_display:lt24_display|display:display|par7[0]                        ; Merged with lt24_display:lt24_display|display:display|par_enb[6]           ;
; lt24_display:lt24_display|display:display|par6[0]                        ; Merged with lt24_display:lt24_display|display:display|par_enb[5]           ;
; lt24_display:lt24_display|display:display|par5[0]                        ; Merged with lt24_display:lt24_display|display:display|par_enb[4]           ;
; lt24_display:lt24_display|display:display|par_enb[4..7]                  ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|par4[10]                       ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|par3[10]                       ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|par2[10]                       ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|par1[10]                       ; Stuck at GND due to stuck port data_in                                     ;
; lt24_display:lt24_display|display:display|cmd_cycle[2]                   ; Merged with lt24_display:lt24_display|display:display|cmd_cycle_end[2]     ;
; lt24_display:lt24_display|display:display|pcd_sta~4                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|pcd_sta~5                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|pcd_sta~6                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|pcd_sta~7                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|dpy_sta~4                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|dpy_sta~5                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|dpy_sta~6                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|dpy_sta~7                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|cmd_reg~13                     ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|cmd_reg~14                     ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|cmd_reg~15                     ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|cmd_reg~16                     ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|cmd_reg~17                     ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|cmd_reg~18                     ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|cmd_reg~19                     ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|cmd_reg~20                     ; Lost fanout                                                                ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta~4                ; Lost fanout                                                                ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta~5                ; Lost fanout                                                                ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta~6                ; Lost fanout                                                                ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta~7                ; Lost fanout                                                                ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta~8                ; Lost fanout                                                                ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta~4                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta~5                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta~6                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta~7                      ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|cmd_reg.00101001               ; Lost fanout                                                                ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_INNUMB         ; Merged with lt24_display:lt24_display|display:display|ack_rd               ;
; lt24_display:lt24_display|pat_update:pat_update|power_mgm[0]             ; Merged with lt24_display:lt24_display|pat_update:pat_update|channel_sel[2] ;
; lt24_display:lt24_display|pat_update:pat_update|channel_sel[1]           ; Stuck at GND due to stuck port data_in                                     ;
; Total Number of Removed Registers = 192                                  ;                                                                            ;
+--------------------------------------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+-------------------------------------------------------------+---------------------------+-------------------------------------------------------+
; Register name                                               ; Reason for Removal        ; Registers Removed due to This Register                ;
+-------------------------------------------------------------+---------------------------+-------------------------------------------------------+
; lt24_display:lt24_display|display:display|cmd_cycle_end[10] ; Stuck at GND              ; lt24_display:lt24_display|display:display|par_enb[7], ;
;                                                             ; due to stuck port data_in ; lt24_display:lt24_display|display:display|par_enb[6], ;
;                                                             ;                           ; lt24_display:lt24_display|display:display|par_enb[5], ;
;                                                             ;                           ; lt24_display:lt24_display|display:display|par_enb[4], ;
;                                                             ;                           ; lt24_display:lt24_display|display:display|par4[10],   ;
;                                                             ;                           ; lt24_display:lt24_display|display:display|par3[10],   ;
;                                                             ;                           ; lt24_display:lt24_display|display:display|par2[10],   ;
;                                                             ;                           ; lt24_display:lt24_display|display:display|par1[10]    ;
+-------------------------------------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 425   ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 425   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 168   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; lt24_display:lt24_display|pat_update:pat_update|adc_cs_n       ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                  ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|rdn                  ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_cmdn            ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|wrn                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|initial_enb    ; 8       ;
; lt24_display:lt24_display|pat_update:pat_update|channel_sel[0] ; 3       ;
; Total number of inverted registers = 7                         ;         ;
+----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                               ;
+--------------------------------------------------------------+------------------------------------------------------+------+
; Register Name                                                ; Megafunction                                         ; Type ;
+--------------------------------------------------------------+------------------------------------------------------+------+
; lt24_display:lt24_display|display:display|lut_data_buf[0..7] ; lt24_display:lt24_display|display:display|Ram0_rtl_0 ; RAM  ;
+--------------------------------------------------------------+------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|cmd[1]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|shift_out[3]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd[7]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[3] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|sp_addr[15]           ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|sp_addr[1]            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|par1[10]              ;
; 5:1                ; 35 bits   ; 105 LEs       ; 35 LEs               ; 70 LEs                 ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|par4[5]               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|data_wr[3]            ;
; 11:1               ; 16 bits   ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|cmd_cnt[13]           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|dclk_cnt        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|dclk_cnt        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_nxt               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|Mux10                 ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|Selector10            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|Selector3             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_display:lt24_display|cmd2lcd:cmd2lcd ;
+-------------------+----------+---------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                    ;
+-------------------+----------+---------------------------------------------------------+
; W_HIGH_END        ; 00000010 ; Unsigned Binary                                         ;
; W_LOW_END         ; 00000010 ; Unsigned Binary                                         ;
; R_HIGH_END        ; 00000101 ; Unsigned Binary                                         ;
; R_LOW_END         ; 00000011 ; Unsigned Binary                                         ;
; RFM_HIGH_END      ; 00000101 ; Unsigned Binary                                         ;
; RFM_LOW_END       ; 00010010 ; Unsigned Binary                                         ;
; C2L_IDLE          ; 0000     ; Unsigned Binary                                         ;
; C2L_CMD_PH        ; 0001     ; Unsigned Binary                                         ;
; C2L_WAIT_VALID    ; 0011     ; Unsigned Binary                                         ;
; C2L_WRITE_DATA    ; 0111     ; Unsigned Binary                                         ;
; C2L_WAIT_WR_VALID ; 0101     ; Unsigned Binary                                         ;
; C2L_READ_INVALID  ; 1011     ; Unsigned Binary                                         ;
; C2L_READ_DATA     ; 1001     ; Unsigned Binary                                         ;
; C2L_WAIT_RD_VALID ; 1000     ; Unsigned Binary                                         ;
; C2L_FINISH        ; 0010     ; Unsigned Binary                                         ;
+-------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_display:lt24_display|pat_update:pat_update ;
+-----------------+--------+-------------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                              ;
+-----------------+--------+-------------------------------------------------------------------+
; UPD_STR_CNT_END ; 100000 ; Unsigned Binary                                                   ;
; PAT_IDLE        ; 00000  ; Unsigned Binary                                                   ;
; PAT_R_PAT_S     ; 00001  ; Unsigned Binary                                                   ;
; PAT_R_PAT       ; 00010  ; Unsigned Binary                                                   ;
; PAT_R_PAT_F     ; 00011  ; Unsigned Binary                                                   ;
; PAT_R_CHK_INI   ; 00100  ; Unsigned Binary                                                   ;
; PAT_G_PAT_S     ; 00101  ; Unsigned Binary                                                   ;
; PAT_G_PAT       ; 00110  ; Unsigned Binary                                                   ;
; PAT_G_PAT_F     ; 00111  ; Unsigned Binary                                                   ;
; PAT_G_CHK_INI   ; 01000  ; Unsigned Binary                                                   ;
; PAT_B_PAT_S     ; 01001  ; Unsigned Binary                                                   ;
; PAT_B_PAT       ; 01010  ; Unsigned Binary                                                   ;
; PAT_B_PAT_F     ; 01011  ; Unsigned Binary                                                   ;
; PAT_INI_F       ; 01100  ; Unsigned Binary                                                   ;
; PAT_WT_PENINT   ; 01101  ; Unsigned Binary                                                   ;
; PAT_SET_X_CTRL  ; 01110  ; Unsigned Binary                                                   ;
; PAT_REC_X_COOR  ; 01111  ; Unsigned Binary                                                   ;
; PAT_SET_Y_CTRL  ; 10000  ; Unsigned Binary                                                   ;
; PAT_REC_Y_COOR  ; 10001  ; Unsigned Binary                                                   ;
; PAT_CAL_ADDR    ; 10010  ; Unsigned Binary                                                   ;
; PAT_WR_RAM      ; 10011  ; Unsigned Binary                                                   ;
+-----------------+--------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_display:lt24_display|display:display ;
+-----------------+----------+-----------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                      ;
+-----------------+----------+-----------------------------------------------------------+
; DPY_IDLE        ; 00000    ; Unsigned Binary                                           ;
; DPY_CMD_START   ; 00001    ; Unsigned Binary                                           ;
; DPY_WRITE_REG   ; 00010    ; Unsigned Binary                                           ;
; DPY_PAR_OUT     ; 00011    ; Unsigned Binary                                           ;
; DPY_CHK_OUTNUMB ; 00100    ; Unsigned Binary                                           ;
; DPY_WRITE_PAT   ; 00101    ; Unsigned Binary                                           ;
; DPY_READ_BUFF   ; 00110    ; Unsigned Binary                                           ;
; DPY_CHK_BUFNUMB ; 00111    ; Unsigned Binary                                           ;
; DPY_NOP         ; 01000    ; Unsigned Binary                                           ;
; DPY_WRITE_LUT   ; 01001    ; Unsigned Binary                                           ;
; DPY_READ_LUT    ; 01010    ; Unsigned Binary                                           ;
; DPY_CHK_LUTNUMB ; 01011    ; Unsigned Binary                                           ;
; DPY_READ_REG    ; 01100    ; Unsigned Binary                                           ;
; DPY_PAR_IN      ; 01101    ; Unsigned Binary                                           ;
; DPY_CHK_INNUMB  ; 01110    ; Unsigned Binary                                           ;
; DPY_WAIT_FINISH ; 01111    ; Unsigned Binary                                           ;
; DPY_FINISH      ; 10000    ; Unsigned Binary                                           ;
; PCD_IDLE        ; 0000     ; Unsigned Binary                                           ;
; PCD_PIXSET      ; 1100     ; Unsigned Binary                                           ;
; PCD_SLPOUT      ; 0001     ; Unsigned Binary                                           ;
; PCD_RDDSDR      ; 0010     ; Unsigned Binary                                           ;
; PCD_CHK_RL_F    ; 0011     ; Unsigned Binary                                           ;
; PCD_RGBSET      ; 0100     ; Unsigned Binary                                           ;
; PCD_DISPON      ; 0101     ; Unsigned Binary                                           ;
; PCD_WAIT_DELAY  ; 0110     ; Unsigned Binary                                           ;
; PCD_DISP_IDLE   ; 0111     ; Unsigned Binary                                           ;
; PCD_CASET       ; 1000     ; Unsigned Binary                                           ;
; PCD_PASET       ; 1001     ; Unsigned Binary                                           ;
; PCD_RAMWR       ; 1010     ; Unsigned Binary                                           ;
; PCD_FRAME_END   ; 1011     ; Unsigned Binary                                           ;
; CMD_NOP         ; 00000000 ; Unsigned Binary                                           ;
; CMD_SLPIN       ; 00010000 ; Unsigned Binary                                           ;
; CMD_SLPOUT      ; 00010001 ; Unsigned Binary                                           ;
; CMD_RDDSDR      ; 00001111 ; Unsigned Binary                                           ;
; CMD_DISPON      ; 00101001 ; Unsigned Binary                                           ;
; CMD_CASET       ; 00101010 ; Unsigned Binary                                           ;
; CMD_PASET       ; 00101011 ; Unsigned Binary                                           ;
; CMD_RAMWR       ; 00101100 ; Unsigned Binary                                           ;
; CMD_RGBSET      ; 00101101 ; Unsigned Binary                                           ;
; CMD_PIXSET      ; 00111010 ; Unsigned Binary                                           ;
+-----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_display:lt24_display|timer:timer ;
+----------------+------------------+------------------------------------------------+
; Parameter Name ; Value            ; Type                                           ;
+----------------+------------------+------------------------------------------------+
; COUNT_33MS_END ; 0000110011100100 ; Unsigned Binary                                ;
+----------------+------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component ;
+-------------------------------+-----------------------------------+------------------------------------------------------------------------+
; Parameter Name                ; Value                             ; Type                                                                   ;
+-------------------------------+-----------------------------------+------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                            ; Untyped                                                                ;
; PLL_TYPE                      ; AUTO                              ; Untyped                                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_50M_to_100K ; Untyped                                                                ;
; QUALIFY_CONF_DONE             ; OFF                               ; Untyped                                                                ;
; COMPENSATE_CLOCK              ; CLK0                              ; Untyped                                                                ;
; SCAN_CHAIN                    ; LONG                              ; Untyped                                                                ;
; PRIMARY_CLOCK                 ; INCLK0                            ; Untyped                                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                             ; Signed Integer                                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                                 ; Untyped                                                                ;
; GATE_LOCK_SIGNAL              ; NO                                ; Untyped                                                                ;
; GATE_LOCK_COUNTER             ; 0                                 ; Untyped                                                                ;
; LOCK_HIGH                     ; 1                                 ; Untyped                                                                ;
; LOCK_LOW                      ; 1                                 ; Untyped                                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                                 ; Untyped                                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                                 ; Untyped                                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                               ; Untyped                                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                               ; Untyped                                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                               ; Untyped                                                                ;
; SKIP_VCO                      ; OFF                               ; Untyped                                                                ;
; SWITCH_OVER_COUNTER           ; 0                                 ; Untyped                                                                ;
; SWITCH_OVER_TYPE              ; AUTO                              ; Untyped                                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                           ; Untyped                                                                ;
; BANDWIDTH                     ; 0                                 ; Untyped                                                                ;
; BANDWIDTH_TYPE                ; AUTO                              ; Untyped                                                                ;
; SPREAD_FREQUENCY              ; 0                                 ; Untyped                                                                ;
; DOWN_SPREAD                   ; 0                                 ; Untyped                                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                               ; Untyped                                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                               ; Untyped                                                                ;
; CLK9_MULTIPLY_BY              ; 0                                 ; Untyped                                                                ;
; CLK8_MULTIPLY_BY              ; 0                                 ; Untyped                                                                ;
; CLK7_MULTIPLY_BY              ; 0                                 ; Untyped                                                                ;
; CLK6_MULTIPLY_BY              ; 0                                 ; Untyped                                                                ;
; CLK5_MULTIPLY_BY              ; 1                                 ; Untyped                                                                ;
; CLK4_MULTIPLY_BY              ; 1                                 ; Untyped                                                                ;
; CLK3_MULTIPLY_BY              ; 1                                 ; Untyped                                                                ;
; CLK2_MULTIPLY_BY              ; 1                                 ; Untyped                                                                ;
; CLK1_MULTIPLY_BY              ; 1                                 ; Untyped                                                                ;
; CLK0_MULTIPLY_BY              ; 1                                 ; Signed Integer                                                         ;
; CLK9_DIVIDE_BY                ; 0                                 ; Untyped                                                                ;
; CLK8_DIVIDE_BY                ; 0                                 ; Untyped                                                                ;
; CLK7_DIVIDE_BY                ; 0                                 ; Untyped                                                                ;
; CLK6_DIVIDE_BY                ; 0                                 ; Untyped                                                                ;
; CLK5_DIVIDE_BY                ; 1                                 ; Untyped                                                                ;
; CLK4_DIVIDE_BY                ; 1                                 ; Untyped                                                                ;
; CLK3_DIVIDE_BY                ; 1                                 ; Untyped                                                                ;
; CLK2_DIVIDE_BY                ; 1                                 ; Untyped                                                                ;
; CLK1_DIVIDE_BY                ; 1                                 ; Untyped                                                                ;
; CLK0_DIVIDE_BY                ; 500                               ; Signed Integer                                                         ;
; CLK9_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK8_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK7_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK6_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK5_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK4_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK3_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK2_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK1_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK0_PHASE_SHIFT              ; 0                                 ; Untyped                                                                ;
; CLK5_TIME_DELAY               ; 0                                 ; Untyped                                                                ;
; CLK4_TIME_DELAY               ; 0                                 ; Untyped                                                                ;
; CLK3_TIME_DELAY               ; 0                                 ; Untyped                                                                ;
; CLK2_TIME_DELAY               ; 0                                 ; Untyped                                                                ;
; CLK1_TIME_DELAY               ; 0                                 ; Untyped                                                                ;
; CLK0_TIME_DELAY               ; 0                                 ; Untyped                                                                ;
; CLK9_DUTY_CYCLE               ; 50                                ; Untyped                                                                ;
; CLK8_DUTY_CYCLE               ; 50                                ; Untyped                                                                ;
; CLK7_DUTY_CYCLE               ; 50                                ; Untyped                                                                ;
; CLK6_DUTY_CYCLE               ; 50                                ; Untyped                                                                ;
; CLK5_DUTY_CYCLE               ; 50                                ; Untyped                                                                ;
; CLK4_DUTY_CYCLE               ; 50                                ; Untyped                                                                ;
; CLK3_DUTY_CYCLE               ; 50                                ; Untyped                                                                ;
; CLK2_DUTY_CYCLE               ; 50                                ; Untyped                                                                ;
; CLK1_DUTY_CYCLE               ; 50                                ; Untyped                                                                ;
; CLK0_DUTY_CYCLE               ; 50                                ; Signed Integer                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                                                                ;
; LOCK_WINDOW_UI                ;  0.05                             ; Untyped                                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                            ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                            ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                            ; Untyped                                                                ;
; DPA_MULTIPLY_BY               ; 0                                 ; Untyped                                                                ;
; DPA_DIVIDE_BY                 ; 1                                 ; Untyped                                                                ;
; DPA_DIVIDER                   ; 0                                 ; Untyped                                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                                 ; Untyped                                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                                 ; Untyped                                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                                 ; Untyped                                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                                 ; Untyped                                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                                 ; Untyped                                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                                 ; Untyped                                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                                 ; Untyped                                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                                 ; Untyped                                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                                 ; Untyped                                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                                 ; Untyped                                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                                 ; Untyped                                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                                 ; Untyped                                                                ;
; EXTCLK3_TIME_DELAY            ; 0                                 ; Untyped                                                                ;
; EXTCLK2_TIME_DELAY            ; 0                                 ; Untyped                                                                ;
; EXTCLK1_TIME_DELAY            ; 0                                 ; Untyped                                                                ;
; EXTCLK0_TIME_DELAY            ; 0                                 ; Untyped                                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                                ; Untyped                                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                                ; Untyped                                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                                ; Untyped                                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                                ; Untyped                                                                ;
; VCO_MULTIPLY_BY               ; 0                                 ; Untyped                                                                ;
; VCO_DIVIDE_BY                 ; 0                                 ; Untyped                                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                 ; Untyped                                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                 ; Untyped                                                                ;
; VCO_MIN                       ; 0                                 ; Untyped                                                                ;
; VCO_MAX                       ; 0                                 ; Untyped                                                                ;
; VCO_CENTER                    ; 0                                 ; Untyped                                                                ;
; PFD_MIN                       ; 0                                 ; Untyped                                                                ;
; PFD_MAX                       ; 0                                 ; Untyped                                                                ;
; M_INITIAL                     ; 0                                 ; Untyped                                                                ;
; M                             ; 0                                 ; Untyped                                                                ;
; N                             ; 1                                 ; Untyped                                                                ;
; M2                            ; 1                                 ; Untyped                                                                ;
; N2                            ; 1                                 ; Untyped                                                                ;
; SS                            ; 1                                 ; Untyped                                                                ;
; C0_HIGH                       ; 0                                 ; Untyped                                                                ;
; C1_HIGH                       ; 0                                 ; Untyped                                                                ;
; C2_HIGH                       ; 0                                 ; Untyped                                                                ;
; C3_HIGH                       ; 0                                 ; Untyped                                                                ;
; C4_HIGH                       ; 0                                 ; Untyped                                                                ;
; C5_HIGH                       ; 0                                 ; Untyped                                                                ;
; C6_HIGH                       ; 0                                 ; Untyped                                                                ;
; C7_HIGH                       ; 0                                 ; Untyped                                                                ;
; C8_HIGH                       ; 0                                 ; Untyped                                                                ;
; C9_HIGH                       ; 0                                 ; Untyped                                                                ;
; C0_LOW                        ; 0                                 ; Untyped                                                                ;
; C1_LOW                        ; 0                                 ; Untyped                                                                ;
; C2_LOW                        ; 0                                 ; Untyped                                                                ;
; C3_LOW                        ; 0                                 ; Untyped                                                                ;
; C4_LOW                        ; 0                                 ; Untyped                                                                ;
; C5_LOW                        ; 0                                 ; Untyped                                                                ;
; C6_LOW                        ; 0                                 ; Untyped                                                                ;
; C7_LOW                        ; 0                                 ; Untyped                                                                ;
; C8_LOW                        ; 0                                 ; Untyped                                                                ;
; C9_LOW                        ; 0                                 ; Untyped                                                                ;
; C0_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C1_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C2_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C3_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C4_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C5_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C6_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C7_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C8_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C9_INITIAL                    ; 0                                 ; Untyped                                                                ;
; C0_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C1_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C2_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C3_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C4_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C5_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C6_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C7_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C8_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C9_MODE                       ; BYPASS                            ; Untyped                                                                ;
; C0_PH                         ; 0                                 ; Untyped                                                                ;
; C1_PH                         ; 0                                 ; Untyped                                                                ;
; C2_PH                         ; 0                                 ; Untyped                                                                ;
; C3_PH                         ; 0                                 ; Untyped                                                                ;
; C4_PH                         ; 0                                 ; Untyped                                                                ;
; C5_PH                         ; 0                                 ; Untyped                                                                ;
; C6_PH                         ; 0                                 ; Untyped                                                                ;
; C7_PH                         ; 0                                 ; Untyped                                                                ;
; C8_PH                         ; 0                                 ; Untyped                                                                ;
; C9_PH                         ; 0                                 ; Untyped                                                                ;
; L0_HIGH                       ; 1                                 ; Untyped                                                                ;
; L1_HIGH                       ; 1                                 ; Untyped                                                                ;
; G0_HIGH                       ; 1                                 ; Untyped                                                                ;
; G1_HIGH                       ; 1                                 ; Untyped                                                                ;
; G2_HIGH                       ; 1                                 ; Untyped                                                                ;
; G3_HIGH                       ; 1                                 ; Untyped                                                                ;
; E0_HIGH                       ; 1                                 ; Untyped                                                                ;
; E1_HIGH                       ; 1                                 ; Untyped                                                                ;
; E2_HIGH                       ; 1                                 ; Untyped                                                                ;
; E3_HIGH                       ; 1                                 ; Untyped                                                                ;
; L0_LOW                        ; 1                                 ; Untyped                                                                ;
; L1_LOW                        ; 1                                 ; Untyped                                                                ;
; G0_LOW                        ; 1                                 ; Untyped                                                                ;
; G1_LOW                        ; 1                                 ; Untyped                                                                ;
; G2_LOW                        ; 1                                 ; Untyped                                                                ;
; G3_LOW                        ; 1                                 ; Untyped                                                                ;
; E0_LOW                        ; 1                                 ; Untyped                                                                ;
; E1_LOW                        ; 1                                 ; Untyped                                                                ;
; E2_LOW                        ; 1                                 ; Untyped                                                                ;
; E3_LOW                        ; 1                                 ; Untyped                                                                ;
; L0_INITIAL                    ; 1                                 ; Untyped                                                                ;
; L1_INITIAL                    ; 1                                 ; Untyped                                                                ;
; G0_INITIAL                    ; 1                                 ; Untyped                                                                ;
; G1_INITIAL                    ; 1                                 ; Untyped                                                                ;
; G2_INITIAL                    ; 1                                 ; Untyped                                                                ;
; G3_INITIAL                    ; 1                                 ; Untyped                                                                ;
; E0_INITIAL                    ; 1                                 ; Untyped                                                                ;
; E1_INITIAL                    ; 1                                 ; Untyped                                                                ;
; E2_INITIAL                    ; 1                                 ; Untyped                                                                ;
; E3_INITIAL                    ; 1                                 ; Untyped                                                                ;
; L0_MODE                       ; BYPASS                            ; Untyped                                                                ;
; L1_MODE                       ; BYPASS                            ; Untyped                                                                ;
; G0_MODE                       ; BYPASS                            ; Untyped                                                                ;
; G1_MODE                       ; BYPASS                            ; Untyped                                                                ;
; G2_MODE                       ; BYPASS                            ; Untyped                                                                ;
; G3_MODE                       ; BYPASS                            ; Untyped                                                                ;
; E0_MODE                       ; BYPASS                            ; Untyped                                                                ;
; E1_MODE                       ; BYPASS                            ; Untyped                                                                ;
; E2_MODE                       ; BYPASS                            ; Untyped                                                                ;
; E3_MODE                       ; BYPASS                            ; Untyped                                                                ;
; L0_PH                         ; 0                                 ; Untyped                                                                ;
; L1_PH                         ; 0                                 ; Untyped                                                                ;
; G0_PH                         ; 0                                 ; Untyped                                                                ;
; G1_PH                         ; 0                                 ; Untyped                                                                ;
; G2_PH                         ; 0                                 ; Untyped                                                                ;
; G3_PH                         ; 0                                 ; Untyped                                                                ;
; E0_PH                         ; 0                                 ; Untyped                                                                ;
; E1_PH                         ; 0                                 ; Untyped                                                                ;
; E2_PH                         ; 0                                 ; Untyped                                                                ;
; E3_PH                         ; 0                                 ; Untyped                                                                ;
; M_PH                          ; 0                                 ; Untyped                                                                ;
; C1_USE_CASC_IN                ; OFF                               ; Untyped                                                                ;
; C2_USE_CASC_IN                ; OFF                               ; Untyped                                                                ;
; C3_USE_CASC_IN                ; OFF                               ; Untyped                                                                ;
; C4_USE_CASC_IN                ; OFF                               ; Untyped                                                                ;
; C5_USE_CASC_IN                ; OFF                               ; Untyped                                                                ;
; C6_USE_CASC_IN                ; OFF                               ; Untyped                                                                ;
; C7_USE_CASC_IN                ; OFF                               ; Untyped                                                                ;
; C8_USE_CASC_IN                ; OFF                               ; Untyped                                                                ;
; C9_USE_CASC_IN                ; OFF                               ; Untyped                                                                ;
; CLK0_COUNTER                  ; G0                                ; Untyped                                                                ;
; CLK1_COUNTER                  ; G0                                ; Untyped                                                                ;
; CLK2_COUNTER                  ; G0                                ; Untyped                                                                ;
; CLK3_COUNTER                  ; G0                                ; Untyped                                                                ;
; CLK4_COUNTER                  ; G0                                ; Untyped                                                                ;
; CLK5_COUNTER                  ; G0                                ; Untyped                                                                ;
; CLK6_COUNTER                  ; E0                                ; Untyped                                                                ;
; CLK7_COUNTER                  ; E1                                ; Untyped                                                                ;
; CLK8_COUNTER                  ; E2                                ; Untyped                                                                ;
; CLK9_COUNTER                  ; E3                                ; Untyped                                                                ;
; L0_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; L1_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; G0_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; G1_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; G2_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; G3_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; E0_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; E1_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; E2_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; E3_TIME_DELAY                 ; 0                                 ; Untyped                                                                ;
; M_TIME_DELAY                  ; 0                                 ; Untyped                                                                ;
; N_TIME_DELAY                  ; 0                                 ; Untyped                                                                ;
; EXTCLK3_COUNTER               ; E3                                ; Untyped                                                                ;
; EXTCLK2_COUNTER               ; E2                                ; Untyped                                                                ;
; EXTCLK1_COUNTER               ; E1                                ; Untyped                                                                ;
; EXTCLK0_COUNTER               ; E0                                ; Untyped                                                                ;
; ENABLE0_COUNTER               ; L0                                ; Untyped                                                                ;
; ENABLE1_COUNTER               ; L0                                ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT           ; 2                                 ; Untyped                                                                ;
; LOOP_FILTER_R                 ;  1.000000                         ; Untyped                                                                ;
; LOOP_FILTER_C                 ; 5                                 ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                              ; Untyped                                                                ;
; LOOP_FILTER_R_BITS            ; 9999                              ; Untyped                                                                ;
; LOOP_FILTER_C_BITS            ; 9999                              ; Untyped                                                                ;
; VCO_POST_SCALE                ; 0                                 ; Untyped                                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                 ; Untyped                                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                 ; Untyped                                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                 ; Untyped                                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX                     ; Untyped                                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLK0                     ; PORT_USED                         ; Untyped                                                                ;
; PORT_CLK1                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLK2                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLK3                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLK4                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLK5                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLK6                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLK7                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLK8                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLK9                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_INCLK0                   ; PORT_USED                         ; Untyped                                                                ;
; PORT_FBIN                     ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_ARESET                   ; PORT_USED                         ; Untyped                                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_LOCKED                   ; PORT_USED                         ; Untyped                                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                       ; Untyped                                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                 ; Untyped                                                                ;
; M_TEST_SOURCE                 ; 5                                 ; Untyped                                                                ;
; C0_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; C1_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; C2_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; C3_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; C4_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; C5_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; C6_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; C7_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; C8_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; C9_TEST_SOURCE                ; 5                                 ; Untyped                                                                ;
; CBXI_PARAMETER                ; pll_50M_to_100K_altpll            ; Untyped                                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                              ; Untyped                                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                                 ; Untyped                                                                ;
; WIDTH_CLOCK                   ; 5                                 ; Signed Integer                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                 ; Untyped                                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                               ; Untyped                                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E                      ; Untyped                                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                            ; Untyped                                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                               ; Untyped                                                                ;
; AUTO_CARRY_CHAINS             ; ON                                ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                               ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS           ; ON                                ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                               ; IGNORE_CASCADE                                                         ;
+-------------------------------+-----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0 ;
+------------------------------------+--------------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                                  ; Type               ;
+------------------------------------+--------------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped            ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped            ;
; WIDTH_A                            ; 8                                                      ; Untyped            ;
; WIDTHAD_A                          ; 7                                                      ; Untyped            ;
; NUMWORDS_A                         ; 128                                                    ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped            ;
; WIDTH_B                            ; 1                                                      ; Untyped            ;
; WIDTHAD_B                          ; 1                                                      ; Untyped            ;
; NUMWORDS_B                         ; 1                                                      ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped            ;
; BYTE_SIZE                          ; 8                                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped            ;
; INIT_FILE                          ; db/DE0_NANO_lt24_display.rom0_display_fc332506.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_gv81                                        ; Untyped            ;
+------------------------------------+--------------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------+-----------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                         ;
+-------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                             ;
; Entity Instance               ; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                        ;
;     -- PLL_TYPE               ; AUTO                                                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 128                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                         ;
+---------------------------------------+----------------------------------------------------------------+
; Name                                  ; Value                                                          ;
+---------------------------------------+----------------------------------------------------------------+
; Number of entity instances            ; 1                                                              ;
; Entity Instance                       ; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                             ;
;     -- LPM_WIDTHB                     ; 6                                                              ;
;     -- LPM_WIDTHP                     ; 18                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                            ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
+---------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lt24_display:lt24_display"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; frame_update ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 425                         ;
;     CLR               ; 208                         ;
;     CLR SCLR          ; 49                          ;
;     ENA CLR           ; 89                          ;
;     ENA CLR SCLR      ; 48                          ;
;     ENA CLR SLD       ; 31                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 727                         ;
;     arith             ; 198                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 57                          ;
;     normal            ; 529                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 111                         ;
;         4 data inputs ; 292                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.2 Build 209 09/17/2014 SJ Full Version
    Info: Processing started: Tue Oct 07 11:38:34 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_lt24_display -c DE0_NANO_lt24_display
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_lt24_display.v
    Info (12023): Found entity 1: DE0_NANO_LT24_display
Info (12021): Found 1 design units, including 1 entities, in source file ip/lt24_display.v
    Info (12023): Found entity 1: lt24_display
Info (12021): Found 1 design units, including 1 entities, in source file ip/cmd2lcd.v
    Info (12023): Found entity 1: cmd2lcd
Info (12021): Found 1 design units, including 1 entities, in source file ip/display.v
    Info (12023): Found entity 1: display
Info (12021): Found 1 design units, including 1 entities, in source file ip/pat_update.v
    Info (12023): Found entity 1: pat_update
Info (12021): Found 1 design units, including 1 entities, in source file ip/timer.v
    Info (12023): Found entity 1: timer
Info (12021): Found 1 design units, including 1 entities, in source file lib/pll_50m_to_100k.v
    Info (12023): Found entity 1: pll_50M_to_100K
Info (12127): Elaborating entity "DE0_NANO_LT24_display" for the top level hierarchy
Info (12128): Elaborating entity "lt24_display" for hierarchy "lt24_display:lt24_display"
Info (12128): Elaborating entity "cmd2lcd" for hierarchy "lt24_display:lt24_display|cmd2lcd:cmd2lcd"
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(140): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(166): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(206): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(242): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(306): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(354): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(374): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(576): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(603): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cmd2lcd.v(623): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "pat_update" for hierarchy "lt24_display:lt24_display|pat_update:pat_update"
Info (10264): Verilog HDL Case Statement information at pat_update.v(181): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(208): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(235): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(262): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(285): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(360): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(391): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(412): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(426): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(464): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(536): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(556): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(579): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at pat_update.v(618): truncated value with size 3 to match size of target (2)
Info (10264): Verilog HDL Case Statement information at pat_update.v(606): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at pat_update.v(630): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at pat_update.v(644): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at pat_update.v(653): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at pat_update.v(667): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at pat_update.v(674): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at pat_update.v(688): truncated value with size 32 to match size of target (17)
Info (10264): Verilog HDL Case Statement information at pat_update.v(820): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(915): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(933): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(963): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at pat_update.v(991): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "display" for hierarchy "lt24_display:lt24_display|display:display"
Warning (10036): Verilog HDL or VHDL warning at display.v(193): object "disp_start" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at display.v(287): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(314): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(383): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(455): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(478): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(490): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(502): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(513): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(524): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(535): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(546): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(557): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(568): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(582): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(672): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(692): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(769): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(796): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(822): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(848): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(874): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(900): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(926): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(952): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(978): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1004): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1030): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1072): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1098): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1344): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1625): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1646): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1669): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1713): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at display.v(1702): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "timer" for hierarchy "lt24_display:lt24_display|timer:timer"
Info (12128): Elaborating entity "pll_50M_to_100K" for hierarchy "lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K"
Info (12128): Elaborating entity "altpll" for hierarchy "lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component"
Info (12133): Instantiated megafunction "lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "500"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_50M_to_100K"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_50m_to_100k_altpll.v
    Info (12023): Found entity 1: pll_50M_to_100K_altpll
Info (12128): Elaborating entity "pll_50M_to_100K_altpll" for hierarchy "lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lt24_display:lt24_display|display:display|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE0_NANO_lt24_display.rom0_display_fc332506.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lt24_display:lt24_display|pat_update:pat_update|Mult0"
Info (12130): Elaborated megafunction instantiation "lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE0_NANO_lt24_display.rom0_display_fc332506.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gv81.tdf
    Info (12023): Found entity 1: altsyncram_gv81
Info (12130): Elaborated megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh
Info (12131): Elaborated megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12131): Elaborated megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LT24_LCD_ON" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 845 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 805 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 589 megabytes
    Info: Processing ended: Tue Oct 07 11:38:40 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


