<!doctype html>
<html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta name="robots" content="noindex"><meta><title>Category: Architecture - SHAOJIE&#039;S BOOK</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="SHAOJIE&#039;S BOOK"><meta name="msapplication-TileImage" content="/img/favicon.svg"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="SHAOJIE&#039;S BOOK"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta property="og:type" content="blog"><meta property="og:title" content="SHAOJIE&#039;S BOOK"><meta property="og:url" content="http://icarus.shaojiemike.top/"><meta property="og:site_name" content="SHAOJIE&#039;S BOOK"><meta property="og:locale" content="en_US"><meta property="og:image" content="http://icarus.shaojiemike.top/img/og_image.png"><meta property="article:author" content="Shaojie Tan"><meta property="twitter:card" content="summary"><meta property="twitter:image:src" content="http://icarus.shaojiemike.top/img/og_image.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"http://icarus.shaojiemike.top"},"headline":"SHAOJIE'S BOOK","image":["http://icarus.shaojiemike.top/img/og_image.png"],"author":{"@type":"Person","name":"Shaojie Tan"},"publisher":{"@type":"Organization","name":"SHAOJIE'S BOOK","logo":{"@type":"ImageObject","url":"http://icarus.shaojiemike.top/img/logo.svg"}},"description":""}</script><link rel="icon" href="/img/favicon.svg"><link rel="stylesheet" href="https://use.fontawesome.com/releases/v6.0.0/css/all.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@9.12.0/styles/atom-one-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><!--!--><!--!--><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }

          const id = '#' + CSS.escape(location.hash.substring(1));
          const $tabMenu = document.querySelector(`.tabs a[href="${id}"]`);
          if (!$tabMenu) {
            return;
          }

          const $tabMenuContainer = $tabMenu.parentElement.parentElement;
          Array.from($tabMenuContainer.children).forEach($menu => $menu.classList.remove('is-active'));
          Array.from($tabMenuContainer.querySelectorAll('a'))
              .map($menu => document.getElementById($menu.getAttribute("href").substring(1)))
              .forEach($content => $content.classList.add('is-hidden'));

          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
          const $activeTab = document.querySelector(id);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.0.0"></head><body class="is-3-column"><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/logo.svg" alt="SHAOJIE&#039;S BOOK" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/about">About</a></div><div class="navbar-end"><a class="navbar-item" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/Kirrito-k423/hexo-theme-icarus"><i class="fab fa-github"></i></a><a class="navbar-item search" title="Search" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-6-widescreen"><div class="card"><div class="card-content"><nav class="breadcrumb" aria-label="breadcrumbs"><ul><li><a href="/categories">Categories</a></li><li class="is-active"><a href="#" aria-current="page">Architecture</a></li></ul></nav></div></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-09-20T09:13:47.000Z" title="9/20/2022, 9:13:47 AM">2022-09-20</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.798Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">17 minutes read (About 2537 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/09/20/Work/Architecture/microHardware/RAM/">RAM</a></p><div class="content"><h2 id="RAM"><a href="#RAM" class="headerlink" title="RAM"></a>RAM</h2><p>RAM, 中文名叫随机存储器， 随机是什么意思呢？ 意思是， 给定一个地址， 可以立即访问到数据（访问时间和位置无关）</p>
<p>而不像咱们熟悉的磁带， 知道最后一首歌在最后的位置， 却没法直接一下子跳到磁带的最后部门， 所以磁带不是随机存储器， 而是顺序存储器。</p>
<h2 id="SRAM-vs-DRAM"><a href="#SRAM-vs-DRAM" class="headerlink" title="SRAM vs DRAM"></a>SRAM vs DRAM</h2><table>
<thead>
<tr>
<th>BASIS FOR COMPARISON</th>
<th>SRAM</th>
<th>DRAM</th>
</tr>
</thead>
<tbody><tr>
<td>Speed</td>
<td>Faster</td>
<td>Slower</td>
</tr>
<tr>
<td>Size</td>
<td>Small</td>
<td>Large</td>
</tr>
<tr>
<td>Cost</td>
<td>Expensive</td>
<td>Cheap</td>
</tr>
<tr>
<td>Used in</td>
<td>Cache memory</td>
<td>Main memory</td>
</tr>
<tr>
<td>Density</td>
<td>Less dense</td>
<td>Highly dense</td>
</tr>
<tr>
<td>Construction</td>
<td>Complex and uses transistors and latches.</td>
<td>Simple and uses capacitors and very few transistors.</td>
</tr>
<tr>
<td>Single block of memory requires</td>
<td>6 transistors</td>
<td>Only one transistor.</td>
</tr>
<tr>
<td>Charge leakage property</td>
<td>Not present</td>
<td>Present hence require power refresh circuitry</td>
</tr>
<tr>
<td>Power consumption</td>
<td>Low</td>
<td>High</td>
</tr>
</tbody></table>
<h3 id="基本电路实现"><a href="#基本电路实现" class="headerlink" title="基本电路实现"></a>基本电路实现</h3><p><img src="https://pic.shaojiemike.top/img/20220920172352.png"></p>
<p>左边的是静态的，右边的是dynamic的。</p>
<p>SRAM，保存一个bit需要6个晶体管。</p>
<p>DRAM 存储一个bit的DRAM只需要一个电容和一个晶体管。 DRAM的数据实际上是存在于电容里面的， 电容会有电的泄露， 损失状态， 故需要对电容状态进行保持和刷新处理， 以维持持久状态， 而这是需要时间的， 所以就慢了。而且很耗电。</p>
<p>DRAM内存实现的存储是通过晶体管实现的一个电路 门控D锁存器，其更简化的形式是 SR锁存器，电路结构如下图:</p>
<p><img src="https://pic.shaojiemike.top/img/20221009181818.png"></p>
<p>但是bank矩阵的一个点(基本存储单元， <strong>寻址能力</strong>, 内存颗粒（Chip）的位宽)一般是8bit.</p>
<p>8个 门控D锁存器 组成内存的基本（最小）存储单元，他们共用一个行&#x2F;列 地址线。在一次寻址中每个内存颗粒返回 8 bit的数据 8个内存可以同时寻址 最终得到的是 8 * 8（8个chip） &#x3D; 64 bit 的连续数据 也就是说 内存一次寻址可以读取 8 Byte 的数据，这里也能说明在C语言中的内存不齐的原因(减少寻址次数)。</p>
<h2 id="基本术语"><a href="#基本术语" class="headerlink" title="基本术语"></a>基本术语</h2><table>
<thead>
<tr>
<th>名词</th>
<th>解释</th>
</tr>
</thead>
<tbody><tr>
<td>dual inline memory modules (DIMMs).</td>
<td>每个channel可以连接多个DIMM，每个DIMM与多个DRAM chip相联</td>
</tr>
<tr>
<td>Cell：</td>
<td>颗粒中的一个数据存储单元叫做一个Cell，由一个电容和一个N沟道MOSFET组成。</td>
</tr>
<tr>
<td>chip：</td>
<td>一个颗粒叫做一个chip。一根内存的内存带宽是64bit，如果是单面就是8个8bit颗粒，如果是双面，那就是16个4bit的颗粒分别在两面，不算ECC颗粒(Error Checking and Correcting错误校验芯片)。</td>
</tr>
<tr>
<td>Bank</td>
<td>每个chip有4~8个bank，每个bank可以看作一个行列矩阵，每个点存储4~16bit的信息。</td>
</tr>
<tr>
<td>Rank：</td>
<td>内存PCB的一面所有颗粒叫做一个rank，目前在Unbuffered台式机内存上，通常一面是8个颗粒，所以单面内存就是1个rank，8个chip</td>
</tr>
<tr>
<td><strong>寻址空间</strong></td>
<td>是指内存总共可以存储多少个地址，比如一个2G DDR3内存 ，每个Rank是2&#x2F;1&#x3D;1G ，每个内存颗粒是1&#x2F;8&#x3D;128M 每个Bank是 128&#x2F;8&#x3D;16M 16M &#x3D; 2^4 * 2^10 &#x3D; 2^14 也就是地址线需要14根 正对应地址线的 A0-A13</td>
</tr>
</tbody></table>
<h3 id="Overview"><a href="#Overview" class="headerlink" title="Overview"></a>Overview</h3><p><img src="https://pic.shaojiemike.top/img/20221010170938.png"></p>
<p><img src="https://pic.shaojiemike.top/img/20221009171018.png"></p>
<p><img src="https://pic.shaojiemike.top/img/20221009191635.png">{ width&#x3D;80% }</p>
<p><img src="https://pic.shaojiemike.top/img/20221009192231.png"></p>
<h3 id="CRC-Error-Detection"><a href="#CRC-Error-Detection" class="headerlink" title="CRC Error Detection"></a>CRC Error Detection</h3><p><img src="https://pic.shaojiemike.top/img/20221009183456.png"></p>
<h2 id="DDR4-chip-内bank-bank-group设计"><a href="#DDR4-chip-内bank-bank-group设计" class="headerlink" title="DDR4 chip 内bank &amp; bank group设计"></a>DDR4 chip 内bank &amp; bank group设计</h2><p><img src="https://pic.shaojiemike.top/img/20221009183919.png"></p>
<p>每個DRAM裏有4個bank選取位元可用來選取多達16個bank單元：兩個bank位址位元（BA0、BA1），和兩個bank群組位元（BG0、BG1）。當在同一個bank群組中存取不同的bank單元時會有另外的時間限制；在不同的bank群組中，存取一個bank比以往的更快。</p>
<p>另外，3個晶片層選取信號（C0、C1、C2），允許最多8個堆疊式晶片層封裝於一塊DRAM封裝上。這可以更有效地充當3個以上的bank單元選取位元，使選取總數達到7（可以定位128個bank單元）。</p>
<h2 id="内存控制器-Memory-Controller"><a href="#内存控制器-Memory-Controller" class="headerlink" title="内存控制器(Memory Controller)"></a>内存控制器(Memory Controller)</h2><p><img src="https://pic.shaojiemike.top/img/20221009171106.png"></p>
<p>我们知道cache的存在导致访存是按照cache line(32或者64字节)来进行的，但是内存一般只会处理连续64bits数据，导致需要控制器和总线分多周期(memory burst概念)来实现cache的更新。</p>
<p>SNB CPU的内存控制器可以实现和处理:</p>
<ul>
<li>对读写操作命令进行有效地<strong>重新分配</strong>，以使得行地址激活命中率最大化（如果重复激活一个已经处于激活状态的行地址，那就是RAS激活命令未命中）</li>
<li>比如说open page policy情况下，row hit就不用发activate命令，直接发column就可以了，</li>
<li>比如说两个地址连续mem_read命令，中间插有其他命令的时候是不是要乱序执行</li>
</ul>
<p>!!! example “reduction in DRAM row buffer conflicts”</p>
<pre><code>![](https://pic.shaojiemike.top/shaojiemike/2023/11/c86a06269bd173a7bd2554c57b727884.png)[^1]
</code></pre>
<h3 id="CPU集成内存控制器技术"><a href="#CPU集成内存控制器技术" class="headerlink" title="CPU集成内存控制器技术"></a>CPU集成内存控制器技术</h3><p>AMD公司提高CPU与内存性能的一项技术，将北桥的内存控制器集成到CPU，使得原来CPU－北桥－内存三方传输数据的过程简化成CPU与内存之间的单向传输技术，降低了延迟。</p>
<h2 id="DRAM-寻址模式"><a href="#DRAM-寻址模式" class="headerlink" title="DRAM 寻址模式"></a>DRAM 寻址模式</h2><p><img src="https://pic.shaojiemike.top/img/20221009191027.png"></p>
<ul>
<li>列数一般是1024，主要是因为功耗的原因</li>
</ul>
<p>以2GB DDR3为例子，编码如上,</p>
<ol>
<li>确定好rank面后</li>
<li>对该rank面的所有内存颗粒(chip),使用相同的Bank层 、行地址 、列地址 这些选址信息后，各自产生8bits数据，总共64bits<ol>
<li>单个 Bank 只有一个 Sense Amps，只能缓存单个行的内容。因此在激活某行后，访问同一 Bank 不同行之前，需要使用 PRECHARGE 命令关闭（de-activate）当前激活行。PRECHARGE 命令好比关上当前打开的文件柜抽屉，命令发出后当前 Sense Amps 中缓存的行会被写回原地址。</li>
</ol>
</li>
</ol>
<p><img src="https://pic.shaojiemike.top/img/20221009190714.png"></p>
<h2 id="Burst-Prefetch-Request-Pipelining"><a href="#Burst-Prefetch-Request-Pipelining" class="headerlink" title="Burst &amp; Prefetch (Request Pipelining)"></a>Burst &amp; Prefetch (Request Pipelining)</h2><p>DDR中的Burst指的是，当收到了一个读请求和地址后，会<strong>连续</strong>取出这个地址周围几个连续地址上的数据，具体取几个就叫BL(Burst Length)，是可以随地址信号配置的。(原因是：次次等待Address和Enable信号再读写有些浪费时间)</p>
<p>Burst的实现是通过Prefetch完成的，Prefetch就是一次从Array上取出多bit的过程，而Burst则是根据规则发送这些预取的数据的过程。<img src="https://pic.shaojiemike.top/shaojiemike/2023/11/a0a658e210e160b964bd2ca9336e4067.png"></p>
<p>Burst Length是可以配置的，比如8Bit预取可以支持<strong>BL8</strong>的Burst或者<strong>BC4</strong>(Burst Length Chopped)的Burst。</p>
<p>Prefetch数量也是前几代DDR的主要区别。<img src="https://pic.shaojiemike.top/img/20221122164127.png"></p>
<h3 id="时序知识"><a href="#时序知识" class="headerlink" title="时序知识"></a>时序知识</h3><p>CL-tRCD-tRP-tRAS-CR</p>
<table>
<thead>
<tr>
<th>名词</th>
<th>解释</th>
</tr>
</thead>
<tbody><tr>
<td>CL(CAS Latency)</td>
<td>列信号延迟: 在读取命令发出后到数据读出到IO接口的间隔时间(时钟周期数)</td>
</tr>
<tr>
<td>tCAS(tCL?)</td>
<td>实际延迟时间tCAS（ns）&#x3D;（CAS*2000）&#x2F;内存等效频率</td>
</tr>
<tr>
<td>tRAS(Row Active Time)</td>
<td>行地址激活的时间。从一个行地址预充电之后，从激活到寻址再到读取完成所经过的整个时间 tRCD+tCL</td>
</tr>
<tr>
<td>tRCD(Read-to-Column Delay)</td>
<td>行地址激活（Active）命令发出之后，内存对行地址的操作所需要的时间。内存中某一行地址被激活时，我们称它为“open page”</td>
</tr>
<tr>
<td>tRCDR(Read-to-Column Command Delay)</td>
<td>行地址激活（Active）命令发出之后，内存对行地址的<strong>读操作</strong>所需要的时间。</td>
</tr>
<tr>
<td>tRCDW(Write-to-Column Command Delay)</td>
<td>行地址激活（Active）命令发出之后，内存对行地址的<strong>写操作</strong>所需要的时间。</td>
</tr>
<tr>
<td>nWR (Write Recovery Time)</td>
<td>time delay between successive write commands to the same row.</td>
</tr>
<tr>
<td>tRP(RAS Precharge Time)</td>
<td>前一个行地址操作完成并在行地址关闭（page close）命令发出之后，准备对同一个bank中下一个行地址进行Active操作需要的时间(在对同一个bank的多个不同的行地址进行操作时影响才大)</td>
</tr>
<tr>
<td>CR(Command Rate)</td>
<td>首命令延迟。是指从选定bank之后到可以发出行地址激活命令所经过的时间。(如果CPU所需要的数据都在内存的一个行地址上，就不需要进行重复多次的bank选择，CR的影响就很小)</td>
</tr>
<tr>
<td>Tccd</td>
<td>is the minimum amount of time between column operations</td>
</tr>
<tr>
<td>tRPRE</td>
<td>The minimum pulse width of READ preamble</td>
</tr>
<tr>
<td>tRPST</td>
<td>The minimum pulse width of READ postamble</td>
</tr>
</tbody></table>
<p>XMP时序都没有介绍</p>
<p>不同的DRAM。随着频率提升，CL周期也同步提升，但是最后算出来的CL延迟时间却差不多(5~15ns)。其实当下memory的频率宽度过剩，integrated memory controller (IMC)才是瓶颈</p>
<p>在列信号之前还有行信号<br><img src="https://pic.shaojiemike.top/img/20221122164331.png"></p>
<p>如何连续两次访问同一行的不同列，则之间不需要额外的切换行信号。<br><img src="https://pic.shaojiemike.top/img/20221122162826.png"></p>
<h3 id="SDRAM"><a href="#SDRAM" class="headerlink" title="SDRAM"></a>SDRAM</h3><p>现在的DRAM一般都是SDRAM，即Synchronous Dynamic Random Access Memory，同步且能自由指定地址进行数据读写。其结构一般由许多个bank组成并利用以达到自由寻址。</p>
<p><img src="https://pic.shaojiemike.top/img/20220920194315.png"></p>
<p>chip的多 Bank 的设计允许向每个Bank 发出不同的命令。同一时刻，不同的bank可以处理不同的行地址。当然，不可能同时读取或者写入多个 Bank，因为读写通道只有 1 个，当时可以在 1 个 Bank 读写时，向另一个 Bank 发出 Precharge 或者 Active 命令。</p>
<p><img src="https://pic.shaojiemike.top/img/20220920194330.png"></p>
<h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/52272990">https://zhuanlan.zhihu.com/p/52272990</a></p>
<p><a target="_blank" rel="noopener" href="https://fantiq.github.io/2019/03/14/%E5%86%85%E5%AD%98-%E7%9A%84%E5%B7%A5%E4%BD%9C%E5%8E%9F%E7%90%86/">https://fantiq.github.io/2019/03/14/%E5%86%85%E5%AD%98-%E7%9A%84%E5%B7%A5%E4%BD%9C%E5%8E%9F%E7%90%86/</a></p>
<p><a target="_blank" rel="noopener" href="https://people.inf.ethz.ch/omutlu/pub/stfm_micro07.pdf">https://people.inf.ethz.ch/omutlu/pub/stfm_micro07.pdf</a></p>
<p><a target="_blank" rel="noopener" href="https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr4/4gb_ddr4_dram_2e0d.pdf">https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr4/4gb_ddr4_dram_2e0d.pdf</a></p>
<p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/420994258">https://zhuanlan.zhihu.com/p/420994258</a></p>
<p>[^1]: Utopia: Fast and Efficient Address Translation via Hybrid Restrictive &amp; Flexible Virtual-to-Physical Address Mappings</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-08-15T12:35:22.000Z" title="8/15/2022, 12:35:22 PM">2022-08-15</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.806Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">17 minutes read (About 2592 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/08/15/Work/Programming/2.1-Assembly/assemblyInline/">Inline Assembly</a></p><div class="content"><h2 id="GCC内联汇编"><a href="#GCC内联汇编" class="headerlink" title="GCC内联汇编"></a>GCC内联汇编</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">__asm__　__volatile__(&quot;Instruction List&quot; : Output : Input : Clobber/Modify);</span><br></pre></td></tr></table></figure>

<ol>
<li><code>__asm__</code>或asm 用来声明一个内联汇编表达式，所以任何一个内联汇编表达式都是以它开头的，是必不可少的。</li>
<li><code>__volatile__</code>或volatile 是可选的。如果用了它，则是向GCC 声明不允许对该内联汇编优化，否则当 使用了优化选项(-O)进行编译时，GCC 将会根据自己的判断决定是否将这个内联汇编表达式中的指令优化掉。</li>
<li>Instruction List 是汇编指令序列。它可以是空的，比如：<code>__asm__ __volatile__(&quot;&quot;)</code>; 或 <code>__asm__ (&quot;&quot;)</code>;都是完全合法的内联汇编表达式，只不过这两条语句没有什么意义。<ol>
<li>但并非所有Instruction List 为空的内联汇编表达式都是没有意义的，比如：<code>__asm__ (&quot;&quot;:::&quot;memory&quot;)</code>;就非常有意义，它向GCC 声明：“内存作了改动”，GCC 在编译的时候，会将此因素考虑进去。</li>
<li>当在”Instruction List”中有多条指令的时候，需要用分号（；）或换行符（\n）将它们分开。</li>
<li>指令中的操作数可以使用占位符引用C语言变量,<strong>操作数占位符</strong>最多10个,名称如下:<code>%0,%1,…,%9</code>。指令中使用占位符表示的操作数,总被视为long型(4个字节),<ol>
<li>但对其施加的操作根据指令可以是字或者字节,当把操作数当作字或者字节使用时,<strong>默认为低字或者低字节</strong>。</li>
<li>对字节操作可以显式的<strong>指明是低字节还是次字节</strong>。方法是在%和序号之间插入一个字母,”b”代表低字节,”h”代表高字节,例如:<code>%h1</code>。</li>
</ol>
</li>
</ol>
</li>
<li>Output&#x2F;Input <ol>
<li>格式为形如<code>&quot;constraint&quot;(variable)</code>的列表（逗号分隔)。按照出现的顺序分别与指令操作数”%0”，”%1”对应</li>
<li>每个输出操作数的限定字符串必须包含”&#x3D;”表示他是一个输出操作数。例子<code>&quot;=r&quot; (value)</code></li>
</ol>
</li>
<li>Clobber&#x2F;Modify(由逗号格开的字符串组成)<ol>
<li>在Input&#x2F;Output操作表达式所指定的寄存器，或当你为一些Input&#x2F;Output操作表达式使用”r”约束，让GCC为你选择一个寄存器时，GCC知道这些寄存器是被修改的，你根本不需要在Clobber&#x2F;Modify域再声明它们。</li>
<li>但是对于”Instruction List”中的临时寄存器，需要在Clobber&#x2F;Modify域声明这些寄存器或内存，让GCC知道修改了他们<ol>
<li>例子:<code>__asm__ (&quot;mov R0, #0x34&quot; : : : &quot;R0&quot;);</code>寄存器R0出现在”Instruction List中”，并且被mov指令修改，但却未被任何Input&#x2F;Output操作表达式指定，所以你需要在Clobber&#x2F;Modify域指定”R0”，以让GCC知道这一点。</li>
</ol>
</li>
<li>Clobber&#x2F;Modify域存在”memory”，那么GCC会保证在此内联汇编之前，如果某个内存的内容被装入了寄存器，那么在这个内联汇编之后，如果需要使用这个内存处的内容，就会<strong>直接到这个内存处重新读取，而不是使用被存放在寄存器中的拷贝</strong>。因为这个 时候寄存器中的拷贝已经很可能和内存处的内容不一致了。</li>
</ol>
</li>
</ol>
<h2 id="输入输出与指令的对应关系"><a href="#输入输出与指令的对应关系" class="headerlink" title="输入输出与指令的对应关系"></a>输入输出与指令的对应关系</h2><h3 id="寄存器约束符Operation-Constraint"><a href="#寄存器约束符Operation-Constraint" class="headerlink" title="寄存器约束符Operation Constraint"></a>寄存器约束符Operation Constraint</h3><p>每一个Input和Output表达式都必须指定自己的操作约束Operation Constraint，这里将讨论在80386平台上所可能使用的操作约束。</p>
<p>当前的输入或输出需要借助一个寄存器时，需要为其指定一个寄存器约束，可以直接指定一个寄存器的名字。</p>
<p>常用的寄存器约束的缩写 </p>
<table>
<thead>
<tr>
<th>约束</th>
<th>意义</th>
</tr>
</thead>
<tbody><tr>
<td>r</td>
<td>表示使用一个通用寄存器，由 GCC  在%eax&#x2F;%ax&#x2F;%al,%ebx&#x2F;%bx&#x2F;%bl,%ecx&#x2F;%cx&#x2F;%cl,%edx&#x2F;%dx&#x2F;%dl中选取一个GCC认为合适的。</td>
</tr>
<tr>
<td>g</td>
<td>表示使用任意一个寄存器，由GCC在所有的可以使用的寄存器中选取一个GCC认为合适的。</td>
</tr>
<tr>
<td>q</td>
<td>表示使用一个通用寄存器，和约束r的意义相同。</td>
</tr>
<tr>
<td>a</td>
<td>表示使用%eax&#x2F;%ax&#x2F;%al</td>
</tr>
<tr>
<td>b</td>
<td>表示使用%ebx&#x2F;%bx&#x2F;%bl</td>
</tr>
<tr>
<td>c</td>
<td>表示使用%ecx&#x2F;%cx&#x2F;%cl</td>
</tr>
<tr>
<td>d</td>
<td>表示使用%edx&#x2F;%dx&#x2F;%dl</td>
</tr>
<tr>
<td>D</td>
<td>表示使用%edi&#x2F;%di</td>
</tr>
<tr>
<td>S</td>
<td>表示使用%esi&#x2F;%si</td>
</tr>
<tr>
<td>f</td>
<td>表示使用浮点寄存器</td>
</tr>
<tr>
<td>t</td>
<td>表示使用第一个浮点寄存器</td>
</tr>
<tr>
<td>u</td>
<td>表示使用第二个浮点寄存器</td>
</tr>
</tbody></table>
<table>
<thead>
<tr>
<th>分类</th>
<th>限定符</th>
<th>描述</th>
</tr>
</thead>
<tbody><tr>
<td>通用寄存器</td>
<td>“a”</td>
<td>将输入变量放入eax 这里有一个问题:假设eax已经被使用,那怎么办?其实很简单:因为GCC 知道eax 已经被使用,它在这段汇编代码的起始处插入一条语句pushl %eax,将eax 内容保存到堆栈,然 后在这段代码结束处再增加一条语句popl %eax,恢复eax的内容</td>
</tr>
<tr>
<td></td>
<td>“b”</td>
<td>将输入变量放入ebx</td>
</tr>
<tr>
<td></td>
<td>“c”</td>
<td>将输入变量放入ecx</td>
</tr>
<tr>
<td></td>
<td>“d”</td>
<td>将输入变量放入edx</td>
</tr>
<tr>
<td></td>
<td>“s”</td>
<td>将输入变量放入esi</td>
</tr>
<tr>
<td></td>
<td>“d”</td>
<td>将输入变量放入edi</td>
</tr>
<tr>
<td></td>
<td>“q”</td>
<td>将输入变量放入eax,ebx,ecx,edx中的一个</td>
</tr>
<tr>
<td></td>
<td>“r”</td>
<td>将输入变量放入通用寄存器,也就是eax,ebx,ecx,edx,esi,edi中的一个</td>
</tr>
<tr>
<td></td>
<td>“A”</td>
<td>把eax和edx合成一个64 位的寄存器(use long longs)</td>
</tr>
<tr>
<td>内存</td>
<td>“m”</td>
<td>内存变量</td>
</tr>
<tr>
<td></td>
<td>“o”</td>
<td>操作数为内存变量,但是其寻址方式是偏移量类型, 也即是基址寻址,或者是基址加变址寻址</td>
</tr>
<tr>
<td></td>
<td>“V”</td>
<td>操作数为内存变量,但寻址方式不是偏移量类型</td>
</tr>
<tr>
<td></td>
<td>“ “</td>
<td>操作数为内存变量,但寻址方式为自动增量</td>
</tr>
<tr>
<td></td>
<td>“p”</td>
<td>操作数是一个合法的内存地址(指针)</td>
</tr>
<tr>
<td>寄存器或内存</td>
<td>“g”</td>
<td>将输入变量放入eax,ebx,ecx,edx中的一个 或者作为内存变量</td>
</tr>
<tr>
<td></td>
<td>“X”</td>
<td>操作数可以是任何类型</td>
</tr>
<tr>
<td>立即数</td>
<td>“I”</td>
<td>0-31之间的立即数(用于32位移位指令)</td>
</tr>
<tr>
<td></td>
<td>“J”</td>
<td>0-63之间的立即数(用于64位移位指令)</td>
</tr>
<tr>
<td></td>
<td>“N”</td>
<td>0-255之间的立即数(用于out指令)</td>
</tr>
<tr>
<td></td>
<td>“i”</td>
<td>立即数</td>
</tr>
<tr>
<td></td>
<td>“n”</td>
<td>立即数,有些系统不支持除字以外的立即数, 这些系统应该使用”n”而不是”i”</td>
</tr>
<tr>
<td>匹配</td>
<td>“ 0 “,“1” …“9”</td>
<td>,	表示用它限制的操作数与某个指定的操作数匹配,也即该操作数就是指定的那个操作数,例如”0”去描述”%1”操作数,那么”%1”引用的其实就是”%0”操作数,注意作为限定符字母的0-9 与 指令中的”%0”-“%9”的区别,前者描述操作数,后者代表操作数。</td>
</tr>
<tr>
<td></td>
<td>&amp;;</td>
<td>该输出操作数不能使用过和输入操作数相同的寄存器</td>
</tr>
<tr>
<td>操作数类型</td>
<td>“&#x3D;”</td>
<td>操作数在指令中是只写的(输出操作数)</td>
</tr>
<tr>
<td></td>
<td>“+”</td>
<td>操作数在指令中是读写类型的(输入输出操作数)</td>
</tr>
<tr>
<td>浮点数</td>
<td>“f”</td>
<td>浮点寄存器</td>
</tr>
<tr>
<td></td>
<td>“t”</td>
<td>第一个浮点寄存器</td>
</tr>
<tr>
<td></td>
<td>“u”</td>
<td>第二个浮点寄存器</td>
</tr>
<tr>
<td></td>
<td>“G”</td>
<td>标准的80387浮点常数</td>
</tr>
<tr>
<td></td>
<td>%</td>
<td>该操作数可以和下一个操作数交换位置.例如addl的两个操作数可以交换顺序 (当然两个操作数都不能是立即数)</td>
</tr>
<tr>
<td></td>
<td>#</td>
<td>部分注释,从该字符到其后的逗号之间所有字母被忽略</td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>表示如果选用寄存器,则其后的字母被忽略</td>
</tr>
</tbody></table>
<h3 id="内存约束"><a href="#内存约束" class="headerlink" title="内存约束"></a>内存约束</h3><p>如果一个Input&#x2F;Output  操作表达式的C&#x2F;C++表达式表现为一个内存地址，不想借助于任何寄存器，则可以使用内存约束。比如：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">__asm__(&quot;lidt%0&quot;:&quot;=m&quot;(__idt_addr));</span><br><span class="line">__asm__(&quot;lidt%0&quot;::&quot;m&quot;(__idt_addr));</span><br></pre></td></tr></table></figure>

<table>
<thead>
<tr>
<th>修饰符</th>
<th>输入&#x2F;输出</th>
<th>意义</th>
</tr>
</thead>
<tbody><tr>
<td>&#x3D;</td>
<td>O</td>
<td>表示此Output操作表达式是Write-Only的。</td>
</tr>
</tbody></table>
<ul>
<li><pre><code>           | O               |表示此Output操作表达式是Read-Write的。
</code></pre>
</li>
</ul>
<p>&amp;                | O               |表示此Output操作表达式独占为其指定的寄存器。<br>%               | I                 |表示此Input  操作表达式中的C&#x2F;C++表达式可以和下一 个Input操作表达式中的C&#x2F;C++表达式互换</p>
<h3 id="例子"><a href="#例子" class="headerlink" title="例子"></a>例子</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">Static __inline__ void __set_bit(int nr, volatile void * addr)</span><br><span class="line">&#123;</span><br><span class="line">         __asm__(</span><br><span class="line">                         &quot;btsl %1,%0&quot;</span><br><span class="line">                         :&quot;=m&quot; (ADDR)</span><br><span class="line">                         :&quot;Ir&quot; (nr));</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>第一个占位符%0与C 语言变量ADDR对应,第二个占位符%1与C语言变量nr对应。因此上面的汇编语句代码与下面的伪代码等价:btsl nr, ADDR</p>
<h2 id="Clobber-Modify域存在”memory”的其他影响"><a href="#Clobber-Modify域存在”memory”的其他影响" class="headerlink" title="Clobber&#x2F;Modify域存在”memory”的其他影响"></a>Clobber&#x2F;Modify域存在”memory”的其他影响</h2><p>使用”memory”是向GCC声明内存发生了变化，而内存发生变化带来的影响并不止这一点。</p>
<p>例如：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">int main(int __argc, char* __argv[]) </span><br><span class="line">&#123; </span><br><span class="line">    int* __p = (int*)__argc; </span><br><span class="line">    (*__p) = 9999; </span><br><span class="line">    __asm__(&quot;&quot;:::&quot;memory&quot;); </span><br><span class="line">    if((*__p) == 9999) </span><br><span class="line">        return 5; </span><br><span class="line">    return (*__p); </span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>本例中，如果没有那条内联汇编语句，那个if语句的判断条件就完全是一句废话。GCC在优化时会意识到这一点，而直接只生成return 5的汇编代码，而不会再生成if语句的相关代码，而不会生成return (*__p)的相关代码。</p>
<p>但你加上了这条内联汇编语句，它除了声明内存变化之外，什么都没有做。</p>
<p>但GCC此时就不能简单的认为它不需要判断都知道 (*__p)一定与9999相等，它只有老老实实生成这条if语句的汇编代码，一起相关的两个return语句相关代码。</p>
<p>另外在linux内核中内存屏障也是基于它实现的include&#x2F;asm&#x2F;system.h中</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"># define barrier() _asm__volatile_(&quot;&quot;: : :&quot;memory&quot;)</span><br></pre></td></tr></table></figure>
<p>主要是保证程序的执行遵循顺序一致性。呵呵，有的时候你写代码的顺序，不一定是终执行的顺序，这个是处理器有关的。</p>
<h2 id="Linux-源码例子"><a href="#Linux-源码例子" class="headerlink" title="Linux 源码例子"></a>Linux 源码例子</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">static inline char * strcpy(char * dest, const char *src)</span><br><span class="line">&#123;</span><br><span class="line">	char *xdest = dest;</span><br><span class="line">	__asm__ __volatile__</span><br><span class="line">	(&quot;1: \tmoeb %1@+, %0@+\n\t&quot;   &quot;jne 1b&quot;  //这个冒号不是分隔符</span><br><span class="line">	: &quot;=a&quot; (dest) , &quot;=a&quot; (stc)</span><br><span class="line">	: &quot;0&quot;(dest), &quot;1&quot; (src)</span><br><span class="line">	 : &quot;memory&quot;);</span><br><span class="line">	return xdest;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<h2 id="需要进一步的研究学习"><a href="#需要进一步的研究学习" class="headerlink" title="需要进一步的研究学习"></a>需要进一步的研究学习</h2><p>暂无</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>暂无</p>
<h2 id="开题缘由、总结、反思、吐槽"><a href="#开题缘由、总结、反思、吐槽" class="headerlink" title="开题缘由、总结、反思、吐槽~~"></a>开题缘由、总结、反思、吐槽~~</h2><h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/yi412/article/details/80846083">https://blog.csdn.net/yi412/article/details/80846083</a></p>
<p><a target="_blank" rel="noopener" href="https://www.cnblogs.com/elnino/p/4313340.html">https://www.cnblogs.com/elnino/p/4313340.html</a></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-08-13T16:00:00.000Z" title="8/13/2022, 4:00:00 PM">2022-08-13</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.818Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">15 minutes read (About 2203 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/08/13/Work/software/perf/vtuneAssembly/">Vtune Assembly Analysis</a></p><div class="content"><h2 id="超算机器用vtune的命令行文件分析"><a href="#超算机器用vtune的命令行文件分析" class="headerlink" title="超算机器用vtune的命令行文件分析"></a>超算机器用vtune的命令行文件分析</h2><ol>
<li><p>首先找到vtune程序</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">&gt; module load intel/2022.1                                    </span><br><span class="line">&gt; <span class="built_in">which</span> icc                                                        </span><br><span class="line">/public1/soft/oneAPI/2022.1/compiler/latest/linux/bin/intel64/icc                          </span><br><span class="line">&gt; <span class="built_in">cd</span> /public1/soft/oneAPI/2022.1  </span><br><span class="line">&gt; find . -executable -<span class="built_in">type</span> f -name <span class="string">&quot;*vtune*&quot;</span></span><br><span class="line">./vtune/2022.0.0/bin64/vtune-worker-crash-reporter</span><br><span class="line">./vtune/2022.0.0/bin64/vtune-gui.desktop</span><br><span class="line">./vtune/2022.0.0/bin64/vtune-gui</span><br><span class="line">./vtune/2022.0.0/bin64/vtune-agent</span><br><span class="line">./vtune/2022.0.0/bin64/vtune-self-checker.sh</span><br><span class="line">./vtune/2022.0.0/bin64/vtune-backend</span><br><span class="line">./vtune/2022.0.0/bin64/vtune-worker</span><br><span class="line">./vtune/2022.0.0/bin64/vtune</span><br><span class="line">./vtune/2022.0.0/bin64/vtune-set-perf-caps.sh</span><br></pre></td></tr></table></figure>
</li>
<li><p><code>vtune-gui</code>获取可执行命令</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">/opt/intel/oneapi/vtune/2021.1.1/bin64/vtune -collect hotspots -knob enable-stack-collection=<span class="literal">true</span> -knob stack-size=4096 -data-limit=1024000 -app-working-dir /home/shaojiemike/github/IPCC2022first/build/bin -- /home/shaojiemike/github/IPCC2022first/build/bin/pivot /home/shaojiemike/github/IPCC2022first/src/uniformvector-2dim-5h.txt</span><br></pre></td></tr></table></figure>
</li>
<li><p>编写<code>sbatch_vtune.sh</code></p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#!/bin/bash</span></span><br><span class="line"><span class="comment">#SBATCH -o ./slurmlog/job_%j_rank%t_%N_%n.out</span></span><br><span class="line"><span class="comment">#SBATCH -p IPCC</span></span><br><span class="line"><span class="comment">#SBATCH -t 15:00</span></span><br><span class="line"><span class="comment">#SBATCH --nodes=1</span></span><br><span class="line"><span class="comment">#SBATCH --exclude=</span></span><br><span class="line"><span class="comment">#SBATCH --cpus-per-task=64</span></span><br><span class="line"><span class="comment">#SBATCH --mail-type=FAIL</span></span><br><span class="line"><span class="comment">#SBATCH --mail-user=ta1ly@mail.ustc.edu.cn</span></span><br><span class="line"></span><br><span class="line"><span class="built_in">source</span> /public1/soft/modules/module.sh</span><br><span class="line">module purge</span><br><span class="line"></span><br><span class="line">module load intel/2022.1</span><br><span class="line"></span><br><span class="line"><span class="built_in">logname</span>=vtune</span><br><span class="line"><span class="built_in">export</span> OMP_PROC_BIND=close; <span class="built_in">export</span> OMP_PLACES=cores</span><br><span class="line"><span class="comment"># ./pivot |tee ./log/$logname</span></span><br><span class="line">/public1/soft/oneAPI/2022.1/vtune/2022.0.0/bin64/vtune -collect hotspots -knob enable-stack-collection=<span class="literal">true</span> -knob stack-size=4096 -data-limit=1024000 -app-working-dir /public1/home/ipcc22_0029/shaojiemike/slurm -- /public1/home/ipcc22_0029/shaojiemike/slurm/pivot /public1/home/ipcc22_0029/shaojiemike/slurm/uniformvector-2dim-5h.txt |<span class="built_in">tee</span> ./log/<span class="variable">$logname</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>log文件如下，但是将生成的trace文件<code>r000hs</code>导入识别不了AMD</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line">&gt; <span class="built_in">cat</span> <span class="built_in">log</span>/vtune</span><br><span class="line">dim = 2, n = 500, k = 2</span><br><span class="line">Using time : 452.232000 ms</span><br><span class="line">max : 143 351 58880.823709</span><br><span class="line">min : 83 226 21884.924801</span><br><span class="line">Elapsed Time: 0.486s</span><br><span class="line">   CPU Time: 3.540s</span><br><span class="line">      Effective Time: 3.540s</span><br><span class="line">      Spin Time: 0s</span><br><span class="line">      Overhead Time: 0s</span><br><span class="line">   Total Thread Count: 8</span><br><span class="line">   Paused Time: 0s</span><br><span class="line"></span><br><span class="line">Top Hotspots</span><br><span class="line">Function         Module  CPU Time  % of CPU Time(%)</span><br><span class="line">---------------  ------  --------  ----------------</span><br><span class="line">SumDistance      pivot     0.940s             26.6%</span><br><span class="line">_mm256_add_pd    pivot     0.540s             15.3%</span><br><span class="line">_mm256_and_pd    pivot     0.320s              9.0%</span><br><span class="line">_mm256_loadu_pd  pivot     0.300s              8.5%</span><br><span class="line">Combination      pivot     0.250s              7.1%</span><br><span class="line">[Others]         N/A       1.190s             33.6%</span><br></pre></td></tr></table></figure>
<p><img src="https://pic.shaojiemike.top/img/20220731223945.png"></p>
</li>
</ol>
<h3 id="汇编"><a href="#汇编" class="headerlink" title="汇编"></a>汇编</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">objdump -Sd ../build/bin/pivot &gt; pivot1.s</span><br><span class="line">gcc -S -O3 -fverbose-asm ../src/pivot.c -o pivot_O1.s</span><br></pre></td></tr></table></figure>

<h2 id="汇编分析技巧"><a href="#汇编分析技巧" class="headerlink" title="汇编分析技巧"></a>汇编分析技巧</h2><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/thisinnocence/article/details/80767776">https://blog.csdn.net/thisinnocence/article/details/80767776</a></p>
<h2 id="如何设置GNU和Intel汇编语法"><a href="#如何设置GNU和Intel汇编语法" class="headerlink" title="如何设置GNU和Intel汇编语法"></a>如何设置GNU和Intel汇编语法</h2><p><img src="https://pic.shaojiemike.top/img/20220725221103.png"><br><img src="https://pic.shaojiemike.top/img/20220725221213.png"></p>
<h2 id="vtune汇编实例"><a href="#vtune汇编实例" class="headerlink" title="vtune汇编实例"></a>vtune汇编实例</h2><p>(没有开O3，默认值)</p>
<p><img src="https://pic.shaojiemike.top/img/20220725220142.png"><br>偏移 -64 是k</p>
<p>-50 是ki</p>
<p><img src="https://pic.shaojiemike.top/img/20220725220301.png"><br>CDQE复制EAX寄存器双字的符号位(bit 31)到RAX的高32位。</p>
<p><img src="https://pic.shaojiemike.top/img/20220725220351.png"></p>
<p>这里的movsdq的q在intel里的64位，相当于使用了128位的寄存器，做了64位的事情，并没有自动向量化。</p>
<p><img src="https://pic.shaojiemike.top/img/20220725215938.png"></p>
<h2 id="生成带代码注释的O3汇编代码"><a href="#生成带代码注释的O3汇编代码" class="headerlink" title="生成带代码注释的O3汇编代码"></a>生成带代码注释的O3汇编代码</h2><p>如果想把 C 语言变量的名称作为汇编语言语句中的注释，可以加上 <code>-fverbose-asm</code> 选项：</p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">gcc -S -O3 -fverbose-asm ../src/pivot.c -o pivot_O1.s</span><br></pre></td></tr></table></figure>

<figure class="highlight x86asm"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="symbol">.L15:</span></span><br><span class="line"># ../src/pivot<span class="number">.</span>c:<span class="number">38</span>:                 double dis = <span class="keyword">fabs</span>(rebuiltCoordFirst - rebuiltCoordSecond)<span class="comment">;</span></span><br><span class="line">   <span class="keyword">movsd</span> (%rax), %xmm0 # MEM[base: _15, offset: <span class="number">0B</span>], MEM[base: _15, offset: <span class="number">0B</span>]</span><br><span class="line">   <span class="keyword">subsd</span> (%rax,%rdx,<span class="number">8</span>), %xmm0 # MEM[base: _15, index: _21, step: <span class="number">8</span>, offset: <span class="number">0B</span>], tmp226</span><br><span class="line">   addq <span class="number">$8</span>, %rax #, ivtmp<span class="number">.66</span></span><br><span class="line"># ../src/pivot<span class="number">.</span>c:<span class="number">38</span>:                 double dis = <span class="keyword">fabs</span>(rebuiltCoordFirst - rebuiltCoordSecond)<span class="comment">;</span></span><br><span class="line">   <span class="keyword">andpd</span> %xmm2, %xmm0 # tmp235, dis</span><br><span class="line">   <span class="keyword">maxsd</span> %xmm1, %xmm0 # chebyshev, dis</span><br><span class="line">   <span class="keyword">movapd</span> %xmm0, %xmm1 # dis, chebyshev</span><br><span class="line"># ../src/pivot<span class="number">.</span>c:<span class="number">35</span>:             for(ki=<span class="number">0</span><span class="comment">; ki&lt;k; ki++)&#123;</span></span><br><span class="line">   cmpq %rax, %rcx # ivtmp<span class="number">.66</span>, _115</span><br><span class="line">   <span class="keyword">jne</span> .L15 #,</span><br><span class="line"><span class="symbol">.L19:</span></span><br><span class="line"># ../src/pivot<span class="number">.</span>c:<span class="number">32</span>:         for(j=i+<span class="number">1</span><span class="comment">; j&lt;n; j++)&#123;</span></span><br><span class="line">   addl <span class="number">$1</span>, %esi #, j</span><br><span class="line"># ../src/pivot<span class="number">.</span>c:<span class="number">41</span>:             chebyshevSum += chebyshev<span class="comment">;</span></span><br><span class="line">   <span class="keyword">addsd</span> %xmm1, %xmm4 # chebyshev, &lt;retval&gt;</span><br><span class="line">   addl %r14d, %edi # k, ivtmp<span class="number">.75</span></span><br><span class="line"># ../src/pivot<span class="number">.</span>c:<span class="number">32</span>:         for(j=i+<span class="number">1</span><span class="comment">; j&lt;n; j++)&#123;</span></span><br><span class="line">   cmpl %esi, %r15d # j, n</span><br><span class="line">   <span class="keyword">jg</span> .L13 #,</span><br><span class="line"># ../src/pivot<span class="number">.</span>c:<span class="number">32</span>:         for(j=i+<span class="number">1</span><span class="comment">; j&lt;n; j++)&#123;</span></span><br><span class="line">   addl <span class="number">$1</span>, %r10d #, j</span><br><span class="line"># ../src/pivot<span class="number">.</span>c:<span class="number">32</span>:         for(j=i+<span class="number">1</span><span class="comment">; j&lt;n; j++)&#123;</span></span><br><span class="line">   cmpl %r10d, %r15d # j, n</span><br><span class="line">   <span class="keyword">jne</span> .L16 #,</span><br></pre></td></tr></table></figure>

<h2 id="vtune-O3汇编分析"><a href="#vtune-O3汇编分析" class="headerlink" title="vtune O3汇编分析"></a>vtune O3汇编分析</h2><p>原本以为O3是看不了原代码与汇编的对应关系的，但实际可以<code>-g -O3</code> 是不冲突的。</p>
<h3 id="指令的精简合并"><a href="#指令的精简合并" class="headerlink" title="指令的精简合并"></a>指令的精简合并</h3><ol>
<li>访存指令的合并</li>
<li><img src="https://pic.shaojiemike.top/img/20220726131315.png"><ol>
<li>将<code>r9</code> mov到 <code>rax</code>里，<ol>
<li>又<code>leaq (%r12,%r8,8), %r9</code>。其中<code>r12</code>是<code>rebuiltCoord</code>,所以<code>r8</code>原本存储的是<code>[i*k]</code>的值</li>
<li><code>rax</code>是<code>rebuiltCoord+[i*k]</code>的地址，由于和i有关，index的计算在外层就计算好了。</li>
</ol>
</li>
<li><code>rdx</code>的值减去<code>r8</code>存储在<code>rdx</code>里<ol>
<li><code>rdx</code>原本存储的是<code>[j*k]</code>的地址</li>
<li><code>r8</code>原本存储的是<code>[i*k]</code>的值</li>
<li><code>rdx</code>之后存储的是<code>[(j-i)*k]</code>的地址</li>
</ol>
</li>
<li><code>data16 nop</code>是为了对齐插入的nop</li>
</ol>
</li>
<li><img src="https://pic.shaojiemike.top/img/20220726135136.png"><ol>
<li>值得注意的是取最大值操作，这里变成了<code>maxsd</code></li>
<li><code>xmm0</code>是<code>缓存值</code></li>
<li><code>xmm1</code>是<code>chebyshev</code></li>
<li><code>xmm2</code>是<code>fabs的掩码</code></li>
<li><code>xmm4</code>是<code>chebyshevSum</code></li>
</ol>
</li>
</ol>
<h3 id="自动循环展开形成流水"><a href="#自动循环展开形成流水" class="headerlink" title="自动循环展开形成流水"></a>自动循环展开形成流水</h3><ol>
<li><img src="https://pic.shaojiemike.top/img/20220726140445.png"><ol>
<li><code>r14d</code>存储<code>k</code>的值，所以<code>edi</code>存储<code>j*k</code>值</li>
<li>Block22后的指令验证了<code>rdx</code>原本存储的是<code>[j*k]</code>的地址</li>
</ol>
</li>
<li><img src="https://pic.shaojiemike.top/img/20220726141434.png"><ol>
<li>最外层循环</li>
<li>因为<code>r14d</code>存储<code>k</code>的值，<code>r8</code>和<code>r11d</code>存储了<code>i*k</code>的值</li>
</ol>
</li>
</ol>
<p>从汇编看不出有该操作，需要开启编译选项</p>
<h3 id="自动向量化"><a href="#自动向量化" class="headerlink" title="自动向量化"></a>自动向量化</h3><p>从汇编看不出有该操作，需要开启编译选项</p>
<h3 id="自动数据预取"><a href="#自动数据预取" class="headerlink" title="自动数据预取"></a>自动数据预取</h3><p>从汇编看不出有该操作，需要开启编译选项</p>
<h3 id="问题"><a href="#问题" class="headerlink" title="问题"></a>问题</h3><p>为什么求和耗时这么多<br><img src="https://pic.shaojiemike.top/img/20220726142524.png"></p>
<h2 id="添加向量化选项"><a href="#添加向量化选项" class="headerlink" title="添加向量化选项"></a>添加向量化选项</h2><p>gcc</p>
<h3 id="Baseline"><a href="#Baseline" class="headerlink" title="Baseline"></a>Baseline</h3><p><img src="https://pic.shaojiemike.top/img/20220726190206.png"></p>
<h3 id="mavx2-march-core-avx2"><a href="#mavx2-march-core-avx2" class="headerlink" title="-mavx2 -march&#x3D;core-avx2"></a>-mavx2 -march&#x3D;core-avx2</h3><p><img src="https://pic.shaojiemike.top/img/20220726190342.png"></p>
<ol>
<li>阅读文档, 虽然全部变成了<code>vmov，vadd</code>的操作，但是实际还是64位的工作。<ol>
<li>这点<code>add rax, 0x8</code>没有变成<code>add rax, 0x16</code>可以体现</li>
<li>但是avx2不是256位的向量化吗？用的还是xmm0这类的寄存器。</li>
</ol>
</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">VADDSD (VEX.128 encoded version)</span><br><span class="line">DEST[63:0] := SRC1[63:0] + SRC2[63:0]</span><br><span class="line">DEST[127:64] := SRC1[127:64]</span><br><span class="line">DEST[MAXVL-1:128] := 0</span><br><span class="line"></span><br><span class="line">ADDSD (128-bit Legacy SSE version)</span><br><span class="line">DEST[63:0] := DEST[63:0] + SRC[63:0]</span><br><span class="line">DEST[MAXVL-1:64] (Unmodified)</span><br></pre></td></tr></table></figure>

<h3 id="march-skylake-avx512"><a href="#march-skylake-avx512" class="headerlink" title="-march&#x3D;skylake-avx512"></a>-march&#x3D;skylake-avx512</h3><p>汇编代码表面没变，但是快了10s(49s - 39s)</p>
<p>下图是avx2的<br><img src="https://pic.shaojiemike.top/img/20220726194928.png"><br>下图是avx512的<br><img src="https://pic.shaojiemike.top/img/20220726193836.png"></p>
<p>猜测注意原因是</p>
<ol>
<li>nop指令导致代码没对齐</li>
<li>不太可能和红框里的代码顺序有关</li>
</ol>
<h2 id="添加数据预取选项"><a href="#添加数据预取选项" class="headerlink" title="添加数据预取选项"></a>添加数据预取选项</h2><h3 id="判断机器是否支持"><a href="#判断机器是否支持" class="headerlink" title="判断机器是否支持"></a>判断机器是否支持</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">lscpu|grep pref</span><br><span class="line">3dnowprefetch //3DNow prefetch instructions</span><br></pre></td></tr></table></figure>

<p>应该是支持的</p>
<h3 id="汇编分析"><a href="#汇编分析" class="headerlink" title="汇编分析"></a>汇编分析</h3><p>虽然时间基本没变，主要是对主体循环没有进行预取操作，对其余循环(热点占比少的)有重新调整。如下图增加了预取指令<br><img src="https://pic.shaojiemike.top/img/20220726201240.png"></p>
<h2 id="添加循环展开选项"><a href="#添加循环展开选项" class="headerlink" title="添加循环展开选项"></a>添加循环展开选项</h2><p>变慢很多(39s -&gt; 55s)</p>
<h3 id="funroll-loops"><a href="#funroll-loops" class="headerlink" title="-funroll-loops"></a>-funroll-loops</h3><p>汇编实现，在最内层循环根据k的值直接跳转到对应的展开块，这里k是2。<br><img src="https://pic.shaojiemike.top/img/20220726214111.png"><br>默认是展开了8层，这应该和xmm寄存器总数有关<br><img src="https://pic.shaojiemike.top/img/20220726214335.png"></p>
<h3 id="分析原因"><a href="#分析原因" class="headerlink" title="分析原因"></a>分析原因</h3><ol>
<li>循环展开的核心是形成计算和访存的流水<ol>
<li>不是简单的少几个跳转指令</li>
<li>这种简单堆叠循环核心的循环展开，并不能形成流水。所以时间不会减少</li>
</ol>
</li>
<li>但是完全无法解释循环控制的时间增加<ol>
<li><img src="https://pic.shaojiemike.top/img/20220726221451.png"></li>
<li>比如图中cmp的次数应该减半了，时间反而翻倍了</li>
</ol>
</li>
</ol>
<h2 id="手动分块"><a href="#手动分块" class="headerlink" title="手动分块"></a>手动分块</h2><p>由于数据L1能全部存储下，没有提升</p>
<h2 id="手动数据预取"><a href="#手动数据预取" class="headerlink" title="手动数据预取"></a>手动数据预取</h2><p>并没有形成想象中预取的流水。每512位取，还有重复。</p>
<p><img src="https://pic.shaojiemike.top/img/20220727162255.png"><br>每次预取一个Cache Line，后面两条指令预取的数据还有重复部分(导致时间增加 39s-&gt;61s)</p>
<p><img src="https://pic.shaojiemike.top/img/20220727163228.png"><br>想预取全部，循环每次预取了512位&#x3D;64字节</p>
<h2 id="手动向量化"><a href="#手动向量化" class="headerlink" title="手动向量化"></a>手动向量化</h2><h3 id="avx2"><a href="#avx2" class="headerlink" title="avx2"></a>avx2</h3><p>（能便于编译器自动展开来使用所有的向量寄存器,avx2</p>
<p>39s -&gt; 10s -&gt; 8.4s 编译器</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line">for(i=0; i&lt;n-blockSize; i+=blockSize)&#123;</span><br><span class="line">   for(j=i+blockSize; j&lt;n-blockSize; j+=blockSize)&#123;</span><br><span class="line">      for(ii=i; ii&lt;i+blockSize; ii++)&#123;</span><br><span class="line">            __m256d vi1 = _mm256_broadcast_sd(&amp;rebuiltCoord[0*n+ii]);</span><br><span class="line">            __m256d vi2 = _mm256_broadcast_sd(&amp;rebuiltCoord[1*n+ii]);</span><br><span class="line">               </span><br><span class="line">            __m256d vj11 = _mm256_loadu_pd(&amp;rebuiltCoord[0*n+j]); //读取4个点</span><br><span class="line">            __m256d vj12 = _mm256_loadu_pd(&amp;rebuiltCoord[1*n+j]);</span><br><span class="line"></span><br><span class="line">            __m256d vj21 = _mm256_loadu_pd(&amp;rebuiltCoord[0*n+j+4]); //读取4个点</span><br><span class="line">            __m256d vj22 = _mm256_loadu_pd(&amp;rebuiltCoord[1*n+j+4]);</span><br><span class="line"></span><br><span class="line">            vj11 = _mm256_and_pd(_mm256_sub_pd(vi1,vj11), vDP_SIGN_Mask);</span><br><span class="line">            vj12 = _mm256_and_pd(_mm256_sub_pd(vi2,vj12), vDP_SIGN_Mask);</span><br><span class="line"></span><br><span class="line">            vj21 = _mm256_and_pd(_mm256_sub_pd(vi1,vj21), vDP_SIGN_Mask);</span><br><span class="line">            vj22 = _mm256_and_pd(_mm256_sub_pd(vi2,vj22), vDP_SIGN_Mask);</span><br><span class="line"></span><br><span class="line">            __m256d tmp = _mm256_add_pd(_mm256_max_pd(vj11,vj12), _mm256_max_pd(vj21,vj22));</span><br><span class="line">            _mm256_storeu_pd(vchebyshev1, tmp);</span><br><span class="line"></span><br><span class="line">            chebyshevSum += vchebyshev1[0] + vchebyshev1[1] + vchebyshev1[2] + vchebyshev1[3];</span><br><span class="line"></span><br><span class="line">            // for(jj=j; jj&lt;j+blockSize; jj++)&#123;</span><br><span class="line">            //     double chebyshev = 0;</span><br><span class="line">            //     int ki;</span><br><span class="line">            //     for(ki=0; ki&lt;k; ki++)&#123;</span><br><span class="line">            //         double dis = fabs(rebuiltCoord[ki*n + ii] - rebuiltCoord[ki*n + jj]);</span><br><span class="line">            //         chebyshev = dis&gt;chebyshev ? dis : chebyshev;</span><br><span class="line">            //     &#125;</span><br><span class="line">            //     chebyshevSum += chebyshev;</span><br><span class="line">            // &#125;</span><br><span class="line">      &#125;</span><br><span class="line">   &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>明明展开了一次，但是编译器继续展开了，总共8次。用满了YMM 16个向量寄存器。</p>
<p>下图是avx512，都出现寄存器<code>ymm26</code>了。<br><img src="https://pic.shaojiemike.top/img/20220728204812.png"></p>
<p><code>vhaddpd</code>是水平的向量内加法指令</p>
<h3 id="avx512"><a href="#avx512" class="headerlink" title="avx512"></a>avx512</h3><p>当在avx512的情况下展开4次，形成了相当工整的代码。</p>
<ol>
<li>向量用到了寄存器<code>ymm18</code>，估计只能展开到6次了。<ol>
<li>avx2 应该寄存器不够<br><img src="https://pic.shaojiemike.top/img/20220729102432.png"></li>
</ol>
</li>
</ol>
<p>最后求和的处理，编译器首先识别出了，不需要实际store。还是在寄存器层面完成了计算。并且通过三次add和两次数据 移动指令自动实现了二叉树型求和。<br><img src="https://pic.shaojiemike.top/img/490591d3247248b05ab6a4c9ac79929.jpg"></p>
<p>avx2 寄存器不够会出现下面的情况。</p>
<h2 id="avx求和的更快速归约"><a href="#avx求和的更快速归约" class="headerlink" title="avx求和的更快速归约"></a>avx求和的更快速归约</h2><p>假如硬件存在四个一起归约的就好了，但是对于底层元件可能过于复杂了。</p>
<p><img src="https://pic.shaojiemike.top/img/20220729132206.png"><br><img src="https://pic.shaojiemike.top/img/20220729133155.png"></p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">__m256d _mm256_hadd_pd (__m256d a, __m256d b);</span><br><span class="line">VEXTRACTF128 __m128d _mm256_extractf128_pd (__m256d a, int offset);</span><br></pre></td></tr></table></figure>

<p><img src="https://pic.shaojiemike.top/img/c4bbaddb021d23d7be7b92dfa448bc7.jpg"><br>如果可以实现会节约一次数据移动和一次数据add。没有分析两种情况的寄存器依赖。可能依赖长度是一样的，导致优化后时间反而增加一点。</p>
<p><img src="https://pic.shaojiemike.top/img/20220729144311.png"></p>
<p>对于int还有这种实现<br><img src="https://pic.shaojiemike.top/img/20220729132834.png"><br><img src="https://pic.shaojiemike.top/img/20220729133019.png"></p>
<h3 id="将横向归约全部提取到外面"><a href="#将横向归约全部提取到外面" class="headerlink" title="将横向归约全部提取到外面"></a>将横向归约全部提取到外面</h3><p>并且将j的循环展开变成i的循环展开</p>
<p><img src="https://pic.shaojiemike.top/img/20220729190050.png"></p>
<h2 id="手动向量化-手动循环展开？"><a href="#手动向量化-手动循环展开？" class="headerlink" title="手动向量化+手动循环展开？"></a>手动向量化+手动循环展开？</h2><p>支持的理由：打破了循环间的壁垒，编译器会识别出无效中间变量，在for的jump指令划出的基本块内指令会乱序执行，并通过寄存器重命名来形成最密集的计算访存流水。</p>
<p>不支持的理由：如果编译器为了形成某一指令的流水，占用了太多资源。导致需要缓存其他结果（比如，向量寄存器不够，反而需要额外的指令来写回，和产生延迟。</p>
<p>理想的平衡: 在不会达到资源瓶颈的情况下展开。</p>
<h3 id="支持的分析例子"><a href="#支持的分析例子" class="headerlink" title="支持的分析例子"></a>支持的分析例子</h3><p>手动展开后，识别出来了连续的访存应该在一起进行，并自动调度。将+1的偏移编译器提前计算了。<br><img src="https://pic.shaojiemike.top/img/20220806153455.png"></p>
<p>如果写成macro define,可以发现编译器自动重排了汇编。<br><img src="https://pic.shaojiemike.top/img/20220808183850.png"></p>
<h3 id="不支持的分析例子"><a href="#不支持的分析例子" class="headerlink" title="不支持的分析例子"></a>不支持的分析例子</h3><p>avx2可以看出有写回的操作，把值从内存读出来压入栈中。<br><img src="https://pic.shaojiemike.top/img/20220806155318.png"></p>
<p>寄存器足够时没有这种问题<br><img src="https://pic.shaojiemike.top/img/20220806155437.png"></p>
<h3 id="寻找理想的展开次数"><a href="#寻找理想的展开次数" class="headerlink" title="寻找理想的展开次数"></a>寻找理想的展开次数</h3><p>由于不同代码对向量寄存器的使用次数不同，不同机器的向量寄存器个数和其他资源数不同。汇编也难以分析。在写好单次循环之后，最佳的展开次数需要手动测量。如下图，6次应该是在不会达到资源瓶颈的情况下展开来获得最大流水。<br><img src="https://pic.shaojiemike.top/img/20220806190954.png"></p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">for(j=beginJ; j&lt;n-jBlockSize; j+=jBlockSize)&#123;  /</span><br><span class="line">//展开jBlockSize次</span><br><span class="line">&#125;</span><br><span class="line">for(jj=j; jj&lt;n; jj++)&#123;  //j初始值继承自上面的循环</span><br><span class="line">//正常单次</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>由于基本块内乱序执行，代码的顺序也不重要。<br>加上寄存器重命名来形成流水的存在，寄存器名也不重要。当然数据依赖还是要正确。</p>
<h3 id="对于两层循环的双层手动展开"><a href="#对于两层循环的双层手动展开" class="headerlink" title="对于两层循环的双层手动展开"></a>对于两层循环的双层手动展开</h3><p>思路： 外层多load数据到寄存器，但是运行的任何时候也不要超过寄存器数量的上限（特别注意在内层循环运行一遍到末尾时）。<br><img src="https://pic.shaojiemike.top/img/20220806204942.png"><br>左图外层load了8个寄存器，但是右边只有2个。</p>
<p>特别注意在内层循环运行一遍到末尾时：<br><img src="https://pic.shaojiemike.top/img/20220806210453.png"><br>如图，黄框就有16个了。</p>
<h3 id="注意load的速度也有区别"><a href="#注意load的速度也有区别" class="headerlink" title="注意load的速度也有区别"></a>注意load的速度也有区别</h3><p>所以内层调用次数多，尽量用快的</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">_mm256_loadu_ps &gt;&gt; _mm256_broadcast_ss &gt; _mm256_set_epi16</span><br><span class="line">0.04 &gt;&gt; 0.5</span><br></pre></td></tr></table></figure>

<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">vsub  vmax    ps 0.02      Latency 4</span><br><span class="line">vand                       Latency 1</span><br><span class="line"></span><br><span class="line">vadd              ps 0.80              Throughput 0.5</span><br><span class="line">vhadd                      Latency 7</span><br><span class="line">vcvtps2pd            2.00  Latency 7</span><br><span class="line">vextractf128         0.50  Latency 3</span><br></pre></td></tr></table></figure>

<p>|指令|精度|时间(吞吐延迟和实际依赖导致)|Latency|Throughput<br>|-|-|-|-|-|-|<br>|_mm256_loadu_ps &#x2F;_mm256_broadcast_ss|||7|0.5<br>|vsub vmax |     ps| 0.02   |   4|0.5<br>vand      ||0.02|                1|0.33<br>vadd              |ps |0.80   |4| 0.5<br>vhadd              ||0.8| 7|2<br>vcvtps2pd         ||   2.00  | 7|1<br>vextractf128        || 0.50  | 3|1</p>
<h3 id="向量化double变单精度没有提升"><a href="#向量化double变单精度没有提升" class="headerlink" title="向量化double变单精度没有提升"></a>向量化double变单精度没有提升</h3><p><img src="https://pic.shaojiemike.top/img/20220811011442.png"></p>
<p>17条avx计算 5load 2cvt 2extract</p>
<p><img src="https://pic.shaojiemike.top/img/20220811012833.png"></p>
<table>
<thead>
<tr>
<th>单位时间</th>
<th>avx计算</th>
<th>load</th>
<th>cvt</th>
<th>extract</th>
</tr>
</thead>
<tbody><tr>
<td></td>
<td>2.33</td>
<td>3.68</td>
<td>12.875</td>
<td>4.1</td>
</tr>
</tbody></table>
<p>可见类型转换相当耗费时间，最好在循环外，精度不够，每几次循环做一次转换。</p>
<h2 id="GCC编译器优化"><a href="#GCC编译器优化" class="headerlink" title="GCC编译器优化"></a>GCC编译器优化</h2><p>-march&#x3D;skylake-avx512是一条指令<br><img src="https://pic.shaojiemike.top/img/20220806154101.png"></p>
<p>-mavx2 是两条指令</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">vmovupd xmm7, xmmword ptr [rdx+rsi*8]</span><br><span class="line">vinsertf128 ymm1, ymm7, xmmword ptr [rdx+rsi*8+0x10], 0x1</span><br></pre></td></tr></table></figure>

<p>原因是<a target="_blank" rel="noopener" href="https://stackoverflow.com/questions/52626726/why-doesnt-gcc-resolve-mm256-loadu-pd-as-single-vmovupd">不对齐的访存在老架构上可能更快</a></p>
<h2 id="O3对于核心已经向量化的代码还有加速吗？"><a href="#O3对于核心已经向量化的代码还有加速吗？" class="headerlink" title="O3对于核心已经向量化的代码还有加速吗？"></a>O3对于核心已经向量化的代码还有加速吗？</h2><p>将IPCC初赛的代码去掉O3发现还是慢了10倍。</p>
<p><img src="https://pic.shaojiemike.top/img/20220814195555.png"></p>
<p>为什么连汇编函数调用也慢这么多呢？</p>
<p>这个不开O3的编译器所属有点弱智了，一条指令的两个操作数竟然在<code>rbp</code>的栈里存来存去的。<br><img src="https://pic.shaojiemike.top/img/20220814200435.png"></p>
<h2 id="需要进一步的研究学习"><a href="#需要进一步的研究学习" class="headerlink" title="需要进一步的研究学习"></a>需要进一步的研究学习</h2><p>暂无</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>暂无</p>
<h2 id="开题缘由、总结、反思、吐槽"><a href="#开题缘由、总结、反思、吐槽" class="headerlink" title="开题缘由、总结、反思、吐槽~~"></a>开题缘由、总结、反思、吐槽~~</h2><h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><div id='refer-anchor'></div>
无
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-07-05T07:25:27.000Z" title="7/5/2022, 7:25:27 AM">2022-07-05</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.798Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">6 minutes read (About 880 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/07/05/Work/Architecture/PIM/processInMem/">Processing In/near Memory</a></p><div class="content"><h2 id="缘由"><a href="#缘由" class="headerlink" title="缘由"></a>缘由</h2><ol>
<li>指令为中心，数据移动带来的功耗墙，性能墙</li>
<li>内存计算的经典模式<ol>
<li>3D的内存技术<ol>
<li>Through silicon vias</li>
</ol>
</li>
<li>ReRAM 新型结构</li>
</ol>
</li>
</ol>
<h2 id="PIM分类"><a href="#PIM分类" class="headerlink" title="PIM分类"></a>PIM分类</h2><ol>
<li><p>按照PIM core和memory的距离分类<br><img src="https://pic.shaojiemike.top/img/20220705162743.png"></p>
</li>
<li><p>新的内存工艺使得内存的最小电路单元具有计算能力(忆阻器)</p>
</li>
<li><p>基于现有的商业DRAM和处理器的设计(加速的上限低一些，但是落地推广应用的阻力也越小, 应用范围更广，编程困难低)</p>
</li>
<li><p>基于3D堆叠memory(HMC)的设计（Starting from HMC 2.0, it supports the execution of<br>18 atomic operations in its logic layer.）<img src="https://pic.shaojiemike.top/img/20221010172916.png"></p>
<ol>
<li>在每个最小存储单元融入计算能力(可以结合忆阻器)</li>
<li>完整的处理器核，有cache hierarchy</li>
<li>简单一点的应用相关的硬件计算单元</li>
<li>或者更简单的Functional Units (FUs)<img src="https://pic.shaojiemike.top/img/20221010173231.png"><img src="https://pic.shaojiemike.top/img/20221010173316.png"><img src="https://pic.shaojiemike.top/img/20221010173549.png"></li>
</ol>
</li>
</ol>
<h2 id="关键技术"><a href="#关键技术" class="headerlink" title="关键技术"></a>关键技术</h2><ol>
<li>传统器件<ol>
<li>地址翻译<ol>
<li>三种不同解决思路<ol>
<li>全部由CPU负责指令的发射和翻译</li>
<li>使能PIM侧页表管理，翻译机制</li>
<li>物理地址空间隔离（交互时需要拷贝），PIM独立管理地址空间</li>
</ol>
</li>
</ol>
</li>
<li>数据映射<ol>
<li>物理内存地址排列的冲突（比如 GPUbank）<ol>
<li>CPU高带宽访存（会把数据分散来实现高带宽） vs PIM空间局部性(连续数据会跨多个颗粒)</li>
</ol>
</li>
<li>纯软件方案或者软硬件结合大方案</li>
</ol>
</li>
<li>安全性<ol>
<li>物理内存被暴露在PIM core下，需要新的机制来确保内存安全。</li>
</ol>
</li>
<li>数据一致性<ol>
<li>现有一致性协议拓展差</li>
<li>核数量超级多，成千上万</li>
<li>解决方法<ol>
<li>内存空间隔离，避免共享</li>
<li>弱化一致性问题，只处理特殊条件下一致性（eg.任务迁移）</li>
<li>批量处理一致性请求</li>
</ol>
</li>
</ol>
</li>
</ol>
</li>
<li>新型器件<ol>
<li>计算误差</li>
<li>外围电路大</li>
<li>异构编程模型</li>
</ol>
</li>
<li>应用场景和编程模型<ol>
<li>高能效比</li>
<li>高并行和NUMA访问</li>
<li>识别PIM函数的条件（什么函数适合用PIM做）<ol>
<li>在所有函数中能耗最高</li>
<li>数据移动占据应用大比例，或者说是唯一的</li>
<li>访存密集型（通过LLC miss rate来判断）</li>
</ol>
</li>
</ol>
</li>
</ol>
<p>根据PIM距离Memory的距离分成三类</p>
<ol>
<li>NDP GPU</li>
<li>？</li>
<li>？</li>
</ol>
<h2 id="论文1"><a href="#论文1" class="headerlink" title="论文1"></a>论文1</h2><p><a target="_blank" rel="noopener" href="https://arxiv.org/pdf/2110.01709.pdf">https://arxiv.org/pdf/2110.01709.pdf</a></p>
<p><img src="https://pic.shaojiemike.top/img/20220705160213.png"></p>
<h2 id="论文2"><a href="#论文2" class="headerlink" title="论文2"></a>论文2</h2><p>hardware architecture and software stack for pim based on commercial dram technology</p>
<p><img src="https://pic.shaojiemike.top/img/20220705160808.png"></p>
<h2 id="论文3"><a href="#论文3" class="headerlink" title="论文3"></a>论文3</h2><p>pim-enabled instructions a low-overhead locality-aware processing-in-memory architecture</p>
<p><img src="https://pic.shaojiemike.top/img/20220705161307.png"></p>
<h2 id="论文4"><a href="#论文4" class="headerlink" title="论文4"></a>论文4</h2><p><img src="https://pic.shaojiemike.top/img/20220705161614.png"></p>
<h2 id="展望"><a href="#展望" class="headerlink" title="展望"></a>展望</h2><p><img src="https://pic.shaojiemike.top/img/20220705165506.png"><br><img src="https://pic.shaojiemike.top/img/20220705170613.png"><br><img src="https://pic.shaojiemike.top/img/20220705170856.png"><br><img src="https://pic.shaojiemike.top/img/20220705171352.png"><br><img src="https://pic.shaojiemike.top/img/20220705171553.png"></p>
<h2 id="问题"><a href="#问题" class="headerlink" title="问题"></a>问题</h2><ol>
<li>由于核很小，不支持OS</li>
<li>但是可以支持message pass（reduce等）</li>
<li>HPC应用经过数学变化后有些变成稀疏计算的，这时候变成memory-bound。所以PIM减少了数据移动，这时提升比较大。</li>
<li>PIM的优势在于能效比，功耗的降低。而不是绝对性能。</li>
<li>单chip多核怎么通过PIM的思想，软件调度来实现？（不就是减少数据移动，和更近）</li>
</ol>
<h2 id="需要进一步的研究学习"><a href="#需要进一步的研究学习" class="headerlink" title="需要进一步的研究学习"></a>需要进一步的研究学习</h2><p>暂无</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>暂无</p>
<h2 id="开题缘由、总结、反思、吐槽"><a href="#开题缘由、总结、反思、吐槽" class="headerlink" title="开题缘由、总结、反思、吐槽~~"></a>开题缘由、总结、反思、吐槽~~</h2><h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><div id='refer-anchor'></div>
无

</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-07-03T16:00:00.000Z" title="7/3/2022, 4:00:00 PM">2022-07-03</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.798Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">5 minutes read (About 818 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/07/03/Work/Architecture/microArch/microMacroFusion/">Microarchitecture: Micro-Fusion &amp; Macro-Fusion</a></p><div class="content"><h2 id="Micro-Fusion"><a href="#Micro-Fusion" class="headerlink" title="Micro-Fusion"></a>Micro-Fusion</h2><h3 id="历史原因"><a href="#历史原因" class="headerlink" title="历史原因"></a>历史原因</h3><ol>
<li>有很多对内存进行操作的指令都会被分成两个或以上的μops，如 add eax, [mem] 在解码时就会分成 mov tmp, [mem]; add eax, tmp。这类型的指令在前端只需要fetch与decode一条指令，相比原来的两条指令占用更少资源（带宽、解码资源、功耗），不过由于在解码后分成多个μops，占用资源（μop entries）增多，但是throughput相对较小，使得<strong>RAT以及RRF阶段显得更为拥堵</strong>。</li>
<li>随着技术的发展，CPU内部指令处理单元（execution unit）以及端口（port）增多。相对，流水线中的瓶颈会出现在register renaming（RAT）以及retirement（RRF）</li>
</ol>
<p>为了突破RAT以及RRF阶段的瓶颈，Intel从Pentium M处理器开始引入了micro-fusion技术。</p>
<h3 id="解决办法"><a href="#解决办法" class="headerlink" title="解决办法"></a>解决办法</h3><p><img src="https://pic.shaojiemike.top/img/20220704161939.png"><br>在RAT以及RRF阶段，把同一条指令的几个μops混合成一个复杂的μop，使得其只占用一项(比如在ROB里，但是Unlaminated μops会占用2 slots)；</p>
<p>而在EU阶段，该复杂μop会被多次发送到EU中进行处理，表现得像是有多个已被分解的μops一样。（每个uops还是要各自运行）</p>
<h3 id="可以micro-fused的指令"><a href="#可以micro-fused的指令" class="headerlink" title="可以micro-fused的指令"></a>可以micro-fused的指令</h3><p>其中一条uops是load或者store</p>
<ol>
<li>所有的store指令，写回内存的store指令分为两个步骤：store-address、store-data。</li>
<li>所有读内存与运算的混合指令（load+op），如：<ul>
<li>ADDPS XMM9, OWORD PTR [RSP+40]</li>
<li>FADD DOUBLE PTR [RDI+RSI*8]</li>
<li>XOR RAX, QWORD PTR [RBP+32]</li>
</ul>
</li>
<li>所有读内存与跳转的混合指令（load+jmp），如：<ul>
<li>JMP [RDI+200]</li>
<li>RET</li>
</ul>
</li>
<li>CMP与TEST对比内存操作数并与立即数的指令（cmp mem-imm）。</li>
</ol>
<h3 id="例外的指令"><a href="#例外的指令" class="headerlink" title="例外的指令"></a>例外的指令</h3><p>不能采用RIP寄存器进行内存寻址：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">CMP [RIP+400], 27</span><br><span class="line">MOV [RIP+3000], 142</span><br><span class="line">JMP [RIP+5000000]</span><br></pre></td></tr></table></figure>
<p>采用了RIP寄存器进行内存寻址的指令是不能被micro-fused的，并且这些指令只能由decoder0进行解码。</p>
<h2 id="Macro-Fusion"><a href="#Macro-Fusion" class="headerlink" title="Macro-Fusion"></a>Macro-Fusion</h2><h3 id="历史原因-1"><a href="#历史原因-1" class="headerlink" title="历史原因"></a>历史原因</h3><p>为了占用更少的资源，Intel在酷睿处理器引入macro-fusion(Macro-Op Fusion, MOP Fusion or Macrofusion)</p>
<h3 id="解决办法-1"><a href="#解决办法-1" class="headerlink" title="解决办法"></a>解决办法</h3><p><img src="https://pic.shaojiemike.top/img/20220704162139.png"><br>在IQ时读取指令流，把两条指令组合成一个复杂的μop，并且在之后decode等流水线各个阶段都是认为是一项uops。</p>
<p>macro-fused后的指令可以被任意decoder进行解码</p>
<h3 id="可以macro-fused的指令"><a href="#可以macro-fused的指令" class="headerlink" title="可以macro-fused的指令"></a>可以macro-fused的指令</h3><p>其他架构ARM,RISC-V见<a target="_blank" rel="noopener" href="https://en.wikichip.org/wiki/macro-operation_fusion">wikiChip</a></p>
<p>Intel的要求如下：</p>
<ol>
<li>两条指令要相互紧邻</li>
<li>如果第一条指令在缓存行的第63个字节处结束，而第二条指令在下一行的第0个字节处开始，则无法进行fusion。</li>
<li>两条指令要满足下表,更新的架构可能会拓展</li>
<li><img src="https://pic.shaojiemike.top/img/20220704162938.png"></li>
</ol>
<h2 id="需要进一步的研究学习"><a href="#需要进一步的研究学习" class="headerlink" title="需要进一步的研究学习"></a>需要进一步的研究学习</h2><p>暂无</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>暂无</p>
<h2 id="开题缘由、总结、反思、吐槽"><a href="#开题缘由、总结、反思、吐槽" class="headerlink" title="开题缘由、总结、反思、吐槽~~"></a>开题缘由、总结、反思、吐槽~~</h2><h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><p><a target="_blank" rel="noopener" href="https://www.cnblogs.com/TaigaCon/p/7702920.html">https://www.cnblogs.com/TaigaCon/p/7702920.html</a></p>
<p><a target="_blank" rel="noopener" href="https://blog.csdn.net/hit_shaoqi/article/details/106630483">https://blog.csdn.net/hit_shaoqi/article/details/106630483</a></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-07-03T16:00:00.000Z" title="7/3/2022, 4:00:00 PM">2022-07-03</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.798Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">16 minutes read (About 2387 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/07/03/Work/Architecture/microArch/outOfOrder/">Microarchitecture: Out-Of-Order execution(OoOE/OOE) &amp; Register Renaming</a></p><div class="content"><h2 id="乱序执行的步骤"><a href="#乱序执行的步骤" class="headerlink" title="乱序执行的步骤"></a>乱序执行的步骤</h2><p><img src="https://pic.shaojiemike.top/img/20231025101139.png"></p>
<p>简单来说每个阶段执行的操作如下：<a href="%5B%E5%AF%B9%E4%BA%8ECPU%E9%9B%AA%E8%97%8F%E7%9A%84%E8%87%B4%E5%91%BD%E9%97%AE%E9%A2%98%5D(https://www.ctfiot.com/140113.html)">^1</a></p>
<p>1）获取指令，解码后存放到执行缓冲区Reservations Stations<br>2）乱序执行指令，结果保存在一个结果序列中<br>3）退休期Retired Circle，重新排列结果序列及安全检查（如地址访问的权限检查），提交结果到寄存器</p>
<ol>
<li>取指令&#x2F;uops</li>
<li>指令(uops)dispatch 到instruction queue (&#x2F;instruction buffer &#x2F; reservation stations).</li>
<li>指令等待操作数指令可用，然后可以在前后指令前离开等待队列</li>
<li>issue到对应port单元执行,并且在 scheduler(reservation station)里跟踪uops依赖。</li>
<li>结果缓存在(re-order buffer, ROB)<ol>
<li>在Tomasulo算法中，重排序缓冲区（英语：re-order buffer, ROB）)可以使指令在乱序执行，之后按照原有顺序提交。</li>
</ol>
</li>
<li>按照程序序结束(只有前面的指令都完成写回寄存器的操作)，该指令才能retire<ol>
<li>在retire的时候，重新排序运算结果来实现指令的顺序执行中的运行结果</li>
</ol>
</li>
</ol>
<h3 id="why-out-of-order-execution-retire-commit-in-program-order"><a href="#why-out-of-order-execution-retire-commit-in-program-order" class="headerlink" title="why out-of-order execution retire&#x2F;commit in program order"></a>why out-of-order execution retire&#x2F;commit in program order</h3><ol>
<li>对于程序员外部视角来看，程序还是按序执行的。</li>
<li>如果指令出错，可以精确定位exceptions 位置，并且执行回滚来复原。</li>
<li>？？？寄存器数据依赖(重命名打破？)</li>
</ol>
<h2 id="乱序执行的实现"><a href="#乱序执行的实现" class="headerlink" title="乱序执行的实现"></a>乱序执行的实现</h2><h3 id="scoreboard"><a href="#scoreboard" class="headerlink" title="scoreboard"></a>scoreboard</h3><p>只有当一条指令与之前已发射（issue）的指令之间的冲突消失之后，这条指令才会被发射、执行。</p>
<p>如果某条指令由于数据冲突而停顿，计分板会监视正在执行的指令流，在所有数据相关性造成的冲突化解之后通知<strong>停顿</strong>的指令开始执行。</p>
<h3 id="Tomasulo-托马苏洛算法"><a href="#Tomasulo-托马苏洛算法" class="headerlink" title="Tomasulo 托马苏洛算法"></a>Tomasulo 托马苏洛算法</h3><p>通过<strong>寄存器重命名</strong>机制，来解决后两种数据依赖。</p>
<p>使用了共享数据总线（common data bus, CDB）将已计算出的值<strong>广播</strong>给所有需要这个值作为指令源操作数的<strong>保留站</strong>。</p>
<p>在指令的发射（issue）阶段，如果操作数和保留站都<strong>准备就绪</strong>，那么指令就可以<strong>直接发射</strong>并执行。</p>
<p>如果操作数<strong>未就绪</strong>，则进入保留站的指令会<strong>跟踪</strong>即将产生这个所需操作数的那个功能单元。</p>
<h2 id="乱序执行的发展"><a href="#乱序执行的发展" class="headerlink" title="乱序执行的发展"></a>乱序执行的发展</h2><p>随着流水线pipeline的加深和主存（或者缓存）和处理器间的速度差的变大。在顺序执行处理器等待数据的过程中，乱序执行处理器能够执行大量的指令。使得乱序执行更加重要。</p>
<h2 id="Register-Renaming"><a href="#Register-Renaming" class="headerlink" title="Register Renaming"></a>Register Renaming</h2><h3 id="来由"><a href="#来由" class="headerlink" title="来由"></a>来由</h3><p>已知可以通过乱序执行来实现，硬件资源的高效利用(避免计算指令等待访存指令的完成)。为了实现乱序执行，需要通过寄存器重命名来打破寄存器的之间的读写依赖。</p>
<h3 id="例子1"><a href="#例子1" class="headerlink" title="例子1"></a>例子1</h3><p>对于原始代码</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">1. R1=M[1024]</span><br><span class="line">2. R1=R1+2</span><br><span class="line">3. M[1032]=R1</span><br><span class="line">4. R1=M[2048]</span><br><span class="line">5. R1=R1+4</span><br><span class="line">6. M[2056]=R1</span><br></pre></td></tr></table></figure>

<p>原本代码前后3条是没有关系的，可以并行的。需要使用寄存器重命名来解决R1的读后写依赖。</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">1. R1=M[1024] 4. R2=M[2048]</span><br><span class="line">2. R1=R1+2     5. R2=R2+4</span><br><span class="line">3. M[1032]=R1 6. M[2056]=R2</span><br></pre></td></tr></table></figure>

<h3 id="数据冲突"><a href="#数据冲突" class="headerlink" title="数据冲突"></a>数据冲突</h3><p>如果多条指令使用了同一个存储位置，这些指令如果不按程序地址顺序执行可能会导致3种数据冲突（data hazard）:</p>
<ul>
<li><p>先写后<strong>读</strong>（<strong>Read</strong>-after-write，RAW）:从寄存器或者内存中读取的数据，必然是之前的指令存入此处的。直接数据相关（true data dependency）</p>
</li>
<li><p>先写后<strong>写</strong>（<strong>Write</strong>-after-write，WAW）：连续写入特定的寄存器或内存，那么该存储位置最终只包含第二次写的数据。这可以取消或者废除第一次写入操作。WAW相关也被说成是“输出相关”（output dependencies）。</p>
</li>
<li><p>先读后<strong>写</strong>（<strong>Write</strong>-after-read，WAR）：读操作获得的数据是此前写入的，而不是此后写操作的结果。因此并行和乱序时无法改善的资源冲突（antidependency）。</p>
</li>
</ul>
<p>后面两个WAW和WAR可以通过寄存器重命名解决（register renaming），不必等待前面的读写操作完成后再执行写操作，可以保持这个存储位置的两份副本：老值与新值。</p>
<p>前一条指令的读老值的操作可以继续进行，无需考虑那些后一条指令的写新值甚至该写新值指令之后的读新值的操作。产生了额外的乱序执行机会。当所有读老值操作被满足后，老值所使用的寄存器既可以释放。这是<strong>寄存器重命名的实质</strong>。</p>
<h3 id="重命名存储对象"><a href="#重命名存储对象" class="headerlink" title="重命名存储对象"></a>重命名存储对象</h3><p>任何被读或写的存储都是可以被重名。</p>
<ol>
<li>最常考虑的是通用整数寄存器与浮点寄存器。</li>
<li>标志寄存器、状态寄存器甚至单个状态位也是常见的重命名的对象。</li>
<li>内存位置也可以被重命名，虽然这么做不太常见。</li>
</ol>
<h3 id="通用-逻辑-寄存器和物理寄存器"><a href="#通用-逻辑-寄存器和物理寄存器" class="headerlink" title="通用(逻辑)寄存器和物理寄存器"></a>通用(逻辑)寄存器和物理寄存器</h3><p>对于某种ISA，有固定的供<strong>编译器&#x2F;汇编器</strong>访问使用的寄存器。例如，Alpha ISA使用32个64位宽整数寄存器，32个64位宽浮点寄存器。</p>
<p>但是一款特定的处理器，实现了这种处理器体系结构。例如Alpha 21264有80个整数寄存器、72个浮点寄存器，作为处理器内物理实现的寄存器。</p>
<h3 id="寄存器个数设计考虑"><a href="#寄存器个数设计考虑" class="headerlink" title="寄存器个数设计考虑"></a>寄存器个数设计考虑</h3><p>如果寄存器个数很多，就不需要寄存器重命名机制。比如IA-64指令集体系结构提供了128个通用寄存器。但是这会导致一些问题:</p>
<ol>
<li>编译器如果需要重用寄存器会很容易导致程序<strong>尺寸大增</strong>。<ol>
<li>程序的<strong>循环</strong>连续迭代执行就需要<strong>复制</strong>循环体的代码以使用不同的寄存器，这种技术叫做循环展开。</li>
<li>代码尺寸增加，会导致指令高速缓存的<strong>未命中（cache miss）增加</strong>，处理器执行停顿等待从低级存储中读入代码。这对运算性能的影响是致命的。</li>
</ol>
</li>
<li>大量的寄存器，需要在指令的操作数中需要<strong>很多位表示</strong>，导致程序尺寸变大。</li>
<li>很多指令集在历史上就使用了很少的寄存器，出于<strong>兼容</strong>原因现在也很难改变。</li>
</ol>
<h3 id="实现方法简述"><a href="#实现方法简述" class="headerlink" title="实现方法简述"></a>实现方法简述</h3><ol>
<li>tag索引的寄存器堆（tag-indexed register file）</li>
<li>保留站（reservation station）方法<ol>
<li>通常是每个执行单元的输入口都有一个物理寄存器堆</li>
</ol>
</li>
</ol>
<h3 id="相关寄存器部件"><a href="#相关寄存器部件" class="headerlink" title="相关寄存器部件"></a>相关寄存器部件</h3><ol>
<li>远期寄存器堆（Future File）：<ol>
<li>处理器对分支做投机执行的寄存器的状态保存于此。</li>
<li>使用逻辑寄存器号来索引访问。</li>
</ol>
</li>
<li>历史缓冲区（History Buffer）：<ol>
<li>用于保存分支时的逻辑寄存器状态。</li>
<li>如果分支预测失败，将使用历史缓冲区的数据来恢复执行状态。</li>
</ol>
</li>
<li>排缓冲区（Reorder Buffer，ROB）：<ol>
<li>为了实现指令的顺序提交，处理器内部使用了一个Buffer。如果在该缓冲区中排在一条指令之前的所有都已经提交，没有处于未提交状态的（称作in flight），则该指令也被提交（即确认执行完毕）。</li>
<li>因此重排缓冲区是在远期寄存器堆之后，体系结构寄存器堆之前。提交的指令的结果写入体系寄存器堆。</li>
</ol>
</li>
<li>体系结构寄存器堆（Architectural Register File）或者引退寄存器堆（Retirement Register File，RRF）：<ol>
<li>存储了被提交的体系寄存器的状态。通过逻辑寄存器的号来查询这个寄存器堆。</li>
<li>重排序缓冲区（reorder buffer）中的引退（retired）或者说提交（committed）指令，把结果写入这个寄存器堆。</li>
</ol>
</li>
</ol>
<h3 id="所属部件"><a href="#所属部件" class="headerlink" title="所属部件"></a>所属部件</h3><ol>
<li>编译器<ol>
<li>会尽力检测出类似这样的问题，并把不同的寄存器分配给不同的指令使用。但是，受指令集体系结构的限制，汇编程序可以使用的寄存器名字的数量是有限的。</li>
</ol>
</li>
<li>硬件实现<ol>
<li>在处理器指令流水线执行时把这些指令集体系结构寄存器映射为不同的物理寄存器。</li>
<li>比如下图的Renamer &#x2F; Allocator（也称为<strong>Resource Allocation Table (RAT)<strong>）将</strong>架构寄存器</strong>映射到<strong>物理寄存器</strong>。 它还为loads and stores分配资源，并将uops分到不同端口。<img src="https://pic.shaojiemike.top/img/20220703223835.png"></li>
</ol>
</li>
</ol>
<h2 id="需要进一步的研究学习"><a href="#需要进一步的研究学习" class="headerlink" title="需要进一步的研究学习"></a>需要进一步的研究学习</h2><p>暂无</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>暂无</p>
<h2 id="开题缘由、总结、反思、吐槽"><a href="#开题缘由、总结、反思、吐槽" class="headerlink" title="开题缘由、总结、反思、吐槽~~"></a>开题缘由、总结、反思、吐槽~~</h2><h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><p><a target="_blank" rel="noopener" href="https://zh.wikipedia.org/zh-cn/%E4%B9%B1%E5%BA%8F%E6%89%A7%E8%A1%8C">https://zh.wikipedia.org/zh-cn/%E4%B9%B1%E5%BA%8F%E6%89%A7%E8%A1%8C</a></p>
<p><a target="_blank" rel="noopener" href="https://easyperf.net/blog/2018/04/22/What-optimizations-you-can-expect-from-CPU">https://easyperf.net/blog/2018/04/22/What-optimizations-you-can-expect-from-CPU</a></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-07-03T16:00:00.000Z" title="7/3/2022, 4:00:00 PM">2022-07-03</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.798Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">a minute read (About 115 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/07/03/Work/Architecture/microArch/pipelineIntel/">Microarchitecture: Pipeline of Intel Core CPUs</a></p><div class="content"><h2 id="skyLake-in-wikichip"><a href="#skyLake-in-wikichip" class="headerlink" title="skyLake in wikichip"></a>skyLake in wikichip</h2><p><img src="https://pic.shaojiemike.top/img/20220704104632.png"></p>
<h2 id="简化图-in-uiCA"><a href="#简化图-in-uiCA" class="headerlink" title="简化图 in uiCA"></a>简化图 in uiCA</h2><p><img src="https://pic.shaojiemike.top/img/20220704104850.png"></p>
<h2 id="名称解释"><a href="#名称解释" class="headerlink" title="名称解释"></a>名称解释</h2><ol>
<li>Scheduler<ol>
<li>address-generation unit (AGU),</li>
</ol>
</li>
</ol>
<h2 id="多端口发射模型"><a href="#多端口发射模型" class="headerlink" title="多端口发射模型"></a>多端口发射模型</h2><p>每个端口的函数可能一个周期执行不完。但是是形成了流水线的。可以保证每个周期accept一个新uops</p>
<h2 id="需要进一步的研究学习"><a href="#需要进一步的研究学习" class="headerlink" title="需要进一步的研究学习"></a>需要进一步的研究学习</h2><p>暂无</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>暂无</p>
<h2 id="开题缘由、总结、反思、吐槽"><a href="#开题缘由、总结、反思、吐槽" class="headerlink" title="开题缘由、总结、反思、吐槽~~"></a>开题缘由、总结、反思、吐槽~~</h2><h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><div id='refer-anchor'></div>
无

</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-07-03T16:00:00.000Z" title="7/3/2022, 4:00:00 PM">2022-07-03</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.798Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">5 minutes read (About 685 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/07/03/Work/Architecture/microArch/zeroIdiomMovElimination/">Microarchitecture: Zero (one) idioms &amp; Mov Elimination</a></p><div class="content"><h2 id="微架构的关系"><a href="#微架构的关系" class="headerlink" title="微架构的关系"></a>微架构的关系</h2><p>寄存器重命名是乱序执行Tomasulo算法的一部分</p>
<p>寄存器重命名可以实现:</p>
<ol>
<li>部分mov消除</li>
<li>NOPs</li>
<li>zero (one) idioms<br>对于这些指令，无序发射到scheduler。可以直接在reorder buffer写入结果。</li>
</ol>
<h2 id="Zero-one-idioms"><a href="#Zero-one-idioms" class="headerlink" title="Zero (one) idioms"></a>Zero (one) idioms</h2><p>Zero (one) idioms 是不管原寄存器src值是什么，结果&#x2F;目的寄存器dst一直&#x2F;一定是0 (1)的一类指令。比如：XOR一个寄存器和自己。</p>
<ol>
<li>由于是在寄存器重命名阶段(Rename)时实现的<ol>
<li>所以不需要发射到port执行单元执行，占用硬件资源。也没有延迟</li>
<li>但是需要划分前面部分的decode的带宽，和ROB(reorder buffer)的资源<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">sub eax, eax</span><br><span class="line">xor eax, eax</span><br></pre></td></tr></table></figure></li>
</ol>
</li>
</ol>
<h3 id="例子"><a href="#例子" class="headerlink" title="例子"></a>例子</h3><p>使用<a target="_blank" rel="noopener" href="https://github.com/travisdowns/uarch-bench">uarch-bench</a></p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">xor eax, eax</span><br><span class="line">dec edi</span><br><span class="line">jnz .loop</span><br></pre></td></tr></table></figure>
<p>由于第一条指令是Zero idioms；后两条指令可以macro-fusion。</p>
<p>所以各部分平均执行次数为</p>
<table>
<thead>
<tr>
<th>指令个数</th>
<th>UOPS_ISSUED</th>
<th>UOPS_EXECUTED</th>
<th>UOPS_RETIRED</th>
</tr>
</thead>
<tbody><tr>
<td>3</td>
<td>2</td>
<td>1</td>
<td>2</td>
</tr>
</tbody></table>
<h3 id="特殊的情况"><a href="#特殊的情况" class="headerlink" title="特殊的情况"></a>特殊的情况</h3><p>有些架构可能不支持srcImm0-dstReg的指令的Zero idioms</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">mov eax, 0 </span><br></pre></td></tr></table></figure>
<h2 id="mov-Elimination"><a href="#mov-Elimination" class="headerlink" title="mov Elimination"></a>mov Elimination</h2><p><img src="https://pic.shaojiemike.top/img/20220704163913.png"></p>
<ol>
<li>由于是在寄存器重命名阶段(Rename)时实现的<ol>
<li>所以不需要发射到port执行单元执行，占用硬件资源。也没有延迟</li>
<li>但是需要划分前面部分的decode的带宽，和ROB(reorder buffer)的资源</li>
</ol>
</li>
</ol>
<h3 id="例子-1"><a href="#例子-1" class="headerlink" title="例子"></a>例子</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">add eax,4</span><br><span class="line">mov ebx,eax ; //寄存器重命名，ebx指向eax即可</span><br><span class="line">sub ebx,ecx</span><br><span class="line">dec edi</span><br><span class="line">jnz .loop</span><br></pre></td></tr></table></figure>
<p>由于第二条指令是mov Elimination；后两条指令可以macro-fusion。</p>
<p>所以各部分平均执行次数为</p>
<table>
<thead>
<tr>
<th>指令个数</th>
<th>UOPS_ISSUED</th>
<th>UOPS_EXECUTED</th>
<th>UOPS_RETIRED</th>
</tr>
</thead>
<tbody><tr>
<td>5</td>
<td>4</td>
<td>3</td>
<td>4</td>
</tr>
</tbody></table>
<h2 id="被覆盖的结果是否能消除"><a href="#被覆盖的结果是否能消除" class="headerlink" title="被覆盖的结果是否能消除"></a>被覆盖的结果是否能消除</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">mov eax, 1 ; will be eliminated?</span><br><span class="line">mov eax, 2 </span><br><span class="line">dec edi</span><br><span class="line">jnz .loop</span><br></pre></td></tr></table></figure>
<p>第一个mov被覆盖了。这是属于编译器的工作。CPU做不到这点(即使做得到，为了实现这点设计的硬件开销也会很大，不值得)</p>
<h2 id="无效操作是否能消除"><a href="#无效操作是否能消除" class="headerlink" title="无效操作是否能消除"></a>无效操作是否能消除</h2><p>一般和0的立即数作用有关</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">xor eax, eax </span><br><span class="line">sub ebx, eax ; will be eliminated? (eax is always 0)</span><br></pre></td></tr></table></figure>
<p>第二条指令在IvyBridge也不会消除。这同样是编译器的工作</p>
<p>但是llvm-mca通过ZeroRegister的实现，可以消除。</p>
<p>类似的还有</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">mov eax, 0</span><br><span class="line">mov ebx, 0</span><br><span class="line">cmp eax, ebx ; eax and ebx are always equal</span><br></pre></td></tr></table></figure>
<p>一般也不会消除。这同样是编译器的工作</p>
<h2 id="需要进一步的研究学习"><a href="#需要进一步的研究学习" class="headerlink" title="需要进一步的研究学习"></a>需要进一步的研究学习</h2><p>暂无</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>暂无</p>
<h2 id="开题缘由、总结、反思、吐槽"><a href="#开题缘由、总结、反思、吐槽" class="headerlink" title="开题缘由、总结、反思、吐槽~~"></a>开题缘由、总结、反思、吐槽~~</h2><h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><p><a target="_blank" rel="noopener" href="https://randomascii.wordpress.com/2012/12/29/the-surprising-subtleties-of-zeroing-a-register/">https://randomascii.wordpress.com/2012/12/29/the-surprising-subtleties-of-zeroing-a-register/</a></p>
<p><a target="_blank" rel="noopener" href="https://easyperf.net/blog/2018/04/22/What-optimizations-you-can-expect-from-CPU">https://easyperf.net/blog/2018/04/22/What-optimizations-you-can-expect-from-CPU</a></p>
<p><a target="_blank" rel="noopener" href="https://zh.m.wikipedia.org/zh-hans/%E5%AF%84%E5%AD%98%E5%99%A8%E9%87%8D%E5%91%BD%E5%90%8D">https://zh.m.wikipedia.org/zh-hans/%E5%AF%84%E5%AD%98%E5%99%A8%E9%87%8D%E5%91%BD%E5%90%8D</a></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-05-22T16:00:00.000Z" title="5/22/2022, 4:00:00 PM">2022-05-22</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.806Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">5 minutes read (About 785 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/05/22/Work/Programming/2.1-Assembly/PTX_SASS/">cuda Assembly:PTX &amp; SASS</a></p><div class="content"><h2 id="两种汇编"><a href="#两种汇编" class="headerlink" title="两种汇编"></a>两种汇编</h2><ol>
<li>parallel thread execution (PTX) 内联汇编有没有关系<ol>
<li>PTX是编程人员可以操作的最底层汇编，原因是SASS代码的实现会经常根据GPU架构而经常变换</li>
<li><a target="_blank" rel="noopener" href="https://docs.nvidia.com/cuda//pdf/Inline_PTX_Assembly.pdf">https://docs.nvidia.com/cuda//pdf/Inline_PTX_Assembly.pdf</a></li>
<li>ISA指令手册 <a target="_blank" rel="noopener" href="https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#instruction-set">https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#instruction-set</a></li>
<li><img src="https://pic.shaojiemike.top/img/20220522110749.png"></li>
</ol>
</li>
<li>SASS<ol>
<li>Streaming ASSembly(Shader Assembly?) 没有官方的证明</li>
<li>没有官方详细的手册，有基本介绍：<a target="_blank" rel="noopener" href="https://docs.nvidia.com/cuda/cuda-binary-utilities/index.html#ampere">https://docs.nvidia.com/cuda/cuda-binary-utilities/index.html#ampere</a></li>
<li><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/161624982">https://zhuanlan.zhihu.com/p/161624982</a></li>
<li>从可执行程序反汇编SASS<ol>
<li><a target="_blank" rel="noopener" href="https://www.findhao.net/easycoding/2339.html">https://www.findhao.net/easycoding/2339.html</a></li>
</ol>
</li>
</ol>
</li>
</ol>
<h2 id="SASS-指令基本信息"><a href="#SASS-指令基本信息" class="headerlink" title="SASS 指令基本信息"></a>SASS 指令基本信息</h2><p>对于Ampere架构</p>
<p>指令方向</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">(instruction) (destination) (source1), (source2) ...</span><br></pre></td></tr></table></figure>

<p>各种寄存器说明</p>
<ul>
<li><code>RX</code> for registers</li>
<li><code>URX</code> for uniform registers</li>
<li><code>SRX</code> for special system-controlled registers</li>
<li><code>PX</code> for predicate registers</li>
<li><code>c[X][Y]</code> for constant memory</li>
</ul>
<h2 id="SASS-举例说明1"><a href="#SASS-举例说明1" class="headerlink" title="SASS 举例说明1"></a>SASS 举例说明1</h2><p>SASS的难点在于指令的后缀。由于手册确实，需要结合PTX的后缀查看</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">/*0028*/         IMAD R6.CC, R3, R5, c[0x0][0x20]; </span><br><span class="line">/*0030*/         IMAD.HI.X R7, R3, R5, c[0x0][0x24]; </span><br><span class="line">/*0040*/         LD.E R2, [R6]; //load</span><br></pre></td></tr></table></figure>

<h3 id="line1"><a href="#line1" class="headerlink" title="line1"></a>line1</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">/*0028*/ IMAD R6.CC, R3, R5, c[0x0][0x20];</span><br></pre></td></tr></table></figure>
<p><a target="_blank" rel="noopener" href="https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#extended-precision-arithmetic-instructions-mad-cc">Extended-precision integer multiply-add</a>: multiply R3 with R5, sum with constant in bank 0, offset 0x20, store in R6 with <strong>carry-out</strong>.</p>
<p>c[BANK][ADDR] is a constant memory。</p>
<p> <code>.CC</code> means “set the flags”</p>
<h3 id="line2"><a href="#line2" class="headerlink" title="line2"></a>line2</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">/*0030*/ IMAD.HI.X R7, R3, R5, c[0x0][0x24];</span><br></pre></td></tr></table></figure>
<p><a target="_blank" rel="noopener" href="https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#integer-arithmetic-instructions-mad">Integer multiply-add with extract</a>: multiply R3 with R5, <strong>extract upper half</strong>, sum that upper half with constant in bank 0, offset 0x24, store in R7 with carry-in.</p>
<h3 id="line3"><a href="#line3" class="headerlink" title="line3"></a>line3</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">/*0040*/         LD.E R2, [R6]; //load</span><br></pre></td></tr></table></figure>
<p>LD.E is a load from global memory using 64-bit address in R6,R7(表面上是R6，其实是R6 与 R7 组成的地址对)</p>
<h3 id="summary"><a href="#summary" class="headerlink" title="summary"></a>summary</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">R6 = R3*R5 + c[0x0][0x20], saving carry to CC</span><br><span class="line">R7 = (R3*R5 + c[0x0][0x24])&gt;&gt;32 + CC</span><br><span class="line">R2 = *(R7&lt;&lt;32 + R6)</span><br></pre></td></tr></table></figure>
<p>寄存器是32位的原因是 SMEM的bank是4字节的。c数组将32位的基地址分开存了。</p>
<p>first two commands <strong>multiply</strong> two 32-bit values (R3 and R5) and <strong>add</strong> 64-bit value c[0x0][0x24]&lt;&lt;32+c[0x0][0x20], </p>
<p>leaving 64-bit address result in the R6,R7 pair</p>
<p>对应的代码是</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">kernel f (uint32* x) // 64-bit pointer</span><br><span class="line">&#123;</span><br><span class="line">   R2 = x[R3*R5]</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h2 id="SASS-Opt-Code分析2"><a href="#SASS-Opt-Code分析2" class="headerlink" title="SASS Opt Code分析2"></a>SASS Opt Code分析2</h2><p><img src="https://pic.shaojiemike.top/img/20220523155804.png"></p>
<ul>
<li>LDG - Load form Global Memory</li>
<li>ULDC - Load from Constant Memory into Uniform register</li>
<li>USHF - Uniform Funnel Shift （猜测是特殊的加速shift）</li>
<li>STS - Store within Local or Shared Window</li>
</ul>
<h3 id="流水STS"><a href="#流水STS" class="headerlink" title="流水STS"></a>流水STS</h3><p>观察 偏移 </p>
<ul>
<li>4</li>
<li>2060(delta&#x3D;2056)</li>
<li>4116(delta&#x3D;2056)</li>
<li>8228(delta&#x3D;2 * 2056)</li>
<li>6172(delta&#x3D;-1 * 2056)</li>
<li>10284(delta&#x3D;2 * 2056)</li>
<li>12340(delta&#x3D;2056)</li>
</ul>
<p>可见汇编就是中间写反了，导致不连续，不然能隐藏更多延迟</p>
<h3 id="STS缓存寄存器来源"><a href="#STS缓存寄存器来源" class="headerlink" title="STS缓存寄存器来源"></a>STS缓存寄存器来源</h3><p>那么这些寄存器是怎么来的呢？感觉就是写反了</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">IMAD.WIDE.U32 R16, R16, R19, c[0x0][0x168] </span><br><span class="line">LDG.E R27, [R16.64] </span><br><span class="line">IMAD.WIDE R30, R19, c[0x0][0x164], R16 </span><br><span class="line">LDG.E R31, [R30.64] </span><br><span class="line">IMAD.WIDE R32, R19, c[0x0][0x164], R30 </span><br><span class="line">LDG.E R39, [R32.64] </span><br><span class="line"># important R41 R37</span><br><span class="line">IMAD.WIDE R34, R19, c[0x0][0x164], R32 </span><br><span class="line">IMAD.WIDE R40, R19, c[0x0][0x164], R34 </span><br><span class="line">LDG.E R41, [R40.64] </span><br><span class="line">LDG.E R37, [R34.64] </span><br></pre></td></tr></table></figure>
<h3 id="Fix"><a href="#Fix" class="headerlink" title="Fix"></a>Fix</h3><p>原因是前面是手动展开的，假如等待编译器自动展开for循环就不会有这个问题<br><img src="https://pic.shaojiemike.top/img/20220523160553.png"></p>
<h2 id="需要进一步的研究学习"><a href="#需要进一步的研究学习" class="headerlink" title="需要进一步的研究学习"></a>需要进一步的研究学习</h2><p>暂无</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>暂无</p>
<h2 id="开题缘由、总结、反思、吐槽"><a href="#开题缘由、总结、反思、吐槽" class="headerlink" title="开题缘由、总结、反思、吐槽~~"></a>开题缘由、总结、反思、吐槽~~</h2><h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><p><a target="_blank" rel="noopener" href="https://forums.developer.nvidia.com/t/solved-sass-code-analysis/41167/2">https://forums.developer.nvidia.com/t/solved-sass-code-analysis/41167/2</a></p>
<p><a target="_blank" rel="noopener" href="https://stackoverflow.com/questions/35055014/how-to-understand-the-result-of-sass-analysis-in-cuda-gpu">https://stackoverflow.com/questions/35055014/how-to-understand-the-result-of-sass-analysis-in-cuda-gpu</a></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-03-12T16:00:00.000Z" title="3/12/2022, 4:00:00 PM">2022-03-12</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-11-26T11:27:00.798Z" title="11/26/2023, 11:27:00 AM">2023-11-26</time></span><span class="level-item"><a class="link-muted" href="/categories/Architecture/">Architecture</a></span><span class="level-item">16 minutes read (About 2451 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2022/03/12/Work/Architecture/companySpecificDesign/AMD-CPU/">AMD CPU</a></p><div class="content"><h2 id="AMD-history"><a href="#AMD-history" class="headerlink" title="AMD history"></a>AMD history</h2><p>超微半导体公司（英語：Advanced Micro Devices, Inc.；縮寫：AMD、超微，或譯「超威」），創立於1969年，是一家專注於微处理器及相關技術設計的跨国公司，总部位于美國加州舊金山灣區矽谷內的森尼韦尔市。</p>
<h2 id="AMD-EPYC-7452-32-Core-Processor"><a href="#AMD-EPYC-7452-32-Core-Processor" class="headerlink" title="AMD EPYC 7452 32-Core Processor"></a>AMD EPYC 7452 32-Core Processor</h2><p><img src="https://pic.shaojiemike.top/PicGoPicGo7452_1.jpg"><br>由 AMD 于 2019 年年中设计和推出。 是基于 Zen 2 微架构的多芯片处理器</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line">&gt; cat lscpu.txt              </span><br><span class="line">Architecture:          x86_64</span><br><span class="line">CPU op-mode(s):        32-bit, 64-bit</span><br><span class="line">Byte Order:            Little Endian</span><br><span class="line">CPU(s):                64</span><br><span class="line">On-line CPU(s) list:   0-63</span><br><span class="line">Thread(s) per core:    1</span><br><span class="line">Core(s) per socket:    32</span><br><span class="line">Socket(s):             2</span><br><span class="line">NUMA node(s):          2</span><br><span class="line">Vendor ID:             AuthenticAMD</span><br><span class="line">CPU family:            23</span><br><span class="line">Model:                 49</span><br><span class="line">Model name:            AMD EPYC 7452 32-Core Processor</span><br><span class="line">Stepping:              0</span><br><span class="line">CPU MHz:               2345.724</span><br><span class="line">BogoMIPS:              4691.44</span><br><span class="line">Virtualization:        AMD-V</span><br><span class="line">L1d cache:             32K</span><br><span class="line">L1i cache:             32K</span><br><span class="line">L2 cache:              512K</span><br><span class="line">L3 cache:              16384K</span><br><span class="line">NUMA node0 CPU(s):     0-31</span><br><span class="line">NUMA node1 CPU(s):     32-63</span><br><span class="line">Flags:               </span><br><span class="line">(Intel) fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht </span><br><span class="line"></span><br><span class="line">(AMD)   syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm </span><br><span class="line"></span><br><span class="line">        constant_tsc art rep_good nopl nonstop_tsc extd_apicid aperfmperf eagerfpu </span><br><span class="line"></span><br><span class="line">(intel) pni pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 x2apic movbe popcnt aes xsave avx f16c rdrand </span><br><span class="line"></span><br><span class="line">(AMD)   lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt tce topoext perfctr_core perfctr_nb bpext perfctr_l2 </span><br><span class="line"></span><br><span class="line">        cpb cat_l3 cdp_l3 hw_pstate sme retpoline_amd </span><br><span class="line"></span><br><span class="line">        ssbd ibrs ibpb stibp </span><br><span class="line"></span><br><span class="line">        vmmcall </span><br><span class="line"></span><br><span class="line">(intel) fsgsbase bmi1 avx2 smep bmi2 cqm rdt_a rdseed adx smap clflushopt clwb sha_ni </span><br><span class="line"></span><br><span class="line">        xsaveopt xsavec xgetbv1 </span><br><span class="line"></span><br><span class="line">(intel) cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local </span><br><span class="line"></span><br><span class="line">(AMD)   clzero irperf xsaveerptr </span><br><span class="line"></span><br><span class="line">        arat </span><br><span class="line"></span><br><span class="line">(AMD)   npt lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic v_vmsave_vmload vgif </span><br><span class="line"></span><br><span class="line">(intel) umip </span><br><span class="line"></span><br><span class="line">(AMD)   overflow_recov succor smca</span><br></pre></td></tr></table></figure>

<h2 id="CPU-Thread-Socket"><a href="#CPU-Thread-Socket" class="headerlink" title="CPU\Thread\Socket"></a>CPU\Thread\Socket</h2><ol>
<li>CPU(s):64 &#x3D; the number of logical cores &#x3D; “Thread(s) per core” × “Core(s) per socket” × “Socket(s)” &#x3D; 1 * 32 * 2</li>
<li>One socket is one physical CPU package (which occupies one socket on the motherboard);</li>
<li>each socket hosts a number of physical cores, and each core can run one or more threads.</li>
<li>In this case, you have two sockets, each containing a 32-core AMD EPYC 7452 CPU, and since that not supports hyper-threading, each core just run a thread.</li>
</ol>
<h2 id="CPU-flags"><a href="#CPU-flags" class="headerlink" title="CPU flags"></a><a target="_blank" rel="noopener" href="https://unix.stackexchange.com/questions/43539/what-do-the-flags-in-proc-cpuinfo-mean">CPU flags</a></h2><h3 id="Intel-defined-CPU-features-CPUID-level-0x00000001-edx"><a href="#Intel-defined-CPU-features-CPUID-level-0x00000001-edx" class="headerlink" title="Intel-defined CPU features, CPUID level 0x00000001 (edx)"></a>Intel-defined CPU features, CPUID level 0x00000001 (edx)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line">fpu：板载 FPU（浮点支持）</span><br><span class="line">vme：虚拟 8086 模式增强功能</span><br><span class="line">de: 调试扩展 (CR4.DE)</span><br><span class="line">pse：页表大小扩展（4MB 内存页表）</span><br><span class="line">tsc：时间戳计数器（RDTSC）</span><br><span class="line">msr：特定模型的寄存器（RDMSR、WRMSR）</span><br><span class="line">pae：物理地址扩展（支持超过 4GB 的 RAM）</span><br><span class="line">mce：机器检查异常</span><br><span class="line">cx8：CMPXCHG8 指令（64 位比较和交换）</span><br><span class="line">apic：板载 APIC(Advanced Programmable Interrupt Controller)</span><br><span class="line">sep：SYS ENTER/SYS EXIT</span><br><span class="line">mtrr：内存类型范围寄存器</span><br><span class="line">pge：页表全局启用（PDE 和 PTE 中的全局位）</span><br><span class="line">mca：机器检查架构</span><br><span class="line">cmov：CMOV 指令（条件移动）（也称为 FCMOV）</span><br><span class="line">pat：页表属性表</span><br><span class="line">pse36：36 位 PSE（大页表）</span><br><span class="line">pn：处理器序列号</span><br><span class="line">clflush：缓存行刷新指令</span><br><span class="line">mmx：多媒体扩展</span><br><span class="line">fxsr: FXSAVE/FXRSTOR, CR4.OSFXSR #  enables Streaming SIMD Extensions (SSE) instructions and fast FPU save &amp; restore.</span><br><span class="line">sse：英特尔 SSE 矢量指令</span><br><span class="line">sse2：sse2</span><br><span class="line">ht：超线程和/或多核</span><br></pre></td></tr></table></figure>

<h4 id="没有使用到的"><a href="#没有使用到的" class="headerlink" title="没有使用到的"></a>没有使用到的</h4><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">ss：CPU自监听</span><br><span class="line">tm：自动时钟控制（Thermal Monitor）</span><br><span class="line">ia64：英特尔安腾架构 64 位（不要与英特尔的 64 位 x86 架构混淆，标志为 x86-64 或由标志 lm 指示的“AMD64”位）</span><br><span class="line">pbe：Pending Break Enable（PBE# 引脚）唤醒支持</span><br></pre></td></tr></table></figure>

<h3 id="AMD-defined-CPU-features-CPUID-level-0x80000001"><a href="#AMD-defined-CPU-features-CPUID-level-0x80000001" class="headerlink" title="AMD-defined CPU features, CPUID level 0x80000001"></a>AMD-defined CPU features, CPUID level 0x80000001</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">syscall: SYSCALL (Fast System Call) and SYSRET (Return From Fast System Call)</span><br><span class="line">nx：执行禁用 # NX 位（不执行）是 CPU 中使用的一项技术，用于分隔内存区域，以供处理器指令（代码）存储或数据存储使用</span><br><span class="line">mmxext: AMD MMX extensions</span><br><span class="line">fxsr_opt: FXSAVE/FXRSTOR optimizations</span><br><span class="line">pdpe1gb: One GB pages (allows hugepagesz=1G)</span><br><span class="line">rdtscp: Read Time-Stamp Counter and Processor ID</span><br><span class="line">lm: Long Mode (x86-64: amd64, also known as Intel 64, i.e. 64-bit capable)</span><br></pre></td></tr></table></figure>

<h4 id="没有使用到的-1"><a href="#没有使用到的-1" class="headerlink" title="没有使用到的"></a>没有使用到的</h4><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">mp: Multiprocessing Capable.</span><br><span class="line">3dnowext: AMD 3DNow! extensions</span><br><span class="line">3dnow: 3DNow! (AMD vector instructions, competing with Intel&#x27;s SSE1)</span><br></pre></td></tr></table></figure>

<h3 id="Other-features-Linux-defined-mapping-映射？"><a href="#Other-features-Linux-defined-mapping-映射？" class="headerlink" title="Other features, Linux-defined mapping(映射？)"></a>Other features, Linux-defined mapping(映射？)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">constant_tsc：TSC(Time Stamp Counter) 以恒定速率滴答</span><br><span class="line">art: Always-Running Timer</span><br><span class="line">rep_good：rep 微码运行良好</span><br><span class="line">nopl: The NOPL (0F 1F) instructions # NOPL is long-sized bytes &quot;do nothing&quot; operation</span><br><span class="line">nonstop_tsc: TSC does not stop in C states</span><br><span class="line">extd_apicid: has extended APICID (8 bits) (Advanced Programmable Interrupt Controller)</span><br><span class="line">aperfmperf: APERFMPERF # On x86 hardware, APERF and MPERF are MSR registers that can provide feedback on current CPU frequency.</span><br><span class="line">eagerfpu: Non lazy FPU restore</span><br></pre></td></tr></table></figure>

<h3 id="Intel-defined-CPU-features-CPUID-level-0x00000001-ecx"><a href="#Intel-defined-CPU-features-CPUID-level-0x00000001-ecx" class="headerlink" title="Intel-defined CPU features, CPUID level 0x00000001 (ecx)"></a>Intel-defined CPU features, CPUID level 0x00000001 (ecx)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">pni: SSE-3 (“2004年,新内核Prescott New Instructions”)</span><br><span class="line">pclmulqdq: 执行四字指令的无进位乘法 - GCM 的加速器）</span><br><span class="line">monitor: Monitor/Mwait support (Intel SSE3 supplements)</span><br><span class="line">ssse3：补充 SSE-3</span><br><span class="line">fma：融合乘加</span><br><span class="line">cx16: CMPXCHG16B # double-width compare-and-swap (DWCAS) implemented by instructions such as x86 CMPXCHG16B</span><br><span class="line">sse4_1：SSE-4.1</span><br><span class="line">sse4_2：SSE-4.2</span><br><span class="line">x2apic: x2APIC</span><br><span class="line">movbe：交换字节指令后移动数据</span><br><span class="line">popcnt：返回设置为1指令的位数的计数（汉明权，即位计数）</span><br><span class="line">aes/aes-ni：高级加密标准（新指令）</span><br><span class="line">xsave：保存处理器扩展状态：还提供 XGETBY、XRSTOR、XSETBY</span><br><span class="line">avx：高级矢量扩展</span><br><span class="line">f16c：16 位 fp 转换 (CVT16)</span><br><span class="line">rdrand：从硬件随机数生成器指令中读取随机数</span><br></pre></td></tr></table></figure>

<h3 id="More-extended-AMD-flags-CPUID-level-0x80000001-ecx"><a href="#More-extended-AMD-flags-CPUID-level-0x80000001-ecx" class="headerlink" title="More extended AMD flags: CPUID level 0x80000001, ecx"></a>More extended AMD flags: CPUID level 0x80000001, ecx</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">lahf_lm：在长模式下从标志 (LAHF) 加载 AH 并将 AH 存储到标志 (SAHF)</span><br><span class="line">cmp_legacy：如果是,超线程无效</span><br><span class="line">svm：“安全虚拟机”：AMD-V</span><br><span class="line">extapic：扩展的 APIC 空间</span><br><span class="line">cr8_legacy：32 位模式下的 CR8</span><br><span class="line">abm：高级位操作</span><br><span class="line">sse4a：SSE-4A</span><br><span class="line">misalignsse：指示当一些旧的 SSE 指令对未对齐的数据进行操作时是否产生一般保护异常 (#GP)。还取决于 CR0 和对齐检查位</span><br><span class="line">3dnowprefetch：3DNow预取指令</span><br><span class="line">osvw：表示 OS Visible Workaround，它允许 OS 绕过处理器勘误表。</span><br><span class="line">ibs：基于指令的采样</span><br><span class="line">xop：扩展的 AVX 指令</span><br><span class="line">skinit：SKINIT/STGI 指令 # x86虚拟化的系列指令</span><br><span class="line">wdt：看门狗定时器</span><br><span class="line">tce：翻译缓存扩展</span><br><span class="line">topoext：拓扑扩展 CPUID 叶</span><br><span class="line">perfctr_core：核心性能计数器扩展</span><br><span class="line">perfctr_nb：NB 性能计数器扩展</span><br><span class="line">bpext：数据断点扩展</span><br><span class="line">perfctr_l2：L2 性能计数器扩展</span><br></pre></td></tr></table></figure>

<h3 id="辅助标志：Linux-定义-用于分散在各种-CPUID-级别的功能"><a href="#辅助标志：Linux-定义-用于分散在各种-CPUID-级别的功能" class="headerlink" title="辅助标志：Linux 定义 - 用于分散在各种 CPUID 级别的功能"></a>辅助标志：Linux 定义 - 用于分散在各种 CPUID 级别的功能</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">cpb：AMD 核心性能提升</span><br><span class="line">cat_l3：缓存分配技术L3</span><br><span class="line">cdp_l3：代码和数据优先级 L3</span><br><span class="line">hw_pstate：AMD HW-PSstate Hardware P-state</span><br><span class="line">sme：AMD 安全内存加密</span><br><span class="line">retpoline_amd：AMD Retpoline 缓解 # 防止被攻击的安全策略</span><br></pre></td></tr></table></figure>

<h3 id="Virtualization-flags-Linux-defined"><a href="#Virtualization-flags-Linux-defined" class="headerlink" title="Virtualization flags: Linux defined"></a>Virtualization flags: Linux defined</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">vmmcall：比 VMCALL 更喜欢 VMMCALL</span><br></pre></td></tr></table></figure>

<h3 id="Intel-defined-CPU-features-CPUID-level-0x00000007-0-ebx"><a href="#Intel-defined-CPU-features-CPUID-level-0x00000007-0-ebx" class="headerlink" title="Intel-defined CPU features, CPUID level 0x00000007:0 (ebx)"></a>Intel-defined CPU features, CPUID level 0x00000007:0 (ebx)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">fsgsbase：&#123;RD/WR&#125;&#123;FS/GS&#125;BASE 指令</span><br><span class="line">bmi1：第一 组位操作扩展</span><br><span class="line">avx2: AVX2 instructions</span><br><span class="line">smep：主管模式执行保护</span><br><span class="line">bmi2：第二 组位操作扩展</span><br><span class="line">cqm：缓存 QoS 监控(Quality of Service )</span><br><span class="line">rdt_a：资源总监技术分配</span><br><span class="line">rdseed：RDSEED 指令,RDRAND 用于仅需要高质量随机数的应用程序</span><br><span class="line">adx：ADCX 和 ADOX 指令</span><br><span class="line">smap：超级用户模式访问保护</span><br><span class="line">clflushopt：CLFLUSHOPT 指令, Optimized CLFLUSH，优化的缓存行刷回, 能够把指定缓存行（Cache Line）从所有级缓存中淘汰，若该缓存行中的数据被修改过，则将该数据写入主存；支持现状：目前主流处理器均支持该指令。</span><br><span class="line">clwb: CLWB instruction （Cache Line Write Back，缓存行写回）作用与 CLFLUSHOPT 相似，但在将缓存行中的数据写回之后，该缓存行仍将呈现为未被修改过的状态；支持现状</span><br><span class="line">sha_ni: SHA1/SHA256 Instruction Extensions</span><br></pre></td></tr></table></figure>

<h3 id="扩展状态功能，CPUID-级别-0x0000000d-1-eax"><a href="#扩展状态功能，CPUID-级别-0x0000000d-1-eax" class="headerlink" title="扩展状态功能，CPUID 级别 0x0000000d:1 (eax)"></a>扩展状态功能，CPUID 级别 0x0000000d:1 (eax)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">xsaveopt: Optimized XSAVE</span><br><span class="line">xsavec: XSAVEC 使用压缩保存处理器扩展状态</span><br><span class="line">xgetbv1: XGETBV with ECX = 1</span><br></pre></td></tr></table></figure>

<h3 id="Intel-defined-CPU-QoS-sub-leaf-CPUID-level-0x0000000F-0-edx"><a href="#Intel-defined-CPU-QoS-sub-leaf-CPUID-level-0x0000000F-0-edx" class="headerlink" title="Intel-defined CPU QoS sub-leaf, CPUID level 0x0000000F:0 (edx)"></a>Intel-defined CPU QoS sub-leaf, CPUID level 0x0000000F:0 (edx)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">cqm_llc: LLC QoS # last level cache (LLC)</span><br><span class="line">cqm_occup_llc: LLC occupancy monitoring #  Memory Bandwidth Monitoring (MBM)</span><br><span class="line">cqm_mbm_total: LLC total MBM monitoring</span><br><span class="line">cqm_mbm_local: LLC local MBM monitoring</span><br></pre></td></tr></table></figure>

<h3 id="AMD-defined-CPU-features-CPUID-level-0x80000008-ebx"><a href="#AMD-defined-CPU-features-CPUID-level-0x80000008-ebx" class="headerlink" title="AMD-defined CPU features, CPUID level 0x80000008 (ebx)"></a>AMD-defined CPU features, CPUID level 0x80000008 (ebx)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">clzero：CLZERO 指令,随 Zen 微体系结构引入的 AMD 供应商特定 x86 指令。CLZERO 通过向行中的每个字节写入零来清除由 RAX 寄存器中的逻辑地址指定的缓存行。</span><br><span class="line">irperf：指令退休性能计数器</span><br><span class="line">xsaveerptr：始终保存/恢复 FP 错误指针</span><br></pre></td></tr></table></figure>

<h3 id="Thermal-and-Power-Management-leaf-CPUID-level-0x00000006-eax"><a href="#Thermal-and-Power-Management-leaf-CPUID-level-0x00000006-eax" class="headerlink" title="Thermal and Power Management leaf, CPUID level 0x00000006 (eax)"></a>Thermal and Power Management leaf, CPUID level 0x00000006 (eax)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">arat: Always Running APIC Timer</span><br></pre></td></tr></table></figure>

<h3 id="AMD-SVM-特征识别，CPUID-级别-0x8000000a-edx"><a href="#AMD-SVM-特征识别，CPUID-级别-0x8000000a-edx" class="headerlink" title="AMD SVM 特征识别，CPUID 级别 0x8000000a (edx)"></a>AMD SVM 特征识别，CPUID 级别 0x8000000a (edx)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">npt：AMD 嵌套页表支持</span><br><span class="line">lbrv：AMD LBR 虚拟化支持</span><br><span class="line">svm_lock：AMD SVM 锁定 MSR</span><br><span class="line">nrip_save：AMD SVM next_rip 保存</span><br><span class="line">tsc_scale：AMD TSC 缩放支持</span><br><span class="line">vmcb_clean：AMD VMCB 清洁位支持</span><br><span class="line">flushbyasid：AMD 逐个 ASID 支持</span><br><span class="line">解码辅助：AMD 解码辅助支持</span><br><span class="line">pausefilter: AMD 过滤暂停拦截</span><br><span class="line">pfthreshold：AMD 暂停过滤器阈值</span><br><span class="line">avic：虚拟中断控制器</span><br><span class="line">vmsave_vmload：虚拟 VMSAVE VMLOAD</span><br><span class="line">vgif：虚拟 GIF</span><br></pre></td></tr></table></figure>

<h3 id="Intel-defined-CPU-features-CPUID-level-0x00000007-0-ecx"><a href="#Intel-defined-CPU-features-CPUID-level-0x00000007-0-ecx" class="headerlink" title="Intel-defined CPU features, CPUID level 0x00000007:0 (ecx)"></a>Intel-defined CPU features, CPUID level 0x00000007:0 (ecx)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">umip：用户模式指令保护</span><br></pre></td></tr></table></figure>

<h3 id="AMD-defined-CPU-features-CPUID-level-0x80000007-ebx"><a href="#AMD-defined-CPU-features-CPUID-level-0x80000007-ebx" class="headerlink" title="AMD-defined CPU features, CPUID level 0x80000007 (ebx)"></a>AMD-defined CPU features, CPUID level 0x80000007 (ebx)</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">overflow_recov：MCA 溢出恢复支持 # Machine Check Architecture (MCA)</span><br><span class="line">succor：不可纠正的错误控制和恢复</span><br><span class="line">smca：可扩展的 MCA</span><br></pre></td></tr></table></figure>

<h3 id="不知道的flags"><a href="#不知道的flags" class="headerlink" title="不知道的flags"></a>不知道的flags</h3><p>ssbd ibrs ibpb stibp</p>
<h3 id="Processor-P-states-and-C-states"><a href="#Processor-P-states-and-C-states" class="headerlink" title="Processor P-states and C-states"></a><a target="_blank" rel="noopener" href="https://www.thomas-krenn.com/en/wiki/Processor_P-states_and_C-states">Processor P-states and C-states</a></h3><p>英特尔处理器支持多种技术来优化功耗。 在本文中，我们概述了 p 状态（运行期间电压和 CPU 频率的优化）和 c 状态（如果内核不必执行任何指令，则优化功耗）。</p>
<h3 id="ADCX-和-ADOX"><a href="#ADCX-和-ADOX" class="headerlink" title="ADCX 和 ADOX"></a>ADCX 和 ADOX</h3><p>ADCX<br>将两个无符号整数加上进位，从<strong>进位</strong>标志中读取进位，并在必要时将其设置在那里。 不影响进位以外的其他标志。<br>ADOX<br>将两个无符号整数加上进位，从<strong>溢出</strong>标志中读取进位，并在必要时将其设置在那里。 不影响溢出以外的其他标志。</p>
<h2 id="需要进一步的研究学习"><a href="#需要进一步的研究学习" class="headerlink" title="需要进一步的研究学习"></a>需要进一步的研究学习</h2><p>暂无</p>
<h2 id="遇到的问题"><a href="#遇到的问题" class="headerlink" title="遇到的问题"></a>遇到的问题</h2><p>暂无</p>
<h2 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h2><p><a target="_blank" rel="noopener" href="https://unix.stackexchange.com/questions/43539/what-do-the-flags-in-proc-cpuinfo-mean">https://unix.stackexchange.com/questions/43539/what-do-the-flags-in-proc-cpuinfo-mean</a></p>
</div></article></div><nav class="pagination" role="navigation" aria-label="pagination"><div class="pagination-previous"><a href="/categories/Architecture/">Previous</a></div><div class="pagination-next"><a href="/categories/Architecture/page/3/">Next</a></div><ul class="pagination-list is-hidden-mobile"><li><a class="pagination-link" href="/categories/Architecture/">1</a></li><li><a class="pagination-link is-current" href="/categories/Architecture/page/2/">2</a></li><li><a class="pagination-link" href="/categories/Architecture/page/3/">3</a></li><li><a class="pagination-link" href="/categories/Architecture/page/4/">4</a></li></ul></nav></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar" src="https://octodex.github.com/images/hula_loop_octodex03.gif" alt="Shaojie Tan"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Shaojie Tan</p><p class="is-size-6 is-block">𝘊𝘰𝘮𝘱𝘶𝘵𝘦𝘳 𝘈𝘳𝘤𝘩𝘪𝘵𝘦𝘤𝘵𝘶𝘳𝘦 &amp; 𝘏𝘗𝘊</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>Anhui, Hefei, China</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">Posts</p><a href="/archives"><p class="title">350</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Categories</p><a href="/categories"><p class="title">29</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Tags</p><a href="/tags"><p class="title">473</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://github.com/Kirrito-k423" target="_blank" rel="noopener">Follow</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/Kirrito-k423"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Facebook" href="https://facebook.com"><i class="fab fa-facebook"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Twitter" href="https://twitter.com"><i class="fab fa-twitter"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Dribbble" href="https://dribbble.com"><i class="fab fa-dribbble"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="RSS" href="/"><i class="fas fa-rss"></i></a></div></div></div><!--!--><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">Categories</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/Algorithms/"><span class="level-start"><span class="level-item">Algorithms</span></span><span class="level-end"><span class="level-item tag">12</span></span></a></li><li><a class="level is-mobile" href="/categories/Architecture/"><span class="level-start"><span class="level-item">Architecture</span></span><span class="level-end"><span class="level-item tag">36</span></span></a></li><li><a class="level is-mobile" href="/categories/Artificial-Intelligence/"><span class="level-start"><span class="level-item">Artificial Intelligence</span></span><span class="level-end"><span class="level-item tag">7</span></span></a></li><li><a class="level is-mobile" href="/categories/Databases/"><span class="level-start"><span class="level-item">Databases</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/categories/HPC/"><span class="level-start"><span class="level-item">HPC</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/Network/"><span class="level-start"><span class="level-item">Network</span></span><span class="level-end"><span class="level-item tag">7</span></span></a></li><li><a class="level is-mobile" href="/categories/OOW/"><span class="level-start"><span class="level-item">OOW</span></span><span class="level-end"><span class="level-item tag">11</span></span></a></li><li><a class="level is-mobile" href="/categories/Operating-system/"><span class="level-start"><span class="level-item">Operating system</span></span><span class="level-end"><span class="level-item tag">8</span></span></a></li><li><a class="level is-mobile" href="/categories/Overview/"><span class="level-start"><span class="level-item">Overview</span></span><span class="level-end"><span class="level-item tag">10</span></span></a></li><li><a class="level is-mobile" href="/categories/Programming/"><span class="level-start"><span class="level-item">Programming</span></span><span class="level-end"><span class="level-item tag">20</span></span></a></li><li><a class="level is-mobile" href="/categories/Software/"><span class="level-start"><span class="level-item">Software</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/Tips/"><span class="level-start"><span class="level-item">Tips</span></span><span class="level-end"><span class="level-item tag">9</span></span></a></li><li><a class="level is-mobile" href="/categories/Treasure/"><span class="level-start"><span class="level-item">Treasure</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/Tutorials/"><span class="level-start"><span class="level-item">Tutorials</span></span><span class="level-end"><span class="level-item tag">118</span></span></a></li><li><a class="level is-mobile" href="/categories/Values/"><span class="level-start"><span class="level-item">Values</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/categories/architecture/"><span class="level-start"><span class="level-item">architecture</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/categories/diary/"><span class="level-start"><span class="level-item">diary</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/categories/english/"><span class="level-start"><span class="level-item">english</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/categories/hardware/"><span class="level-start"><span class="level-item">hardware</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/math/"><span class="level-start"><span class="level-item">math</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/categories/network/"><span class="level-start"><span class="level-item">network</span></span><span class="level-end"><span class="level-item tag">19</span></span></a></li><li><a class="level is-mobile" href="/categories/operating-system/"><span class="level-start"><span class="level-item">operating system</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li><li><a class="level is-mobile" href="/categories/security/"><span class="level-start"><span class="level-item">security</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/categories/software/"><span class="level-start"><span class="level-item">software</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/categories/thinking/"><span class="level-start"><span class="level-item">thinking</span></span><span class="level-end"><span class="level-item tag">6</span></span></a><ul><li><a class="level is-mobile" href="/categories/thinking/OOW/"><span class="level-start"><span class="level-item">OOW</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></li><li><a class="level is-mobile" href="/categories/tips/"><span class="level-start"><span class="level-item">tips</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li><li><a class="level is-mobile" href="/categories/toLearn/"><span class="level-start"><span class="level-item">toLearn</span></span><span class="level-end"><span class="level-item tag">49</span></span></a></li><li><a class="level is-mobile" href="/categories/values/"><span class="level-start"><span class="level-item">values</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li></ul></div></div></div><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">Subscribe for updates</h3><form action="https://feedburner.google.com/fb/a/mailverify" method="post" target="popupwindow" onsubmit="window.open(&#039;https://feedburner.google.com/fb/a/mailverify?uri=&#039;,&#039;popupwindow&#039;,&#039;scrollbars=yes,width=550,height=520&#039;);return true"><input type="hidden" value="" name="uri"><input type="hidden" name="loc" value="en_US"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="Subscribe"></div></div></form></div></div></div><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">follow.it</h3><form action="" method="post" target="_blank"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="Subscribe"></div></div></form></div></div></div><div class="card widget" data-type="links"><div class="card-content"><div class="menu"><h3 class="menu-label">Links</h3><ul class="menu-list"><li><a class="level is-mobile" href="https://ibug.io/" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">ibugs</span></span><span class="level-right"><span class="level-item tag">ibug.io</span></span></a></li><li><a class="level is-mobile" href="https://jia.je/" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">jiegec</span></span><span class="level-right"><span class="level-item tag">jia.je</span></span></a></li><li><a class="level is-mobile" href="https://leimao.github.io/" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">leimao</span></span><span class="level-right"><span class="level-item tag">leimao.github.io</span></span></a></li></ul></div></div></div><div class="column-right-shadow is-hidden-widescreen"></div></div><div class="column column-right is-4-tablet is-4-desktop is-3-widescreen is-hidden-touch is-hidden-desktop-only order-3"><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">Recents</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-11-26T02:45:00.000Z">2023-11-26</time></p><p class="title"><a href="/2023/11/26/OutOfWork/1-lifeAndCareer/salaryTaxInsurance/">Salary &amp; Tax &amp; Insurance</a></p><p class="categories"><a href="/categories/OOW/">OOW</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-11-24T10:33:09.000Z">2023-11-24</time></p><p class="title"><a href="/2023/11/24/OutOfWork/3-homepage/team/When4teampage/">When &amp; How 4 team presentation page &amp; knowledge database pool</a></p><p class="categories"><a href="/categories/thinking/">thinking</a> / <a href="/categories/thinking/OOW/">OOW</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-11-22T08:12:35.000Z">2023-11-22</time></p><p class="title"><a href="/2023/11/22/Work/hardware/dataLink/">Data Link</a></p><p class="categories"><a href="/categories/hardware/">hardware</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-11-19T10:15:31.000Z">2023-11-19</time></p><p class="title"><a href="/2023/11/19/Work/network/example/wireguardServer2Server/">Wireguard Server 2 Server in OpenWRT</a></p><p class="categories"><a href="/categories/network/">network</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-11-18T02:42:03.000Z">2023-11-18</time></p><p class="title"><a href="/2023/11/18/OutOfWork/4-devices/nas/DockerOnNas/">Docker On Nas</a></p><p class="categories"><a href="/categories/OOW/">OOW</a></p></div></article></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">Archives</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2023/"><span class="level-start"><span class="level-item">2023</span></span><span class="level-end"><span class="level-item tag">211</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/"><span class="level-start"><span class="level-item">2022</span></span><span class="level-end"><span class="level-item tag">67</span></span></a></li><li><a class="level is-mobile" href="/archives/2021/"><span class="level-start"><span class="level-item">2021</span></span><span class="level-end"><span class="level-item tag">72</span></span></a></li></ul></div></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">Tags</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/5G/"><span class="tag">5G</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/64bits-vs-32bits/"><span class="tag">64bits vs 32bits</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/AI/"><span class="tag">AI</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/AMAT/"><span class="tag">AMAT</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/AMD/"><span class="tag">AMD</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/ASPLOS/"><span class="tag">ASPLOS</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/ATI/"><span class="tag">ATI</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/AVX/"><span class="tag">AVX</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Algorithm/"><span class="tag">Algorithm</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Alpha/"><span class="tag">Alpha</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Analysis/"><span class="tag">Analysis</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Apt/"><span class="tag">Apt</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Assembly/"><span class="tag">Assembly</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/BFS/"><span class="tag">BFS</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/BHive/"><span class="tag">BHive</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/BT/"><span class="tag">BT</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/BTL/"><span class="tag">BTL</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Baka-Mitai/"><span class="tag">Baka Mitai</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Bash/"><span class="tag">Bash</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Big-Endian/"><span class="tag">Big-Endian</span><span class="tag">1</span></a></div></div></div></div></div></div></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/logo.svg" alt="SHAOJIE&#039;S BOOK" height="28"></a><p class="is-size-7"><span>&copy; 2023 Shaojie Tan</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a></p><p class="is-size-7">© 2019</p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/Kirrito-k423/hexo-theme-icarus"><i class="fab fa-github"></i></a></p></div></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script><script>moment.locale("en");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="Back to top" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "This website uses cookies to improve your experience.",
          dismiss: "Got it!",
          allow: "Allow cookies",
          deny: "Decline",
          link: "Learn more",
          policy: "Cookie Policy",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><!--!--><!--!--><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="Type something..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"Type something...","untitled":"(Untitled)","posts":"Posts","pages":"Pages","categories":"Categories","tags":"Tags"});
        });</script></body></html>