<profile>

<section name = "Vivado HLS Report for 'StreamingDataWidthCo'" level="0">
<item name = "Date">Mon Mar  1 14:00:13 2021
</item>
<item name = "Version">2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)</item>
<item name = "Project">project_StreamingDataflowPartition_0_IODMA_0</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.186 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 221, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 208, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="o_fu_172_p2">+, 0, 0, 39, 1, 32</column>
<column name="t_fu_160_p2">+, 0, 0, 39, 32, 1</column>
<column name="totalIters_fu_149_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op26_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln476_fu_155_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln479_fu_166_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln490_fu_178_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln490_fu_184_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_p_025_0_i_phi_fu_97_p4">9, 2, 56, 112</column>
<column name="ap_phi_mux_p_Val2_s_phi_fu_130_p4">15, 3, 64, 192</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="numReps_blk_n">9, 2, 1, 2</column>
<column name="o_0_i_reg_105">9, 2, 32, 64</column>
<column name="out_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="p_025_0_i_reg_93">9, 2, 56, 112</column>
<column name="t_0_i_reg_116">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln476_reg_217">1, 0, 1, 0</column>
<column name="icmp_ln476_reg_217_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln479_reg_226">1, 0, 1, 0</column>
<column name="o_0_i_reg_105">32, 0, 32, 0</column>
<column name="p_025_0_i_reg_93">56, 0, 56, 0</column>
<column name="t_0_i_reg_116">32, 0, 32, 0</column>
<column name="totalIters_reg_212">22, 0, 32, 10</column>
<column name="trunc_ln_reg_240">56, 0, 56, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingDataWidthCo, return value</column>
<column name="in_V_V_dout">in, 64, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_TDATA">out, 8, axis, out_V_V, pointer</column>
<column name="out_V_V_TVALID">out, 1, axis, out_V_V, pointer</column>
<column name="out_V_V_TREADY">in, 1, axis, out_V_V, pointer</column>
<column name="numReps_dout">in, 32, ap_fifo, numReps, pointer</column>
<column name="numReps_empty_n">in, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_read">out, 1, ap_fifo, numReps, pointer</column>
</table>
</item>
</section>
</profile>
