
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifstat_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020b8 <.init>:
  4020b8:	stp	x29, x30, [sp, #-16]!
  4020bc:	mov	x29, sp
  4020c0:	bl	402800 <ferror@plt+0x60>
  4020c4:	ldp	x29, x30, [sp], #16
  4020c8:	ret

Disassembly of section .plt:

00000000004020d0 <memcpy@plt-0x20>:
  4020d0:	stp	x16, x30, [sp, #-16]!
  4020d4:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4020d8:	ldr	x17, [x16, #4088]
  4020dc:	add	x16, x16, #0xff8
  4020e0:	br	x17
  4020e4:	nop
  4020e8:	nop
  4020ec:	nop

00000000004020f0 <memcpy@plt>:
  4020f0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4020f4:	ldr	x17, [x16]
  4020f8:	add	x16, x16, #0x0
  4020fc:	br	x17

0000000000402100 <recvmsg@plt>:
  402100:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402104:	ldr	x17, [x16, #8]
  402108:	add	x16, x16, #0x8
  40210c:	br	x17

0000000000402110 <strtoul@plt>:
  402110:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402114:	ldr	x17, [x16, #16]
  402118:	add	x16, x16, #0x10
  40211c:	br	x17

0000000000402120 <strlen@plt>:
  402120:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402124:	ldr	x17, [x16, #24]
  402128:	add	x16, x16, #0x18
  40212c:	br	x17

0000000000402130 <exit@plt>:
  402130:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402134:	ldr	x17, [x16, #32]
  402138:	add	x16, x16, #0x20
  40213c:	br	x17

0000000000402140 <perror@plt>:
  402140:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402144:	ldr	x17, [x16, #40]
  402148:	add	x16, x16, #0x28
  40214c:	br	x17

0000000000402150 <__cmsg_nxthdr@plt>:
  402150:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402154:	ldr	x17, [x16, #48]
  402158:	add	x16, x16, #0x30
  40215c:	br	x17

0000000000402160 <listen@plt>:
  402160:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402164:	ldr	x17, [x16, #56]
  402168:	add	x16, x16, #0x38
  40216c:	br	x17

0000000000402170 <strtoll@plt>:
  402170:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402174:	ldr	x17, [x16, #64]
  402178:	add	x16, x16, #0x40
  40217c:	br	x17

0000000000402180 <daemon@plt>:
  402180:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402184:	ldr	x17, [x16, #72]
  402188:	add	x16, x16, #0x48
  40218c:	br	x17

0000000000402190 <strtod@plt>:
  402190:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402194:	ldr	x17, [x16, #80]
  402198:	add	x16, x16, #0x50
  40219c:	br	x17

00000000004021a0 <geteuid@plt>:
  4021a0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4021a4:	ldr	x17, [x16, #88]
  4021a8:	add	x16, x16, #0x58
  4021ac:	br	x17

00000000004021b0 <sethostent@plt>:
  4021b0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4021b4:	ldr	x17, [x16, #96]
  4021b8:	add	x16, x16, #0x60
  4021bc:	br	x17

00000000004021c0 <bind@plt>:
  4021c0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4021c4:	ldr	x17, [x16, #104]
  4021c8:	add	x16, x16, #0x68
  4021cc:	br	x17

00000000004021d0 <ftell@plt>:
  4021d0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4021d4:	ldr	x17, [x16, #112]
  4021d8:	add	x16, x16, #0x70
  4021dc:	br	x17

00000000004021e0 <sprintf@plt>:
  4021e0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4021e4:	ldr	x17, [x16, #120]
  4021e8:	add	x16, x16, #0x78
  4021ec:	br	x17

00000000004021f0 <getuid@plt>:
  4021f0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4021f4:	ldr	x17, [x16, #128]
  4021f8:	add	x16, x16, #0x80
  4021fc:	br	x17

0000000000402200 <putc@plt>:
  402200:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402204:	ldr	x17, [x16, #136]
  402208:	add	x16, x16, #0x88
  40220c:	br	x17

0000000000402210 <strftime@plt>:
  402210:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402214:	ldr	x17, [x16, #144]
  402218:	add	x16, x16, #0x90
  40221c:	br	x17

0000000000402220 <fputc@plt>:
  402220:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402224:	ldr	x17, [x16, #152]
  402228:	add	x16, x16, #0x98
  40222c:	br	x17

0000000000402230 <fork@plt>:
  402230:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402234:	ldr	x17, [x16, #160]
  402238:	add	x16, x16, #0xa0
  40223c:	br	x17

0000000000402240 <snprintf@plt>:
  402240:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402244:	ldr	x17, [x16, #168]
  402248:	add	x16, x16, #0xa8
  40224c:	br	x17

0000000000402250 <fileno@plt>:
  402250:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402254:	ldr	x17, [x16, #176]
  402258:	add	x16, x16, #0xb0
  40225c:	br	x17

0000000000402260 <localtime@plt>:
  402260:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402264:	ldr	x17, [x16, #184]
  402268:	add	x16, x16, #0xb8
  40226c:	br	x17

0000000000402270 <signal@plt>:
  402270:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402274:	ldr	x17, [x16, #192]
  402278:	add	x16, x16, #0xc0
  40227c:	br	x17

0000000000402280 <ftruncate64@plt>:
  402280:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402284:	ldr	x17, [x16, #200]
  402288:	add	x16, x16, #0xc8
  40228c:	br	x17

0000000000402290 <fclose@plt>:
  402290:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402294:	ldr	x17, [x16, #208]
  402298:	add	x16, x16, #0xd0
  40229c:	br	x17

00000000004022a0 <atoi@plt>:
  4022a0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4022a4:	ldr	x17, [x16, #216]
  4022a8:	add	x16, x16, #0xd8
  4022ac:	br	x17

00000000004022b0 <getpid@plt>:
  4022b0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4022b4:	ldr	x17, [x16, #224]
  4022b8:	add	x16, x16, #0xe0
  4022bc:	br	x17

00000000004022c0 <time@plt>:
  4022c0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4022c4:	ldr	x17, [x16, #232]
  4022c8:	add	x16, x16, #0xe8
  4022cc:	br	x17

00000000004022d0 <malloc@plt>:
  4022d0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4022d4:	ldr	x17, [x16, #240]
  4022d8:	add	x16, x16, #0xf0
  4022dc:	br	x17

00000000004022e0 <setsockopt@plt>:
  4022e0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4022e4:	ldr	x17, [x16, #248]
  4022e8:	add	x16, x16, #0xf8
  4022ec:	br	x17

00000000004022f0 <poll@plt>:
  4022f0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4022f4:	ldr	x17, [x16, #256]
  4022f8:	add	x16, x16, #0x100
  4022fc:	br	x17

0000000000402300 <__isoc99_fscanf@plt>:
  402300:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402304:	ldr	x17, [x16, #264]
  402308:	add	x16, x16, #0x108
  40230c:	br	x17

0000000000402310 <strncmp@plt>:
  402310:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402314:	ldr	x17, [x16, #272]
  402318:	add	x16, x16, #0x110
  40231c:	br	x17

0000000000402320 <__libc_start_main@plt>:
  402320:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402324:	ldr	x17, [x16, #280]
  402328:	add	x16, x16, #0x118
  40232c:	br	x17

0000000000402330 <strcat@plt>:
  402330:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402334:	ldr	x17, [x16, #288]
  402338:	add	x16, x16, #0x120
  40233c:	br	x17

0000000000402340 <flock@plt>:
  402340:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402344:	ldr	x17, [x16, #296]
  402348:	add	x16, x16, #0x128
  40234c:	br	x17

0000000000402350 <if_indextoname@plt>:
  402350:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402354:	ldr	x17, [x16, #304]
  402358:	add	x16, x16, #0x130
  40235c:	br	x17

0000000000402360 <memset@plt>:
  402360:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402364:	ldr	x17, [x16, #312]
  402368:	add	x16, x16, #0x138
  40236c:	br	x17

0000000000402370 <fdopen@plt>:
  402370:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402374:	ldr	x17, [x16, #320]
  402378:	add	x16, x16, #0x140
  40237c:	br	x17

0000000000402380 <gettimeofday@plt>:
  402380:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402384:	ldr	x17, [x16, #328]
  402388:	add	x16, x16, #0x148
  40238c:	br	x17

0000000000402390 <accept@plt>:
  402390:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402394:	ldr	x17, [x16, #336]
  402398:	add	x16, x16, #0x150
  40239c:	br	x17

00000000004023a0 <random@plt>:
  4023a0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4023a4:	ldr	x17, [x16, #344]
  4023a8:	add	x16, x16, #0x158
  4023ac:	br	x17

00000000004023b0 <sendmsg@plt>:
  4023b0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4023b4:	ldr	x17, [x16, #352]
  4023b8:	add	x16, x16, #0x160
  4023bc:	br	x17

00000000004023c0 <cap_get_flag@plt>:
  4023c0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4023c4:	ldr	x17, [x16, #360]
  4023c8:	add	x16, x16, #0x168
  4023cc:	br	x17

00000000004023d0 <bcmp@plt>:
  4023d0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4023d4:	ldr	x17, [x16, #368]
  4023d8:	add	x16, x16, #0x170
  4023dc:	br	x17

00000000004023e0 <strcasecmp@plt>:
  4023e0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4023e4:	ldr	x17, [x16, #376]
  4023e8:	add	x16, x16, #0x178
  4023ec:	br	x17

00000000004023f0 <realloc@plt>:
  4023f0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4023f4:	ldr	x17, [x16, #384]
  4023f8:	add	x16, x16, #0x180
  4023fc:	br	x17

0000000000402400 <rewind@plt>:
  402400:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402404:	ldr	x17, [x16, #392]
  402408:	add	x16, x16, #0x188
  40240c:	br	x17

0000000000402410 <cap_set_proc@plt>:
  402410:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402414:	ldr	x17, [x16, #400]
  402418:	add	x16, x16, #0x190
  40241c:	br	x17

0000000000402420 <strdup@plt>:
  402420:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402424:	ldr	x17, [x16, #408]
  402428:	add	x16, x16, #0x198
  40242c:	br	x17

0000000000402430 <strerror@plt>:
  402430:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402434:	ldr	x17, [x16, #416]
  402438:	add	x16, x16, #0x1a0
  40243c:	br	x17

0000000000402440 <close@plt>:
  402440:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402444:	ldr	x17, [x16, #424]
  402448:	add	x16, x16, #0x1a8
  40244c:	br	x17

0000000000402450 <strrchr@plt>:
  402450:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402454:	ldr	x17, [x16, #432]
  402458:	add	x16, x16, #0x1b0
  40245c:	br	x17

0000000000402460 <recv@plt>:
  402460:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402464:	ldr	x17, [x16, #440]
  402468:	add	x16, x16, #0x1b8
  40246c:	br	x17

0000000000402470 <__gmon_start__@plt>:
  402470:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402474:	ldr	x17, [x16, #448]
  402478:	add	x16, x16, #0x1c0
  40247c:	br	x17

0000000000402480 <abort@plt>:
  402480:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402484:	ldr	x17, [x16, #456]
  402488:	add	x16, x16, #0x1c8
  40248c:	br	x17

0000000000402490 <feof@plt>:
  402490:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402494:	ldr	x17, [x16, #464]
  402498:	add	x16, x16, #0x1d0
  40249c:	br	x17

00000000004024a0 <getopt_long@plt>:
  4024a0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4024a4:	ldr	x17, [x16, #472]
  4024a8:	add	x16, x16, #0x1d8
  4024ac:	br	x17

00000000004024b0 <strcmp@plt>:
  4024b0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4024b4:	ldr	x17, [x16, #480]
  4024b8:	add	x16, x16, #0x1e0
  4024bc:	br	x17

00000000004024c0 <__ctype_b_loc@plt>:
  4024c0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4024c4:	ldr	x17, [x16, #488]
  4024c8:	add	x16, x16, #0x1e8
  4024cc:	br	x17

00000000004024d0 <strtol@plt>:
  4024d0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4024d4:	ldr	x17, [x16, #496]
  4024d8:	add	x16, x16, #0x1f0
  4024dc:	br	x17

00000000004024e0 <cap_get_proc@plt>:
  4024e0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4024e4:	ldr	x17, [x16, #504]
  4024e8:	add	x16, x16, #0x1f8
  4024ec:	br	x17

00000000004024f0 <fread@plt>:
  4024f0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4024f4:	ldr	x17, [x16, #512]
  4024f8:	add	x16, x16, #0x200
  4024fc:	br	x17

0000000000402500 <getline@plt>:
  402500:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402504:	ldr	x17, [x16, #520]
  402508:	add	x16, x16, #0x208
  40250c:	br	x17

0000000000402510 <gethostbyaddr@plt>:
  402510:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402514:	ldr	x17, [x16, #528]
  402518:	add	x16, x16, #0x210
  40251c:	br	x17

0000000000402520 <free@plt>:
  402520:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402524:	ldr	x17, [x16, #536]
  402528:	add	x16, x16, #0x218
  40252c:	br	x17

0000000000402530 <inet_pton@plt>:
  402530:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402534:	ldr	x17, [x16, #544]
  402538:	add	x16, x16, #0x220
  40253c:	br	x17

0000000000402540 <__fxstat64@plt>:
  402540:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402544:	ldr	x17, [x16, #552]
  402548:	add	x16, x16, #0x228
  40254c:	br	x17

0000000000402550 <send@plt>:
  402550:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402554:	ldr	x17, [x16, #560]
  402558:	add	x16, x16, #0x230
  40255c:	br	x17

0000000000402560 <connect@plt>:
  402560:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402564:	ldr	x17, [x16, #568]
  402568:	add	x16, x16, #0x238
  40256c:	br	x17

0000000000402570 <strspn@plt>:
  402570:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402574:	ldr	x17, [x16, #576]
  402578:	add	x16, x16, #0x240
  40257c:	br	x17

0000000000402580 <strchr@plt>:
  402580:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402584:	ldr	x17, [x16, #584]
  402588:	add	x16, x16, #0x248
  40258c:	br	x17

0000000000402590 <strtoull@plt>:
  402590:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402594:	ldr	x17, [x16, #592]
  402598:	add	x16, x16, #0x250
  40259c:	br	x17

00000000004025a0 <fwrite@plt>:
  4025a0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4025a4:	ldr	x17, [x16, #600]
  4025a8:	add	x16, x16, #0x258
  4025ac:	br	x17

00000000004025b0 <fnmatch@plt>:
  4025b0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4025b4:	ldr	x17, [x16, #608]
  4025b8:	add	x16, x16, #0x260
  4025bc:	br	x17

00000000004025c0 <socket@plt>:
  4025c0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4025c4:	ldr	x17, [x16, #616]
  4025c8:	add	x16, x16, #0x268
  4025cc:	br	x17

00000000004025d0 <fflush@plt>:
  4025d0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4025d4:	ldr	x17, [x16, #624]
  4025d8:	add	x16, x16, #0x270
  4025dc:	br	x17

00000000004025e0 <strcpy@plt>:
  4025e0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4025e4:	ldr	x17, [x16, #632]
  4025e8:	add	x16, x16, #0x278
  4025ec:	br	x17

00000000004025f0 <fopen64@plt>:
  4025f0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4025f4:	ldr	x17, [x16, #640]
  4025f8:	add	x16, x16, #0x280
  4025fc:	br	x17

0000000000402600 <getsockopt@plt>:
  402600:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402604:	ldr	x17, [x16, #648]
  402608:	add	x16, x16, #0x288
  40260c:	br	x17

0000000000402610 <cap_clear@plt>:
  402610:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402614:	ldr	x17, [x16, #656]
  402618:	add	x16, x16, #0x290
  40261c:	br	x17

0000000000402620 <isatty@plt>:
  402620:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402624:	ldr	x17, [x16, #664]
  402628:	add	x16, x16, #0x298
  40262c:	br	x17

0000000000402630 <sysconf@plt>:
  402630:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402634:	ldr	x17, [x16, #672]
  402638:	add	x16, x16, #0x2a0
  40263c:	br	x17

0000000000402640 <open64@plt>:
  402640:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402644:	ldr	x17, [x16, #680]
  402648:	add	x16, x16, #0x2a8
  40264c:	br	x17

0000000000402650 <asctime@plt>:
  402650:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402654:	ldr	x17, [x16, #688]
  402658:	add	x16, x16, #0x2b0
  40265c:	br	x17

0000000000402660 <cap_free@plt>:
  402660:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402664:	ldr	x17, [x16, #696]
  402668:	add	x16, x16, #0x2b8
  40266c:	br	x17

0000000000402670 <if_nametoindex@plt>:
  402670:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402674:	ldr	x17, [x16, #704]
  402678:	add	x16, x16, #0x2c0
  40267c:	br	x17

0000000000402680 <strchrnul@plt>:
  402680:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402684:	ldr	x17, [x16, #712]
  402688:	add	x16, x16, #0x2c8
  40268c:	br	x17

0000000000402690 <strstr@plt>:
  402690:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402694:	ldr	x17, [x16, #720]
  402698:	add	x16, x16, #0x2d0
  40269c:	br	x17

00000000004026a0 <__isoc99_sscanf@plt>:
  4026a0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4026a4:	ldr	x17, [x16, #728]
  4026a8:	add	x16, x16, #0x2d8
  4026ac:	br	x17

00000000004026b0 <strncpy@plt>:
  4026b0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4026b4:	ldr	x17, [x16, #736]
  4026b8:	add	x16, x16, #0x2e0
  4026bc:	br	x17

00000000004026c0 <strcspn@plt>:
  4026c0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4026c4:	ldr	x17, [x16, #744]
  4026c8:	add	x16, x16, #0x2e8
  4026cc:	br	x17

00000000004026d0 <vfprintf@plt>:
  4026d0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4026d4:	ldr	x17, [x16, #752]
  4026d8:	add	x16, x16, #0x2f0
  4026dc:	br	x17

00000000004026e0 <printf@plt>:
  4026e0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4026e4:	ldr	x17, [x16, #760]
  4026e8:	add	x16, x16, #0x2f8
  4026ec:	br	x17

00000000004026f0 <__assert_fail@plt>:
  4026f0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4026f4:	ldr	x17, [x16, #768]
  4026f8:	add	x16, x16, #0x300
  4026fc:	br	x17

0000000000402700 <__errno_location@plt>:
  402700:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402704:	ldr	x17, [x16, #776]
  402708:	add	x16, x16, #0x308
  40270c:	br	x17

0000000000402710 <getenv@plt>:
  402710:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402714:	ldr	x17, [x16, #784]
  402718:	add	x16, x16, #0x310
  40271c:	br	x17

0000000000402720 <putchar@plt>:
  402720:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402724:	ldr	x17, [x16, #792]
  402728:	add	x16, x16, #0x318
  40272c:	br	x17

0000000000402730 <getsockname@plt>:
  402730:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402734:	ldr	x17, [x16, #800]
  402738:	add	x16, x16, #0x320
  40273c:	br	x17

0000000000402740 <waitpid@plt>:
  402740:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402744:	ldr	x17, [x16, #808]
  402748:	add	x16, x16, #0x328
  40274c:	br	x17

0000000000402750 <unlink@plt>:
  402750:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402754:	ldr	x17, [x16, #816]
  402758:	add	x16, x16, #0x330
  40275c:	br	x17

0000000000402760 <fprintf@plt>:
  402760:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402764:	ldr	x17, [x16, #824]
  402768:	add	x16, x16, #0x338
  40276c:	br	x17

0000000000402770 <fgets@plt>:
  402770:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402774:	ldr	x17, [x16, #832]
  402778:	add	x16, x16, #0x340
  40277c:	br	x17

0000000000402780 <exp@plt>:
  402780:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402784:	ldr	x17, [x16, #840]
  402788:	add	x16, x16, #0x348
  40278c:	br	x17

0000000000402790 <inet_ntop@plt>:
  402790:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  402794:	ldr	x17, [x16, #848]
  402798:	add	x16, x16, #0x350
  40279c:	br	x17

00000000004027a0 <ferror@plt>:
  4027a0:	adrp	x16, 41e000 <ferror@plt+0x1b860>
  4027a4:	ldr	x17, [x16, #856]
  4027a8:	add	x16, x16, #0x358
  4027ac:	br	x17

Disassembly of section .text:

00000000004027b0 <.text>:
  4027b0:	mov	x29, #0x0                   	// #0
  4027b4:	mov	x30, #0x0                   	// #0
  4027b8:	mov	x5, x0
  4027bc:	ldr	x1, [sp]
  4027c0:	add	x2, sp, #0x8
  4027c4:	mov	x6, sp
  4027c8:	movz	x0, #0x0, lsl #48
  4027cc:	movk	x0, #0x0, lsl #32
  4027d0:	movk	x0, #0x40, lsl #16
  4027d4:	movk	x0, #0x28bc
  4027d8:	movz	x3, #0x0, lsl #48
  4027dc:	movk	x3, #0x0, lsl #32
  4027e0:	movk	x3, #0x40, lsl #16
  4027e4:	movk	x3, #0xbe08
  4027e8:	movz	x4, #0x0, lsl #48
  4027ec:	movk	x4, #0x0, lsl #32
  4027f0:	movk	x4, #0x40, lsl #16
  4027f4:	movk	x4, #0xbe88
  4027f8:	bl	402320 <__libc_start_main@plt>
  4027fc:	bl	402480 <abort@plt>
  402800:	adrp	x0, 41d000 <ferror@plt+0x1a860>
  402804:	ldr	x0, [x0, #4040]
  402808:	cbz	x0, 402810 <ferror@plt+0x70>
  40280c:	b	402470 <__gmon_start__@plt>
  402810:	ret
  402814:	nop
  402818:	adrp	x0, 41e000 <ferror@plt+0x1b860>
  40281c:	add	x0, x0, #0x380
  402820:	adrp	x1, 41e000 <ferror@plt+0x1b860>
  402824:	add	x1, x1, #0x380
  402828:	cmp	x1, x0
  40282c:	b.eq	402844 <ferror@plt+0xa4>  // b.none
  402830:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402834:	ldr	x1, [x1, #3768]
  402838:	cbz	x1, 402844 <ferror@plt+0xa4>
  40283c:	mov	x16, x1
  402840:	br	x16
  402844:	ret
  402848:	adrp	x0, 41e000 <ferror@plt+0x1b860>
  40284c:	add	x0, x0, #0x380
  402850:	adrp	x1, 41e000 <ferror@plt+0x1b860>
  402854:	add	x1, x1, #0x380
  402858:	sub	x1, x1, x0
  40285c:	lsr	x2, x1, #63
  402860:	add	x1, x2, x1, asr #3
  402864:	cmp	xzr, x1, asr #1
  402868:	asr	x1, x1, #1
  40286c:	b.eq	402884 <ferror@plt+0xe4>  // b.none
  402870:	adrp	x2, 40b000 <ferror@plt+0x8860>
  402874:	ldr	x2, [x2, #3776]
  402878:	cbz	x2, 402884 <ferror@plt+0xe4>
  40287c:	mov	x16, x2
  402880:	br	x16
  402884:	ret
  402888:	stp	x29, x30, [sp, #-32]!
  40288c:	mov	x29, sp
  402890:	str	x19, [sp, #16]
  402894:	adrp	x19, 41e000 <ferror@plt+0x1b860>
  402898:	ldrb	w0, [x19, #928]
  40289c:	cbnz	w0, 4028ac <ferror@plt+0x10c>
  4028a0:	bl	402818 <ferror@plt+0x78>
  4028a4:	mov	w0, #0x1                   	// #1
  4028a8:	strb	w0, [x19, #928]
  4028ac:	ldr	x19, [sp, #16]
  4028b0:	ldp	x29, x30, [sp], #32
  4028b4:	ret
  4028b8:	b	402848 <ferror@plt+0xa8>
  4028bc:	sub	sp, sp, #0x1e0
  4028c0:	stp	x28, x27, [sp, #400]
  4028c4:	stp	x24, x23, [sp, #432]
  4028c8:	stp	x22, x21, [sp, #448]
  4028cc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4028d0:	adrp	x22, 40c000 <ferror@plt+0x9860>
  4028d4:	adrp	x23, 40b000 <ferror@plt+0x8860>
  4028d8:	adrp	x27, 40b000 <ferror@plt+0x8860>
  4028dc:	stp	x26, x25, [sp, #416]
  4028e0:	stp	x20, x19, [sp, #464]
  4028e4:	mov	x19, x1
  4028e8:	mov	w21, w0
  4028ec:	mov	x20, xzr
  4028f0:	add	x22, x22, #0x1d8
  4028f4:	add	x23, x23, #0xf50
  4028f8:	add	x27, x27, #0xed0
  4028fc:	mov	w28, #0x1                   	// #1
  402900:	adrp	x24, 41e000 <ferror@plt+0x1b860>
  402904:	mov	x25, x8
  402908:	adrp	x26, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40290c:	stp	x29, x30, [sp, #384]
  402910:	add	x29, sp, #0x180
  402914:	strb	wzr, [x8, #3624]
  402918:	b	402920 <ferror@plt+0x180>
  40291c:	str	w28, [x26, #3572]
  402920:	mov	w0, w21
  402924:	mov	x1, x19
  402928:	mov	x2, x22
  40292c:	mov	x3, x23
  402930:	mov	x4, xzr
  402934:	bl	4024a0 <getopt_long@plt>
  402938:	add	w8, w0, #0x1
  40293c:	cmp	w8, #0x7b
  402940:	b.hi	4029f4 <ferror@plt+0x254>  // b.pmore
  402944:	adr	x9, 40291c <ferror@plt+0x17c>
  402948:	ldrb	w10, [x27, x8]
  40294c:	add	x9, x9, x10, lsl #2
  402950:	br	x9
  402954:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402958:	str	w28, [x8, #3784]
  40295c:	b	402920 <ferror@plt+0x180>
  402960:	ldr	x0, [x24, #904]
  402964:	bl	4022a0 <atoi@plt>
  402968:	cmp	w0, #0x0
  40296c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402970:	str	w0, [x8, #3628]
  402974:	b.gt	402920 <ferror@plt+0x180>
  402978:	b	402cf0 <ferror@plt+0x550>
  40297c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402980:	str	w28, [x8, #3600]
  402984:	b	402920 <ferror@plt+0x180>
  402988:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40298c:	str	w28, [x8, #3596]
  402990:	b	402920 <ferror@plt+0x180>
  402994:	ldr	x0, [x24, #904]
  402998:	bl	4022a0 <atoi@plt>
  40299c:	mov	w8, #0x3e8                 	// #1000
  4029a0:	mul	w8, w0, w8
  4029a4:	cmp	w0, #0x0
  4029a8:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4029ac:	str	w8, [x9, #3788]
  4029b0:	b.gt	402920 <ferror@plt+0x180>
  4029b4:	b	402d08 <ferror@plt+0x568>
  4029b8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4029bc:	str	w28, [x8, #3804]
  4029c0:	b	402920 <ferror@plt+0x180>
  4029c4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4029c8:	str	w28, [x8, #3612]
  4029cc:	b	402920 <ferror@plt+0x180>
  4029d0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4029d4:	str	w28, [x8, #3608]
  4029d8:	b	402920 <ferror@plt+0x180>
  4029dc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4029e0:	str	w28, [x8, #3576]
  4029e4:	b	402920 <ferror@plt+0x180>
  4029e8:	ldr	x20, [x24, #904]
  4029ec:	strb	w28, [x25, #3624]
  4029f0:	b	402920 <ferror@plt+0x180>
  4029f4:	bl	40303c <ferror@plt+0x89c>
  4029f8:	adrp	x0, 40c000 <ferror@plt+0x9860>
  4029fc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  402a00:	add	x0, x0, #0x230
  402a04:	add	x1, x1, #0x110
  402a08:	bl	4026e0 <printf@plt>
  402a0c:	mov	w0, wzr
  402a10:	bl	402130 <exit@plt>
  402a14:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  402a18:	ldrsw	x23, [x8, #912]
  402a1c:	cbnz	x20, 402a28 <ferror@plt+0x288>
  402a20:	mov	x22, xzr
  402a24:	b	402a40 <ferror@plt+0x2a0>
  402a28:	mov	x0, x20
  402a2c:	bl	403068 <ferror@plt+0x8c8>
  402a30:	mov	x22, x0
  402a34:	cbnz	x0, 402a40 <ferror@plt+0x2a0>
  402a38:	mov	w0, #0xffffffff            	// #-1
  402a3c:	bl	402130 <exit@plt>
  402a40:	mov	w8, #0x1                   	// #1
  402a44:	add	x9, sp, #0x88
  402a48:	strb	wzr, [sp, #138]
  402a4c:	strh	w8, [sp, #136]
  402a50:	orr	x20, x9, #0x3
  402a54:	bl	4021f0 <getuid@plt>
  402a58:	adrp	x1, 40c000 <ferror@plt+0x9860>
  402a5c:	mov	w2, w0
  402a60:	add	x1, x1, #0x24f
  402a64:	mov	x0, x20
  402a68:	bl	4021e0 <sprintf@plt>
  402a6c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402a70:	ldr	w8, [x8, #3788]
  402a74:	cmp	w8, #0x1
  402a78:	b.lt	402af0 <ferror@plt+0x350>  // b.tstop
  402a7c:	adrp	x12, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402a80:	ldr	w9, [x12, #3628]
  402a84:	cbnz	w9, 402a90 <ferror@plt+0x2f0>
  402a88:	mov	w9, #0x3c                  	// #60
  402a8c:	str	w9, [x12, #3628]
  402a90:	ldr	w9, [x12, #3628]
  402a94:	adrp	x11, 40b000 <ferror@plt+0x8860>
  402a98:	ldr	d0, [x11, #3784]
  402a9c:	mov	w10, #0x3e8                 	// #1000
  402aa0:	scvtf	d1, w8
  402aa4:	mul	w8, w9, w10
  402aa8:	fmul	d0, d1, d0
  402aac:	scvtf	d1, w8
  402ab0:	fdiv	d0, d0, d1
  402ab4:	str	w8, [x12, #3628]
  402ab8:	bl	402780 <exp@plt>
  402abc:	fmov	d1, #1.000000000000000000e+00
  402ac0:	fdiv	d0, d1, d0
  402ac4:	fsub	d0, d1, d0
  402ac8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402acc:	mov	w0, #0x1                   	// #1
  402ad0:	mov	w1, #0x1                   	// #1
  402ad4:	mov	w2, wzr
  402ad8:	str	d0, [x8, #3768]
  402adc:	bl	4025c0 <socket@plt>
  402ae0:	tbz	w0, #31, 402b48 <ferror@plt+0x3a8>
  402ae4:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402ae8:	add	x0, x0, #0x258
  402aec:	b	403018 <ferror@plt+0x878>
  402af0:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402af4:	sub	w8, w21, w23
  402af8:	add	x9, x19, x23, lsl #3
  402afc:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402b00:	adrp	x11, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402b04:	add	x0, x0, #0x292
  402b08:	str	x9, [x10, #3776]
  402b0c:	str	w8, [x11, #3632]
  402b10:	bl	402710 <getenv@plt>
  402b14:	cbnz	x0, 402b74 <ferror@plt+0x3d4>
  402b18:	bl	4021f0 <getuid@plt>
  402b1c:	mov	w5, w0
  402b20:	cbnz	x22, 402b90 <ferror@plt+0x3f0>
  402b24:	adrp	x2, 40c000 <ferror@plt+0x9860>
  402b28:	adrp	x3, 40c000 <ferror@plt+0x9860>
  402b2c:	add	x2, x2, #0x2a1
  402b30:	add	x3, x3, #0x2b0
  402b34:	sub	x0, x29, #0x88
  402b38:	mov	w1, #0x80                  	// #128
  402b3c:	mov	w4, w5
  402b40:	bl	402240 <snprintf@plt>
  402b44:	b	402bb0 <ferror@plt+0x410>
  402b48:	mov	w19, w0
  402b4c:	mov	x0, x20
  402b50:	bl	402120 <strlen@plt>
  402b54:	add	w2, w0, #0x3
  402b58:	add	x1, sp, #0x88
  402b5c:	mov	w0, w19
  402b60:	bl	4021c0 <bind@plt>
  402b64:	tbz	w0, #31, 402cb8 <ferror@plt+0x518>
  402b68:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402b6c:	add	x0, x0, #0x267
  402b70:	b	403018 <ferror@plt+0x878>
  402b74:	adrp	x2, 40c000 <ferror@plt+0x9860>
  402b78:	mov	x3, x0
  402b7c:	add	x2, x2, #0xb19
  402b80:	sub	x0, x29, #0x88
  402b84:	mov	w1, #0x80                  	// #128
  402b88:	bl	402240 <snprintf@plt>
  402b8c:	b	402bb0 <ferror@plt+0x410>
  402b90:	adrp	x2, 40c000 <ferror@plt+0x9860>
  402b94:	adrp	x3, 40c000 <ferror@plt+0x9860>
  402b98:	add	x2, x2, #0x2b5
  402b9c:	add	x3, x3, #0x2b0
  402ba0:	sub	x0, x29, #0x88
  402ba4:	mov	w1, #0x80                  	// #128
  402ba8:	mov	x4, x22
  402bac:	bl	402240 <snprintf@plt>
  402bb0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402bb4:	ldr	w8, [x8, #3608]
  402bb8:	cbz	w8, 402bc4 <ferror@plt+0x424>
  402bbc:	sub	x0, x29, #0x88
  402bc0:	bl	402750 <unlink@plt>
  402bc4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402bc8:	ldr	w8, [x8, #3784]
  402bcc:	cbz	w8, 402c98 <ferror@plt+0x4f8>
  402bd0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402bd4:	ldr	w8, [x8, #3576]
  402bd8:	cbz	w8, 402c98 <ferror@plt+0x4f8>
  402bdc:	mov	x19, xzr
  402be0:	mov	w0, #0x1                   	// #1
  402be4:	mov	w1, #0x1                   	// #1
  402be8:	mov	w2, wzr
  402bec:	bl	4025c0 <socket@plt>
  402bf0:	tbnz	w0, #31, 402d34 <ferror@plt+0x594>
  402bf4:	mov	w21, w0
  402bf8:	mov	x0, x20
  402bfc:	bl	402120 <strlen@plt>
  402c00:	add	w2, w0, #0x3
  402c04:	add	x1, sp, #0x88
  402c08:	mov	w0, w21
  402c0c:	bl	402560 <connect@plt>
  402c10:	cbz	w0, 402c44 <ferror@plt+0x4a4>
  402c14:	mov	x8, #0x6669                	// #26217
  402c18:	movk	x8, #0x7473, lsl #16
  402c1c:	movk	x8, #0x7461, lsl #32
  402c20:	movk	x8, #0x30, lsl #48
  402c24:	mov	x0, x20
  402c28:	stur	x8, [sp, #139]
  402c2c:	bl	402120 <strlen@plt>
  402c30:	add	w2, w0, #0x3
  402c34:	add	x1, sp, #0x88
  402c38:	mov	w0, w21
  402c3c:	bl	402560 <connect@plt>
  402c40:	cbnz	w0, 402d2c <ferror@plt+0x58c>
  402c44:	mov	w0, w21
  402c48:	bl	4034bc <ferror@plt+0xd1c>
  402c4c:	cbnz	w0, 402d2c <ferror@plt+0x58c>
  402c50:	adrp	x1, 40c000 <ferror@plt+0x9860>
  402c54:	add	x1, x1, #0xfa8
  402c58:	mov	w0, w21
  402c5c:	bl	402370 <fdopen@plt>
  402c60:	cbnz	x0, 402fc4 <ferror@plt+0x824>
  402c64:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  402c68:	ldr	x20, [x8, #896]
  402c6c:	bl	402700 <__errno_location@plt>
  402c70:	ldr	w0, [x0]
  402c74:	bl	402430 <strerror@plt>
  402c78:	adrp	x1, 40c000 <ferror@plt+0x9860>
  402c7c:	mov	x2, x0
  402c80:	add	x1, x1, #0x3d1
  402c84:	mov	x0, x20
  402c88:	bl	402760 <fprintf@plt>
  402c8c:	mov	w0, w21
  402c90:	bl	402440 <close@plt>
  402c94:	b	402dcc <ferror@plt+0x62c>
  402c98:	sub	x0, x29, #0x88
  402c9c:	mov	w1, #0x8042                	// #32834
  402ca0:	mov	w2, #0x180                 	// #384
  402ca4:	bl	402640 <open64@plt>
  402ca8:	tbz	w0, #31, 402cd4 <ferror@plt+0x534>
  402cac:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402cb0:	add	x0, x0, #0x2c7
  402cb4:	b	403018 <ferror@plt+0x878>
  402cb8:	mov	w1, #0x5                   	// #5
  402cbc:	mov	w0, w19
  402cc0:	bl	402160 <listen@plt>
  402cc4:	tbz	w0, #31, 402e5c <ferror@plt+0x6bc>
  402cc8:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402ccc:	add	x0, x0, #0x274
  402cd0:	b	403018 <ferror@plt+0x878>
  402cd4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  402cd8:	add	x1, x1, #0x2e1
  402cdc:	bl	402370 <fdopen@plt>
  402ce0:	cbnz	x0, 402e90 <ferror@plt+0x6f0>
  402ce4:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402ce8:	add	x0, x0, #0x2e4
  402cec:	b	403018 <ferror@plt+0x878>
  402cf0:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  402cf4:	ldr	x3, [x8, #896]
  402cf8:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402cfc:	add	x0, x0, #0x209
  402d00:	mov	w1, #0x26                  	// #38
  402d04:	b	402d1c <ferror@plt+0x57c>
  402d08:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  402d0c:	ldr	x3, [x8, #896]
  402d10:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402d14:	add	x0, x0, #0x1ea
  402d18:	mov	w1, #0x1e                  	// #30
  402d1c:	mov	w2, #0x1                   	// #1
  402d20:	bl	4025a0 <fwrite@plt>
  402d24:	mov	w0, #0xffffffff            	// #-1
  402d28:	bl	402130 <exit@plt>
  402d2c:	mov	w0, w21
  402d30:	bl	402440 <close@plt>
  402d34:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402d38:	ldr	x8, [x21, #3616]
  402d3c:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402d40:	cbz	x8, 402da0 <ferror@plt+0x600>
  402d44:	ldrb	w8, [x20, #3636]
  402d48:	cbz	w8, 402da0 <ferror@plt+0x600>
  402d4c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402d50:	add	x8, x8, #0xe34
  402d54:	ldr	w9, [x8]
  402d58:	ldur	w8, [x8, #3]
  402d5c:	mov	w10, #0x656b                	// #25963
  402d60:	mov	w11, #0x656e                	// #25966
  402d64:	movk	w10, #0x6e72, lsl #16
  402d68:	movk	w11, #0x6c, lsl #16
  402d6c:	eor	w9, w9, w10
  402d70:	eor	w8, w8, w11
  402d74:	orr	w8, w9, w8
  402d78:	cbz	w8, 402da0 <ferror@plt+0x600>
  402d7c:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  402d80:	ldr	x3, [x8, #896]
  402d84:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402d88:	add	x0, x0, #0x3ec
  402d8c:	mov	w1, #0x27                  	// #39
  402d90:	mov	w2, #0x1                   	// #1
  402d94:	bl	4025a0 <fwrite@plt>
  402d98:	str	xzr, [x21, #3616]
  402d9c:	strb	wzr, [x20, #3636]
  402da0:	bl	403534 <ferror@plt+0xd94>
  402da4:	ldrb	w8, [x20, #3636]
  402da8:	cbnz	w8, 402dcc <ferror@plt+0x62c>
  402dac:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402db0:	mov	w9, #0x656e                	// #25966
  402db4:	mov	w10, #0x656b                	// #25963
  402db8:	add	x8, x8, #0xe34
  402dbc:	movk	w9, #0x6c, lsl #16
  402dc0:	movk	w10, #0x6e72, lsl #16
  402dc4:	stur	w9, [x8, #3]
  402dc8:	str	w10, [x8]
  402dcc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402dd0:	ldr	w8, [x8, #3596]
  402dd4:	cbnz	w8, 402e04 <ferror@plt+0x664>
  402dd8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402ddc:	adrp	x9, 41e000 <ferror@plt+0x1b860>
  402de0:	ldr	w8, [x8, #3784]
  402de4:	ldr	x0, [x9, #920]
  402de8:	cbnz	w8, 402e00 <ferror@plt+0x660>
  402dec:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402df0:	ldr	x8, [x8, #3616]
  402df4:	cbz	x8, 402e00 <ferror@plt+0x660>
  402df8:	bl	403728 <ferror@plt+0xf88>
  402dfc:	b	402e04 <ferror@plt+0x664>
  402e00:	bl	40363c <ferror@plt+0xe9c>
  402e04:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402e08:	ldr	w8, [x8, #3576]
  402e0c:	cbnz	w8, 402e54 <ferror@plt+0x6b4>
  402e10:	mov	x0, x19
  402e14:	bl	402250 <fileno@plt>
  402e18:	mov	x1, xzr
  402e1c:	bl	402280 <ftruncate64@plt>
  402e20:	cbz	w0, 402e30 <ferror@plt+0x690>
  402e24:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402e28:	add	x0, x0, #0x3bf
  402e2c:	bl	402140 <perror@plt>
  402e30:	mov	x0, x19
  402e34:	bl	402400 <rewind@plt>
  402e38:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402e3c:	mov	w1, #0x1                   	// #1
  402e40:	mov	x0, x19
  402e44:	str	wzr, [x8, #3612]
  402e48:	bl	4038c0 <ferror@plt+0x1120>
  402e4c:	mov	x0, x19
  402e50:	bl	402290 <fclose@plt>
  402e54:	mov	w0, wzr
  402e58:	bl	402130 <exit@plt>
  402e5c:	mov	w0, wzr
  402e60:	mov	w1, wzr
  402e64:	bl	402180 <daemon@plt>
  402e68:	cbnz	w0, 402fac <ferror@plt+0x80c>
  402e6c:	mov	w0, #0xd                   	// #13
  402e70:	mov	w1, #0x1                   	// #1
  402e74:	bl	402270 <signal@plt>
  402e78:	adrp	x1, 403000 <ferror@plt+0x860>
  402e7c:	add	x1, x1, #0xe4
  402e80:	mov	w0, #0x11                  	// #17
  402e84:	bl	402270 <signal@plt>
  402e88:	mov	w0, w19
  402e8c:	bl	4030e8 <ferror@plt+0x948>
  402e90:	mov	x19, x0
  402e94:	bl	402250 <fileno@plt>
  402e98:	mov	w1, #0x2                   	// #2
  402e9c:	bl	402340 <flock@plt>
  402ea0:	cbnz	w0, 402fb8 <ferror@plt+0x818>
  402ea4:	mov	x0, x19
  402ea8:	bl	402250 <fileno@plt>
  402eac:	add	x1, sp, #0x8
  402eb0:	bl	40be90 <ferror@plt+0x96f0>
  402eb4:	cbnz	w0, 403010 <ferror@plt+0x870>
  402eb8:	ldr	w8, [sp, #28]
  402ebc:	cmp	w8, #0x1
  402ec0:	b.ne	403024 <ferror@plt+0x884>  // b.any
  402ec4:	ldr	w21, [sp, #32]
  402ec8:	bl	4021f0 <getuid@plt>
  402ecc:	cmp	w21, w0
  402ed0:	b.ne	403024 <ferror@plt+0x884>  // b.any
  402ed4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402ed8:	ldr	w8, [x8, #3784]
  402edc:	cbnz	w8, 402f8c <ferror@plt+0x7ec>
  402ee0:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402ee4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  402ee8:	mov	x8, #0xffffffffffffffff    	// #-1
  402eec:	add	x0, x0, #0x386
  402ef0:	add	x1, x1, #0xfa8
  402ef4:	str	x8, [sp]
  402ef8:	bl	4025f0 <fopen64@plt>
  402efc:	cbz	x0, 402f2c <ferror@plt+0x78c>
  402f00:	adrp	x1, 40c000 <ferror@plt+0x9860>
  402f04:	add	x1, x1, #0x393
  402f08:	mov	x2, sp
  402f0c:	mov	x21, x0
  402f10:	bl	402300 <__isoc99_fscanf@plt>
  402f14:	cmp	w0, #0x1
  402f18:	b.eq	402f24 <ferror@plt+0x784>  // b.none
  402f1c:	mov	x8, #0xffffffffffffffff    	// #-1
  402f20:	str	x8, [sp]
  402f24:	mov	x0, x21
  402f28:	bl	402290 <fclose@plt>
  402f2c:	ldr	x8, [sp]
  402f30:	tbnz	x8, #63, 402f8c <ferror@plt+0x7ec>
  402f34:	mov	x0, xzr
  402f38:	bl	4022c0 <time@plt>
  402f3c:	ldr	x8, [sp, #96]
  402f40:	ldr	x9, [sp]
  402f44:	add	x8, x9, x8
  402f48:	cmp	x0, x8
  402f4c:	b.lt	402f8c <ferror@plt+0x7ec>  // b.tstop
  402f50:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  402f54:	ldr	x3, [x8, #896]
  402f58:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402f5c:	add	x0, x0, #0x397
  402f60:	mov	w1, #0x27                  	// #39
  402f64:	mov	w2, #0x1                   	// #1
  402f68:	bl	4025a0 <fwrite@plt>
  402f6c:	mov	x0, x19
  402f70:	bl	402250 <fileno@plt>
  402f74:	mov	x1, xzr
  402f78:	bl	402280 <ftruncate64@plt>
  402f7c:	cbz	w0, 402f8c <ferror@plt+0x7ec>
  402f80:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402f84:	add	x0, x0, #0x3bf
  402f88:	bl	402140 <perror@plt>
  402f8c:	mov	x0, x19
  402f90:	bl	4032a0 <ferror@plt+0xb00>
  402f94:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402f98:	ldr	x9, [x8, #3584]
  402f9c:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402fa0:	str	xzr, [x8, #3584]
  402fa4:	str	x9, [x10, #3616]
  402fa8:	b	402be0 <ferror@plt+0x440>
  402fac:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402fb0:	add	x0, x0, #0x283
  402fb4:	b	403018 <ferror@plt+0x878>
  402fb8:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402fbc:	add	x0, x0, #0x300
  402fc0:	b	403018 <ferror@plt+0x878>
  402fc4:	mov	x20, x0
  402fc8:	bl	4032a0 <ferror@plt+0xb00>
  402fcc:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402fd0:	ldr	x8, [x21, #3616]
  402fd4:	cbz	x8, 403004 <ferror@plt+0x864>
  402fd8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  402fdc:	ldr	w8, [x8, #3604]
  402fe0:	cbz	w8, 403004 <ferror@plt+0x864>
  402fe4:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  402fe8:	ldr	x3, [x8, #896]
  402fec:	adrp	x0, 40c000 <ferror@plt+0x9860>
  402ff0:	add	x0, x0, #0x3ec
  402ff4:	mov	w1, #0x27                  	// #39
  402ff8:	mov	w2, #0x1                   	// #1
  402ffc:	bl	4025a0 <fwrite@plt>
  403000:	str	xzr, [x21, #3616]
  403004:	mov	x0, x20
  403008:	bl	402290 <fclose@plt>
  40300c:	b	402dcc <ferror@plt+0x62c>
  403010:	adrp	x0, 40c000 <ferror@plt+0x9860>
  403014:	add	x0, x0, #0x31b
  403018:	bl	402140 <perror@plt>
  40301c:	mov	w0, #0xffffffff            	// #-1
  403020:	bl	402130 <exit@plt>
  403024:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  403028:	ldr	x3, [x8, #896]
  40302c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  403030:	add	x0, x0, #0x336
  403034:	mov	w1, #0x4f                  	// #79
  403038:	b	402d1c <ferror@plt+0x57c>
  40303c:	stp	x29, x30, [sp, #-16]!
  403040:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  403044:	ldr	x3, [x8, #896]
  403048:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40304c:	add	x0, x0, #0x470
  403050:	mov	w1, #0x281                 	// #641
  403054:	mov	w2, #0x1                   	// #1
  403058:	mov	x29, sp
  40305c:	bl	4025a0 <fwrite@plt>
  403060:	mov	w0, #0xffffffff            	// #-1
  403064:	bl	402130 <exit@plt>
  403068:	stp	x29, x30, [sp, #-32]!
  40306c:	str	x19, [sp, #16]
  403070:	mov	x29, sp
  403074:	mov	x19, x0
  403078:	bl	402120 <strlen@plt>
  40307c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  403080:	sxtw	x2, w0
  403084:	add	x1, x1, #0x70f
  403088:	mov	x0, x19
  40308c:	bl	402310 <strncmp@plt>
  403090:	cbnz	w0, 4030c0 <ferror@plt+0x920>
  403094:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403098:	mov	w9, #0x4                   	// #4
  40309c:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4030a0:	mov	w11, #0x1                   	// #1
  4030a4:	adrp	x0, 40c000 <ferror@plt+0x9860>
  4030a8:	str	w9, [x8, #3592]
  4030ac:	str	w11, [x10, #3568]
  4030b0:	add	x0, x0, #0x70f
  4030b4:	ldr	x19, [sp, #16]
  4030b8:	ldp	x29, x30, [sp], #32
  4030bc:	ret
  4030c0:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  4030c4:	ldr	x0, [x8, #896]
  4030c8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4030cc:	add	x1, x1, #0x6f2
  4030d0:	mov	x2, x19
  4030d4:	bl	402760 <fprintf@plt>
  4030d8:	bl	403ac4 <ferror@plt+0x1324>
  4030dc:	mov	x0, xzr
  4030e0:	b	4030b4 <ferror@plt+0x914>
  4030e4:	ret
  4030e8:	sub	sp, sp, #0x80
  4030ec:	stp	x29, x30, [sp, #32]
  4030f0:	add	x29, sp, #0x20
  4030f4:	mov	w8, #0x10001               	// #65537
  4030f8:	str	x27, [sp, #48]
  4030fc:	stp	x26, x25, [sp, #64]
  403100:	stp	x24, x23, [sp, #80]
  403104:	stp	x22, x21, [sp, #96]
  403108:	stp	x20, x19, [sp, #112]
  40310c:	mov	w19, w0
  403110:	stp	w0, w8, [x29, #24]
  403114:	bl	4022b0 <getpid@plt>
  403118:	mov	w20, w0
  40311c:	bl	4023a0 <random@plt>
  403120:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403124:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403128:	ldrsw	x9, [x21, #3788]
  40312c:	ldrsw	x8, [x8, #3628]
  403130:	mov	w10, #0x4dd3                	// #19923
  403134:	movk	w10, #0x1062, lsl #16
  403138:	mul	x9, x9, x10
  40313c:	mul	x8, x8, x10
  403140:	mov	x3, x0
  403144:	lsr	x10, x9, #63
  403148:	asr	x9, x9, #38
  40314c:	lsr	x11, x8, #63
  403150:	asr	x8, x8, #38
  403154:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403158:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40315c:	add	w4, w9, w10
  403160:	add	w5, w8, w11
  403164:	add	x0, x0, #0xe34
  403168:	add	x1, x1, #0x77a
  40316c:	mov	w2, w20
  403170:	bl	4021e0 <sprintf@plt>
  403174:	bl	403534 <ferror@plt+0xd94>
  403178:	mov	x23, #0xf7cf                	// #63439
  40317c:	movk	x23, #0xe353, lsl #16
  403180:	movk	x23, #0x9ba5, lsl #32
  403184:	mov	x25, xzr
  403188:	mov	x26, xzr
  40318c:	mov	w22, #0x3e8                 	// #1000
  403190:	movk	x23, #0x20c4, lsl #48
  403194:	adrp	x24, 41e000 <ferror@plt+0x1b860>
  403198:	add	x0, sp, #0x8
  40319c:	mov	x1, xzr
  4031a0:	bl	402380 <gettimeofday@plt>
  4031a4:	ldp	x20, x27, [sp, #8]
  4031a8:	ldrsw	x10, [x21, #3788]
  4031ac:	sub	x9, x27, x25
  4031b0:	smulh	x9, x9, x23
  4031b4:	asr	x11, x9, #7
  4031b8:	sub	x8, x20, x26
  4031bc:	add	x9, x11, x9, lsr #63
  4031c0:	madd	x0, x8, x22, x9
  4031c4:	cmp	x0, x10
  4031c8:	b.lt	4031dc <ferror@plt+0xa3c>  // b.tstop
  4031cc:	bl	403af0 <ferror@plt+0x1350>
  4031d0:	mov	x0, xzr
  4031d4:	mov	x25, x27
  4031d8:	mov	x26, x20
  4031dc:	ldr	w8, [x21, #3788]
  4031e0:	mov	w1, #0x1                   	// #1
  4031e4:	sub	w2, w8, w0
  4031e8:	add	x0, x29, #0x18
  4031ec:	bl	4022f0 <poll@plt>
  4031f0:	cmp	w0, #0x1
  4031f4:	b.lt	403248 <ferror@plt+0xaa8>  // b.tstop
  4031f8:	ldrb	w8, [x29, #30]
  4031fc:	tbz	w8, #0, 403248 <ferror@plt+0xaa8>
  403200:	mov	w0, w19
  403204:	mov	x1, xzr
  403208:	mov	x2, xzr
  40320c:	bl	402390 <accept@plt>
  403210:	tbnz	w0, #31, 403248 <ferror@plt+0xaa8>
  403214:	ldr	w8, [x24, #932]
  403218:	mov	w20, w0
  40321c:	cmp	w8, #0x5
  403220:	b.ge	403240 <ferror@plt+0xaa0>  // b.tcont
  403224:	bl	402230 <fork@plt>
  403228:	cbz	w0, 40327c <ferror@plt+0xadc>
  40322c:	cmp	w0, #0x1
  403230:	b.lt	403240 <ferror@plt+0xaa0>  // b.tstop
  403234:	ldr	w8, [x24, #932]
  403238:	add	w8, w8, #0x1
  40323c:	str	w8, [x24, #932]
  403240:	mov	w0, w20
  403244:	bl	402440 <close@plt>
  403248:	ldr	w8, [x24, #932]
  40324c:	cbz	w8, 403198 <ferror@plt+0x9f8>
  403250:	sub	x1, x29, #0x4
  403254:	mov	w0, #0xffffffff            	// #-1
  403258:	mov	w2, #0x1                   	// #1
  40325c:	bl	402740 <waitpid@plt>
  403260:	cmp	w0, #0x1
  403264:	b.lt	403198 <ferror@plt+0x9f8>  // b.tstop
  403268:	ldr	w8, [x24, #932]
  40326c:	subs	w8, w8, #0x1
  403270:	str	w8, [x24, #932]
  403274:	b.eq	403198 <ferror@plt+0x9f8>  // b.none
  403278:	b	403250 <ferror@plt+0xab0>
  40327c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  403280:	add	x1, x1, #0x7a4
  403284:	mov	w0, w20
  403288:	bl	402370 <fdopen@plt>
  40328c:	cbz	x0, 403298 <ferror@plt+0xaf8>
  403290:	mov	w1, wzr
  403294:	bl	4038c0 <ferror@plt+0x1120>
  403298:	mov	w0, wzr
  40329c:	bl	402130 <exit@plt>
  4032a0:	stp	x29, x30, [sp, #-96]!
  4032a4:	stp	x28, x27, [sp, #16]
  4032a8:	stp	x26, x25, [sp, #32]
  4032ac:	stp	x24, x23, [sp, #48]
  4032b0:	stp	x22, x21, [sp, #64]
  4032b4:	stp	x20, x19, [sp, #80]
  4032b8:	mov	x29, sp
  4032bc:	sub	sp, sp, #0x1, lsl #12
  4032c0:	sub	sp, sp, #0x10
  4032c4:	mov	x19, x0
  4032c8:	add	x0, sp, #0x8
  4032cc:	mov	w1, #0x1000                	// #4096
  4032d0:	mov	x2, x19
  4032d4:	add	x21, sp, #0x8
  4032d8:	bl	402770 <fgets@plt>
  4032dc:	mov	x28, xzr
  4032e0:	cbz	x0, 403474 <ferror@plt+0xcd4>
  4032e4:	adrp	x23, 40c000 <ferror@plt+0x9860>
  4032e8:	adrp	x24, 40c000 <ferror@plt+0x9860>
  4032ec:	orr	x20, x21, #0x1
  4032f0:	add	x23, x23, #0x7a6
  4032f4:	add	x24, x24, #0xff2
  4032f8:	b	403324 <ferror@plt+0xb84>
  4032fc:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403300:	mov	w2, #0x7f                  	// #127
  403304:	add	x0, x0, #0xe34
  403308:	mov	x1, x20
  40330c:	bl	4026b0 <strncpy@plt>
  403310:	add	x0, sp, #0x8
  403314:	mov	w1, #0x1000                	// #4096
  403318:	mov	x2, x19
  40331c:	bl	402770 <fgets@plt>
  403320:	cbz	x0, 403474 <ferror@plt+0xcd4>
  403324:	ldrb	w8, [sp, #8]
  403328:	cmp	w8, #0x23
  40332c:	b.ne	403370 <ferror@plt+0xbd0>  // b.any
  403330:	add	x0, sp, #0x8
  403334:	bl	402120 <strlen@plt>
  403338:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40333c:	ldrb	w8, [x8, #3636]
  403340:	add	x9, x0, x21
  403344:	sturb	wzr, [x9, #-1]
  403348:	cbz	w8, 4032fc <ferror@plt+0xb5c>
  40334c:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403350:	add	x0, x0, #0xe34
  403354:	mov	x1, x20
  403358:	bl	4024b0 <strcmp@plt>
  40335c:	cbz	w0, 4032fc <ferror@plt+0xb5c>
  403360:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403364:	mov	w9, #0x1                   	// #1
  403368:	str	w9, [x8, #3604]
  40336c:	b	4032fc <ferror@plt+0xb5c>
  403370:	mov	w0, #0x1f8                 	// #504
  403374:	bl	4022d0 <malloc@plt>
  403378:	cbz	x0, 4034b8 <ferror@plt+0xd18>
  40337c:	mov	x25, x0
  403380:	add	x0, sp, #0x8
  403384:	mov	w1, #0x20                  	// #32
  403388:	bl	402580 <strchr@plt>
  40338c:	cbz	x0, 4034b8 <ferror@plt+0xd18>
  403390:	adrp	x1, 40c000 <ferror@plt+0x9860>
  403394:	mov	x27, x0
  403398:	add	x2, x25, #0x10
  40339c:	add	x0, sp, #0x8
  4033a0:	add	x1, x1, #0x7a1
  4033a4:	strb	wzr, [x27], #1
  4033a8:	bl	4026a0 <__isoc99_sscanf@plt>
  4033ac:	cmp	w0, #0x1
  4033b0:	b.ne	4034b8 <ferror@plt+0xd18>  // b.any
  4033b4:	mov	w1, #0x20                  	// #32
  4033b8:	mov	x0, x27
  4033bc:	bl	402580 <strchr@plt>
  4033c0:	cbz	x0, 4034b8 <ferror@plt+0xd18>
  4033c4:	mov	x26, x0
  4033c8:	strb	wzr, [x0]
  4033cc:	mov	x0, x27
  4033d0:	bl	402420 <strdup@plt>
  4033d4:	add	x22, x25, #0xd8
  4033d8:	mov	w21, #0x198                 	// #408
  4033dc:	str	x0, [x25, #8]
  4033e0:	add	x26, x26, #0x1
  4033e4:	mov	w1, #0x20                  	// #32
  4033e8:	mov	x0, x26
  4033ec:	bl	402580 <strchr@plt>
  4033f0:	cbz	x0, 4034b8 <ferror@plt+0xd18>
  4033f4:	mov	x27, x0
  4033f8:	sub	x2, x22, #0xc0
  4033fc:	mov	x0, x26
  403400:	mov	x1, x23
  403404:	strb	wzr, [x27], #1
  403408:	bl	4026a0 <__isoc99_sscanf@plt>
  40340c:	cmp	w0, #0x1
  403410:	b.ne	4034b8 <ferror@plt+0xd18>  // b.any
  403414:	ldur	x8, [x22, #-192]
  403418:	mov	w1, #0x20                  	// #32
  40341c:	mov	x0, x27
  403420:	str	w8, [x25, x21]
  403424:	bl	402580 <strchr@plt>
  403428:	cbz	x0, 4034b8 <ferror@plt+0xd18>
  40342c:	mov	x26, x0
  403430:	strb	wzr, [x0]
  403434:	add	x2, sp, #0x4
  403438:	mov	x0, x27
  40343c:	mov	x1, x24
  403440:	bl	4026a0 <__isoc99_sscanf@plt>
  403444:	cmp	w0, #0x1
  403448:	b.ne	4034b8 <ferror@plt+0xd18>  // b.any
  40344c:	ldr	s0, [sp, #4]
  403450:	add	x21, x21, #0x4
  403454:	cmp	x21, #0x1f8
  403458:	ucvtf	d0, d0
  40345c:	str	d0, [x22], #8
  403460:	b.ne	4033e0 <ferror@plt+0xc40>  // b.any
  403464:	str	x28, [x25]
  403468:	mov	x28, x25
  40346c:	add	x21, sp, #0x8
  403470:	b	403310 <ferror@plt+0xb70>
  403474:	cbz	x28, 403494 <ferror@plt+0xcf4>
  403478:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40347c:	ldr	x9, [x8, #3584]
  403480:	ldr	x10, [x28]
  403484:	str	x9, [x28]
  403488:	str	x28, [x8, #3584]
  40348c:	mov	x28, x10
  403490:	cbnz	x10, 40347c <ferror@plt+0xcdc>
  403494:	add	sp, sp, #0x1, lsl #12
  403498:	add	sp, sp, #0x10
  40349c:	ldp	x20, x19, [sp, #80]
  4034a0:	ldp	x22, x21, [sp, #64]
  4034a4:	ldp	x24, x23, [sp, #48]
  4034a8:	ldp	x26, x25, [sp, #32]
  4034ac:	ldp	x28, x27, [sp, #16]
  4034b0:	ldp	x29, x30, [sp], #96
  4034b4:	ret
  4034b8:	bl	402480 <abort@plt>
  4034bc:	sub	sp, sp, #0x30
  4034c0:	stp	x29, x30, [sp, #16]
  4034c4:	add	x29, sp, #0x10
  4034c8:	mov	w8, #0xc                   	// #12
  4034cc:	mov	x3, sp
  4034d0:	add	x4, x29, #0x1c
  4034d4:	mov	w1, #0x1                   	// #1
  4034d8:	mov	w2, #0x11                  	// #17
  4034dc:	str	x19, [sp, #32]
  4034e0:	str	w8, [x29, #28]
  4034e4:	bl	402600 <getsockopt@plt>
  4034e8:	mov	w8, w0
  4034ec:	mov	w0, #0xffffffff            	// #-1
  4034f0:	cbnz	w8, 403524 <ferror@plt+0xd84>
  4034f4:	ldr	w8, [x29, #28]
  4034f8:	cmp	w8, #0xc
  4034fc:	b.cc	403524 <ferror@plt+0xd84>  // b.lo, b.ul, b.last
  403500:	ldr	w19, [sp, #4]
  403504:	bl	4021f0 <getuid@plt>
  403508:	ldr	w8, [sp, #4]
  40350c:	cmp	w19, w0
  403510:	cset	w9, ne  // ne = any
  403514:	cmp	w8, #0x0
  403518:	cset	w8, ne  // ne = any
  40351c:	and	w8, w9, w8
  403520:	sbfx	w0, w8, #0, #1
  403524:	ldr	x19, [sp, #32]
  403528:	ldp	x29, x30, [sp, #16]
  40352c:	add	sp, sp, #0x30
  403530:	ret
  403534:	sub	sp, sp, #0x50
  403538:	add	x0, sp, #0x8
  40353c:	mov	w1, wzr
  403540:	stp	x29, x30, [sp, #64]
  403544:	add	x29, sp, #0x40
  403548:	bl	409dec <ferror@plt+0x764c>
  40354c:	tbnz	w0, #31, 4035fc <ferror@plt+0xe5c>
  403550:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403554:	ldrb	w8, [x8, #3624]
  403558:	cbz	w8, 403594 <ferror@plt+0xdf4>
  40355c:	add	x0, sp, #0x8
  403560:	bl	407ab4 <ferror@plt+0x5314>
  403564:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403568:	ldr	w8, [x8, #3592]
  40356c:	mov	w9, #0x1                   	// #1
  403570:	add	x0, sp, #0x8
  403574:	mov	w1, wzr
  403578:	sub	w8, w8, #0x1
  40357c:	lsl	w2, w9, w8
  403580:	bl	40a4c8 <ferror@plt+0x7d28>
  403584:	tbnz	w0, #31, 403604 <ferror@plt+0xe64>
  403588:	adrp	x1, 403000 <ferror@plt+0x860>
  40358c:	add	x1, x1, #0xcb4
  403590:	b	4035ac <ferror@plt+0xe0c>
  403594:	add	x0, sp, #0x8
  403598:	mov	w1, #0x2                   	// #2
  40359c:	bl	40a290 <ferror@plt+0x7af0>
  4035a0:	tbnz	w0, #31, 403604 <ferror@plt+0xe64>
  4035a4:	adrp	x1, 403000 <ferror@plt+0x860>
  4035a8:	add	x1, x1, #0xea4
  4035ac:	add	x0, sp, #0x8
  4035b0:	mov	x2, xzr
  4035b4:	mov	w3, wzr
  4035b8:	bl	40a764 <ferror@plt+0x7fc4>
  4035bc:	tbnz	w0, #31, 403618 <ferror@plt+0xe78>
  4035c0:	add	x0, sp, #0x8
  4035c4:	bl	409c1c <ferror@plt+0x747c>
  4035c8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4035cc:	ldr	x9, [x8, #3584]
  4035d0:	str	xzr, [x8, #3584]
  4035d4:	cbz	x9, 4035f0 <ferror@plt+0xe50>
  4035d8:	ldr	x10, [x8, #3584]
  4035dc:	ldr	x11, [x9]
  4035e0:	str	x10, [x9]
  4035e4:	str	x9, [x8, #3584]
  4035e8:	mov	x9, x11
  4035ec:	cbnz	x11, 4035d8 <ferror@plt+0xe38>
  4035f0:	ldp	x29, x30, [sp, #64]
  4035f4:	add	sp, sp, #0x50
  4035f8:	ret
  4035fc:	mov	w0, #0x1                   	// #1
  403600:	bl	402130 <exit@plt>
  403604:	adrp	x0, 40c000 <ferror@plt+0x9860>
  403608:	add	x0, x0, #0x7ab
  40360c:	bl	402140 <perror@plt>
  403610:	mov	w0, #0x1                   	// #1
  403614:	bl	402130 <exit@plt>
  403618:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  40361c:	ldr	x3, [x8, #896]
  403620:	adrp	x0, 40c000 <ferror@plt+0x9860>
  403624:	add	x0, x0, #0x7c4
  403628:	mov	w1, #0x10                  	// #16
  40362c:	mov	w2, #0x1                   	// #1
  403630:	bl	4025a0 <fwrite@plt>
  403634:	mov	w0, #0x1                   	// #1
  403638:	bl	402130 <exit@plt>
  40363c:	sub	sp, sp, #0x30
  403640:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403644:	ldr	w8, [x8, #3612]
  403648:	stp	x20, x19, [sp, #32]
  40364c:	mov	x19, x0
  403650:	stp	x29, x30, [sp, #16]
  403654:	add	x29, sp, #0x10
  403658:	cbz	w8, 4036a4 <ferror@plt+0xf04>
  40365c:	mov	x0, x19
  403660:	bl	408180 <ferror@plt+0x59e0>
  403664:	str	x0, [sp, #8]
  403668:	cbz	x0, 4036b0 <ferror@plt+0xf10>
  40366c:	bl	408534 <ferror@plt+0x5d94>
  403670:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403674:	ldr	w8, [x8, #3804]
  403678:	ldr	x0, [sp, #8]
  40367c:	cmp	w8, #0x0
  403680:	cset	w1, ne  // ne = any
  403684:	bl	40821c <ferror@plt+0x5a7c>
  403688:	ldr	x0, [sp, #8]
  40368c:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403690:	add	x1, x1, #0xe34
  403694:	bl	408228 <ferror@plt+0x5a88>
  403698:	ldr	x0, [sp, #8]
  40369c:	bl	408534 <ferror@plt+0x5d94>
  4036a0:	b	4036b8 <ferror@plt+0xf18>
  4036a4:	mov	x0, xzr
  4036a8:	str	x0, [sp, #8]
  4036ac:	cbnz	x0, 40366c <ferror@plt+0xecc>
  4036b0:	mov	x0, x19
  4036b4:	bl	403fcc <ferror@plt+0x182c>
  4036b8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4036bc:	ldr	x20, [x8, #3584]
  4036c0:	cbnz	x20, 403704 <ferror@plt+0xf64>
  4036c4:	ldr	x0, [sp, #8]
  4036c8:	cbz	x0, 4036e0 <ferror@plt+0xf40>
  4036cc:	bl	40858c <ferror@plt+0x5dec>
  4036d0:	ldr	x0, [sp, #8]
  4036d4:	bl	40858c <ferror@plt+0x5dec>
  4036d8:	add	x0, sp, #0x8
  4036dc:	bl	4081b4 <ferror@plt+0x5a14>
  4036e0:	ldp	x20, x19, [sp, #32]
  4036e4:	ldp	x29, x30, [sp, #16]
  4036e8:	add	sp, sp, #0x30
  4036ec:	ret
  4036f0:	mov	x0, x19
  4036f4:	mov	x1, x20
  4036f8:	bl	4043fc <ferror@plt+0x1c5c>
  4036fc:	ldr	x20, [x20]
  403700:	cbz	x20, 4036c4 <ferror@plt+0xf24>
  403704:	ldr	x0, [x20, #8]
  403708:	bl	4042ec <ferror@plt+0x1b4c>
  40370c:	cbz	w0, 4036fc <ferror@plt+0xf5c>
  403710:	ldr	x0, [sp, #8]
  403714:	add	x2, x20, #0x18
  403718:	cbz	x0, 4036f0 <ferror@plt+0xf50>
  40371c:	mov	x1, x20
  403720:	bl	404364 <ferror@plt+0x1bc4>
  403724:	b	4036fc <ferror@plt+0xf5c>
  403728:	sub	sp, sp, #0x100
  40372c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403730:	ldr	w8, [x8, #3612]
  403734:	stp	x20, x19, [sp, #240]
  403738:	mov	x19, x0
  40373c:	stp	x29, x30, [sp, #208]
  403740:	stp	x22, x21, [sp, #224]
  403744:	add	x29, sp, #0xd0
  403748:	cbz	w8, 403758 <ferror@plt+0xfb8>
  40374c:	mov	x0, x19
  403750:	bl	408180 <ferror@plt+0x59e0>
  403754:	b	40375c <ferror@plt+0xfbc>
  403758:	mov	x0, xzr
  40375c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403760:	ldr	x21, [x8, #3616]
  403764:	stur	x0, [x29, #-8]
  403768:	cbz	x0, 4037a4 <ferror@plt+0x1004>
  40376c:	bl	408534 <ferror@plt+0x5d94>
  403770:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403774:	ldr	w8, [x8, #3804]
  403778:	ldur	x0, [x29, #-8]
  40377c:	cmp	w8, #0x0
  403780:	cset	w1, ne  // ne = any
  403784:	bl	40821c <ferror@plt+0x5a7c>
  403788:	ldur	x0, [x29, #-8]
  40378c:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403790:	add	x1, x1, #0xe34
  403794:	bl	408228 <ferror@plt+0x5a88>
  403798:	ldur	x0, [x29, #-8]
  40379c:	bl	408534 <ferror@plt+0x5d94>
  4037a0:	b	4037ac <ferror@plt+0x100c>
  4037a4:	mov	x0, x19
  4037a8:	bl	403fcc <ferror@plt+0x182c>
  4037ac:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4037b0:	ldr	x20, [x8, #3584]
  4037b4:	cbz	x20, 403890 <ferror@plt+0x10f0>
  4037b8:	mov	x22, sp
  4037bc:	b	4037d8 <ferror@plt+0x1038>
  4037c0:	mov	x2, sp
  4037c4:	mov	x0, x19
  4037c8:	mov	x1, x20
  4037cc:	bl	4043fc <ferror@plt+0x1c5c>
  4037d0:	ldr	x20, [x20]
  4037d4:	cbz	x20, 403890 <ferror@plt+0x10f0>
  4037d8:	ldur	q0, [x20, #72]
  4037dc:	ldur	q1, [x20, #56]
  4037e0:	ldur	q2, [x20, #40]
  4037e4:	ldur	q3, [x20, #24]
  4037e8:	stp	q1, q0, [sp, #32]
  4037ec:	stp	q3, q2, [sp]
  4037f0:	ldur	q0, [x20, #136]
  4037f4:	ldur	q1, [x20, #120]
  4037f8:	ldur	q2, [x20, #104]
  4037fc:	ldur	q3, [x20, #88]
  403800:	stp	q1, q0, [sp, #96]
  403804:	stp	q3, q2, [sp, #64]
  403808:	ldur	q0, [x20, #200]
  40380c:	ldur	q1, [x20, #184]
  403810:	ldur	q2, [x20, #168]
  403814:	ldur	q3, [x20, #152]
  403818:	stp	q1, q0, [sp, #160]
  40381c:	stp	q3, q2, [sp, #128]
  403820:	cbz	x21, 40386c <ferror@plt+0x10cc>
  403824:	ldr	w9, [x20, #16]
  403828:	mov	x8, x21
  40382c:	ldr	w10, [x8, #16]
  403830:	cmp	w10, w9
  403834:	b.eq	403844 <ferror@plt+0x10a4>  // b.none
  403838:	ldr	x8, [x8]
  40383c:	cbnz	x8, 40382c <ferror@plt+0x108c>
  403840:	b	40386c <ferror@plt+0x10cc>
  403844:	mov	x9, xzr
  403848:	add	x10, x8, #0x18
  40384c:	ldr	x11, [x10, x9]
  403850:	ldr	x12, [x22, x9]
  403854:	sub	x11, x12, x11
  403858:	str	x11, [x22, x9]
  40385c:	add	x9, x9, #0x8
  403860:	cmp	x9, #0xc0
  403864:	b.ne	40384c <ferror@plt+0x10ac>  // b.any
  403868:	ldr	x21, [x8]
  40386c:	ldr	x0, [x20, #8]
  403870:	bl	4042ec <ferror@plt+0x1b4c>
  403874:	cbz	w0, 4037d0 <ferror@plt+0x1030>
  403878:	ldur	x0, [x29, #-8]
  40387c:	cbz	x0, 4037c0 <ferror@plt+0x1020>
  403880:	add	x2, x20, #0x18
  403884:	mov	x1, x20
  403888:	bl	404364 <ferror@plt+0x1bc4>
  40388c:	b	4037d0 <ferror@plt+0x1030>
  403890:	ldur	x0, [x29, #-8]
  403894:	cbz	x0, 4038ac <ferror@plt+0x110c>
  403898:	bl	40858c <ferror@plt+0x5dec>
  40389c:	ldur	x0, [x29, #-8]
  4038a0:	bl	40858c <ferror@plt+0x5dec>
  4038a4:	sub	x0, x29, #0x8
  4038a8:	bl	4081b4 <ferror@plt+0x5a14>
  4038ac:	ldp	x20, x19, [sp, #240]
  4038b0:	ldp	x22, x21, [sp, #224]
  4038b4:	ldp	x29, x30, [sp, #208]
  4038b8:	add	sp, sp, #0x100
  4038bc:	ret
  4038c0:	sub	sp, sp, #0x70
  4038c4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4038c8:	ldr	w8, [x8, #3612]
  4038cc:	stp	x20, x19, [sp, #96]
  4038d0:	mov	w19, w1
  4038d4:	mov	x20, x0
  4038d8:	stp	x29, x30, [sp, #16]
  4038dc:	stp	x28, x27, [sp, #32]
  4038e0:	stp	x26, x25, [sp, #48]
  4038e4:	stp	x24, x23, [sp, #64]
  4038e8:	stp	x22, x21, [sp, #80]
  4038ec:	add	x29, sp, #0x10
  4038f0:	cbz	w8, 403900 <ferror@plt+0x1160>
  4038f4:	mov	x0, x20
  4038f8:	bl	408180 <ferror@plt+0x59e0>
  4038fc:	b	403904 <ferror@plt+0x1164>
  403900:	mov	x0, xzr
  403904:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403908:	ldr	x23, [x8, #3616]
  40390c:	str	x0, [sp, #8]
  403910:	cbz	x0, 40394c <ferror@plt+0x11ac>
  403914:	bl	408534 <ferror@plt+0x5d94>
  403918:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40391c:	ldr	w8, [x8, #3804]
  403920:	ldr	x0, [sp, #8]
  403924:	cmp	w8, #0x0
  403928:	cset	w1, ne  // ne = any
  40392c:	bl	40821c <ferror@plt+0x5a7c>
  403930:	ldr	x0, [sp, #8]
  403934:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403938:	add	x1, x1, #0xe34
  40393c:	bl	408228 <ferror@plt+0x5a88>
  403940:	ldr	x0, [sp, #8]
  403944:	bl	408534 <ferror@plt+0x5d94>
  403948:	b	403964 <ferror@plt+0x11c4>
  40394c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  403950:	adrp	x2, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403954:	add	x1, x1, #0x7d5
  403958:	add	x2, x2, #0xe34
  40395c:	mov	x0, x20
  403960:	bl	402760 <fprintf@plt>
  403964:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403968:	ldr	x24, [x8, #3584]
  40396c:	cbz	x24, 403a88 <ferror@plt+0x12e8>
  403970:	adrp	x21, 40c000 <ferror@plt+0x9860>
  403974:	adrp	x22, 40c000 <ferror@plt+0x9860>
  403978:	adrp	x25, 40c000 <ferror@plt+0x9860>
  40397c:	add	x21, x21, #0xa00
  403980:	add	x22, x22, #0xa07
  403984:	add	x25, x25, #0x118
  403988:	b	403994 <ferror@plt+0x11f4>
  40398c:	ldr	x24, [x24]
  403990:	cbz	x24, 403a88 <ferror@plt+0x12e8>
  403994:	ldr	x0, [x24, #8]
  403998:	add	x26, x24, #0x18
  40399c:	add	x27, x24, #0xd8
  4039a0:	bl	4042ec <ferror@plt+0x1b4c>
  4039a4:	cbnz	w0, 4039f8 <ferror@plt+0x1258>
  4039a8:	cbz	w19, 4039d8 <ferror@plt+0x1238>
  4039ac:	cbz	x23, 4039cc <ferror@plt+0x122c>
  4039b0:	ldr	w8, [x24, #16]
  4039b4:	mov	x9, x23
  4039b8:	ldr	w10, [x9, #16]
  4039bc:	cmp	w10, w8
  4039c0:	b.eq	4039e4 <ferror@plt+0x1244>  // b.none
  4039c4:	ldr	x9, [x9]
  4039c8:	cbnz	x9, 4039b8 <ferror@plt+0x1218>
  4039cc:	mov	w8, #0x1                   	// #1
  4039d0:	cbz	w8, 40398c <ferror@plt+0x11ec>
  4039d4:	b	4039f8 <ferror@plt+0x1258>
  4039d8:	mov	w8, wzr
  4039dc:	cbz	w8, 40398c <ferror@plt+0x11ec>
  4039e0:	b	4039f8 <ferror@plt+0x1258>
  4039e4:	add	x26, x9, #0x18
  4039e8:	ldr	x23, [x9], #216
  4039ec:	mov	w8, #0x1                   	// #1
  4039f0:	mov	x27, x9
  4039f4:	cbz	w8, 40398c <ferror@plt+0x11ec>
  4039f8:	ldr	x0, [sp, #8]
  4039fc:	cbz	x0, 403a3c <ferror@plt+0x129c>
  403a00:	ldr	x1, [x24, #8]
  403a04:	bl	408228 <ferror@plt+0x5a88>
  403a08:	ldr	x0, [sp, #8]
  403a0c:	bl	408534 <ferror@plt+0x5d94>
  403a10:	ldr	x0, [sp, #8]
  403a14:	mov	x27, xzr
  403a18:	ldr	x1, [x25, x27]
  403a1c:	ldr	w2, [x26, x27]
  403a20:	bl	4088ec <ferror@plt+0x614c>
  403a24:	ldr	x0, [sp, #8]
  403a28:	add	x27, x27, #0x8
  403a2c:	cmp	x27, #0xb8
  403a30:	b.ne	403a18 <ferror@plt+0x1278>  // b.any
  403a34:	bl	40858c <ferror@plt+0x5dec>
  403a38:	b	40398c <ferror@plt+0x11ec>
  403a3c:	ldr	w2, [x24, #16]
  403a40:	ldr	x3, [x24, #8]
  403a44:	mov	x0, x20
  403a48:	mov	x1, x21
  403a4c:	bl	402760 <fprintf@plt>
  403a50:	mov	x28, xzr
  403a54:	ldr	d0, [x27, x28]
  403a58:	ldr	x2, [x26, x28]
  403a5c:	mov	x0, x20
  403a60:	mov	x1, x22
  403a64:	fcvtzu	w3, d0
  403a68:	bl	402760 <fprintf@plt>
  403a6c:	add	x28, x28, #0x8
  403a70:	cmp	x28, #0xc0
  403a74:	b.ne	403a54 <ferror@plt+0x12b4>  // b.any
  403a78:	mov	w0, #0xa                   	// #10
  403a7c:	mov	x1, x20
  403a80:	bl	402220 <fputc@plt>
  403a84:	b	40398c <ferror@plt+0x11ec>
  403a88:	ldr	x0, [sp, #8]
  403a8c:	cbz	x0, 403aa4 <ferror@plt+0x1304>
  403a90:	bl	40858c <ferror@plt+0x5dec>
  403a94:	ldr	x0, [sp, #8]
  403a98:	bl	40858c <ferror@plt+0x5dec>
  403a9c:	add	x0, sp, #0x8
  403aa0:	bl	4081b4 <ferror@plt+0x5a14>
  403aa4:	ldp	x20, x19, [sp, #96]
  403aa8:	ldp	x22, x21, [sp, #80]
  403aac:	ldp	x24, x23, [sp, #64]
  403ab0:	ldp	x26, x25, [sp, #48]
  403ab4:	ldp	x28, x27, [sp, #32]
  403ab8:	ldp	x29, x30, [sp, #16]
  403abc:	add	sp, sp, #0x70
  403ac0:	ret
  403ac4:	stp	x29, x30, [sp, #-16]!
  403ac8:	adrp	x8, 41e000 <ferror@plt+0x1b860>
  403acc:	ldr	x3, [x8, #896]
  403ad0:	adrp	x0, 40c000 <ferror@plt+0x9860>
  403ad4:	add	x0, x0, #0x718
  403ad8:	mov	w1, #0x61                  	// #97
  403adc:	mov	w2, #0x1                   	// #1
  403ae0:	mov	x29, sp
  403ae4:	bl	4025a0 <fwrite@plt>
  403ae8:	ldp	x29, x30, [sp], #16
  403aec:	ret
  403af0:	str	d8, [sp, #-112]!
  403af4:	stp	x22, x21, [sp, #80]
  403af8:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403afc:	ldr	x22, [x21, #3584]
  403b00:	stp	x29, x30, [sp, #16]
  403b04:	stp	x28, x27, [sp, #32]
  403b08:	stp	x26, x25, [sp, #48]
  403b0c:	stp	x24, x23, [sp, #64]
  403b10:	stp	x20, x19, [sp, #96]
  403b14:	mov	x29, sp
  403b18:	mov	w19, w0
  403b1c:	str	xzr, [x21, #3584]
  403b20:	bl	403534 <ferror@plt+0xd94>
  403b24:	ldr	x20, [x21, #3584]
  403b28:	str	x22, [x21, #3584]
  403b2c:	cbz	x22, 403c94 <ferror@plt+0x14f4>
  403b30:	scvtf	d8, w19
  403b34:	adrp	x23, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403b38:	mov	w24, #0x3e8                 	// #1000
  403b3c:	adrp	x25, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403b40:	adrp	x26, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403b44:	adrp	x27, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403b48:	b	403b64 <ferror@plt+0x13c4>
  403b4c:	ldp	x20, x0, [x21]
  403b50:	bl	402520 <free@plt>
  403b54:	mov	x0, x21
  403b58:	bl	402520 <free@plt>
  403b5c:	ldr	x22, [x22]
  403b60:	cbz	x22, 403c94 <ferror@plt+0x14f4>
  403b64:	cbz	x20, 403b5c <ferror@plt+0x13bc>
  403b68:	ldr	w8, [x22, #16]
  403b6c:	mov	x21, x20
  403b70:	ldr	w9, [x21, #16]
  403b74:	cmp	w9, w8
  403b78:	b.eq	403b88 <ferror@plt+0x13e8>  // b.none
  403b7c:	ldr	x21, [x21]
  403b80:	cbnz	x21, 403b70 <ferror@plt+0x13d0>
  403b84:	b	403b5c <ferror@plt+0x13bc>
  403b88:	ldrb	w8, [x23, #3624]
  403b8c:	mov	x9, xzr
  403b90:	b	403bbc <ferror@plt+0x141c>
  403b94:	add	x10, x22, x9, lsl #3
  403b98:	ldr	d1, [x10, #216]
  403b9c:	ldr	d2, [x27, #3768]
  403ba0:	fsub	d0, d0, d1
  403ba4:	fmul	d0, d2, d0
  403ba8:	fadd	d0, d1, d0
  403bac:	str	d0, [x10, #216]
  403bb0:	add	x9, x9, #0x1
  403bb4:	cmp	x9, #0x18
  403bb8:	b.eq	403c6c <ferror@plt+0x14cc>  // b.none
  403bbc:	cbz	w8, 403be0 <ferror@plt+0x1440>
  403bc0:	lsl	x10, x9, #3
  403bc4:	add	x11, x21, x10
  403bc8:	add	x10, x22, x10
  403bcc:	ldr	x12, [x11, #24]
  403bd0:	ldr	x11, [x10, #24]
  403bd4:	str	x12, [x10, #24]
  403bd8:	sub	x11, x12, x11
  403bdc:	b	403c0c <ferror@plt+0x146c>
  403be0:	lsl	x10, x9, #2
  403be4:	add	x11, x21, x10
  403be8:	add	x10, x22, x10
  403bec:	add	x12, x22, x9, lsl #3
  403bf0:	ldr	w13, [x11, #408]
  403bf4:	ldr	w11, [x10, #408]
  403bf8:	ldr	x14, [x12, #24]
  403bfc:	sub	w11, w13, w11
  403c00:	add	x14, x14, x11
  403c04:	str	x14, [x12, #24]
  403c08:	str	w13, [x10, #408]
  403c0c:	ldr	w10, [x25, #3788]
  403c10:	mul	x11, x11, x24
  403c14:	ucvtf	d0, x11
  403c18:	fdiv	d0, d0, d8
  403c1c:	cmp	w10, w19
  403c20:	b.le	403b94 <ferror@plt+0x13f4>
  403c24:	cmp	w19, #0x3e8
  403c28:	b.lt	403bb0 <ferror@plt+0x1410>  // b.tstop
  403c2c:	ldr	w11, [x26, #3628]
  403c30:	cmp	w11, w19
  403c34:	b.le	403c64 <ferror@plt+0x14c4>
  403c38:	ldr	d1, [x27, #3768]
  403c3c:	add	x11, x22, x9, lsl #3
  403c40:	ldr	d2, [x11, #216]
  403c44:	scvtf	d3, w10
  403c48:	fmul	d1, d1, d8
  403c4c:	fdiv	d1, d1, d3
  403c50:	fsub	d0, d0, d2
  403c54:	fmul	d0, d1, d0
  403c58:	fadd	d0, d2, d0
  403c5c:	str	d0, [x11, #216]
  403c60:	b	403bb0 <ferror@plt+0x1410>
  403c64:	add	x10, x22, x9, lsl #3
  403c68:	b	403bac <ferror@plt+0x140c>
  403c6c:	cmp	x20, x21
  403c70:	b.eq	403b4c <ferror@plt+0x13ac>  // b.none
  403c74:	ldp	x28, x0, [x20]
  403c78:	bl	402520 <free@plt>
  403c7c:	mov	x0, x20
  403c80:	bl	402520 <free@plt>
  403c84:	cmp	x28, x21
  403c88:	mov	x20, x28
  403c8c:	b.ne	403c74 <ferror@plt+0x14d4>  // b.any
  403c90:	b	403b4c <ferror@plt+0x13ac>
  403c94:	ldp	x20, x19, [sp, #96]
  403c98:	ldp	x22, x21, [sp, #80]
  403c9c:	ldp	x24, x23, [sp, #64]
  403ca0:	ldp	x26, x25, [sp, #48]
  403ca4:	ldp	x28, x27, [sp, #32]
  403ca8:	ldp	x29, x30, [sp, #16]
  403cac:	ldr	d8, [sp], #112
  403cb0:	ret
  403cb4:	sub	sp, sp, #0x60
  403cb8:	stp	x29, x30, [sp, #48]
  403cbc:	stp	x20, x19, [sp, #80]
  403cc0:	ldrh	w8, [x0, #4]
  403cc4:	str	x21, [sp, #64]
  403cc8:	add	x29, sp, #0x30
  403ccc:	cmp	w8, #0x5c
  403cd0:	b.ne	403db4 <ferror@plt+0x1614>  // b.any
  403cd4:	ldr	w8, [x0]
  403cd8:	mov	x20, x0
  403cdc:	subs	w3, w8, #0x1c
  403ce0:	b.mi	403dbc <ferror@plt+0x161c>  // b.first
  403ce4:	add	x2, x20, #0x1c
  403ce8:	mov	x0, sp
  403cec:	mov	w1, #0x5                   	// #5
  403cf0:	mov	x19, sp
  403cf4:	bl	40b914 <ferror@plt+0x9174>
  403cf8:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403cfc:	ldrsw	x8, [x21, #3592]
  403d00:	ldr	x8, [x19, x8, lsl #3]
  403d04:	cbz	x8, 403db4 <ferror@plt+0x1614>
  403d08:	mov	w0, #0x1f8                 	// #504
  403d0c:	bl	4022d0 <malloc@plt>
  403d10:	cbz	x0, 403ea0 <ferror@plt+0x1700>
  403d14:	mov	x19, x0
  403d18:	ldr	w0, [x20, #20]
  403d1c:	str	w0, [x19, #16]
  403d20:	bl	407770 <ferror@plt+0x4fd0>
  403d24:	bl	402420 <strdup@plt>
  403d28:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403d2c:	mov	x8, x0
  403d30:	ldr	w0, [x9, #3568]
  403d34:	mov	w9, #0xffff                	// #65535
  403d38:	str	x8, [x19, #8]
  403d3c:	cmp	w0, w9
  403d40:	b.ne	403dc4 <ferror@plt+0x1624>  // b.any
  403d44:	ldrsw	x8, [x21, #3592]
  403d48:	mov	x9, sp
  403d4c:	ldr	x8, [x9, x8, lsl #3]
  403d50:	ldur	q0, [x8, #68]
  403d54:	ldur	q1, [x8, #116]
  403d58:	ldur	q2, [x8, #100]
  403d5c:	ldur	q3, [x8, #84]
  403d60:	stur	q0, [x19, #88]
  403d64:	stur	q1, [x19, #136]
  403d68:	stur	q2, [x19, #120]
  403d6c:	stur	q3, [x19, #104]
  403d70:	ldur	q0, [x8, #132]
  403d74:	ldur	q1, [x8, #180]
  403d78:	ldur	q2, [x8, #164]
  403d7c:	ldur	q3, [x8, #148]
  403d80:	stur	q0, [x19, #152]
  403d84:	stur	q1, [x19, #200]
  403d88:	stur	q2, [x19, #184]
  403d8c:	stur	q3, [x19, #168]
  403d90:	ldur	q0, [x8, #52]
  403d94:	ldur	q1, [x8, #36]
  403d98:	ldur	q2, [x8, #20]
  403d9c:	ldur	q3, [x8, #4]
  403da0:	stur	q0, [x19, #72]
  403da4:	stur	q1, [x19, #56]
  403da8:	stur	q2, [x19, #40]
  403dac:	stur	q3, [x19, #24]
  403db0:	b	403e40 <ferror@plt+0x16a0>
  403db4:	mov	w0, wzr
  403db8:	b	403e7c <ferror@plt+0x16dc>
  403dbc:	mov	w0, #0xffffffff            	// #-1
  403dc0:	b	403e7c <ferror@plt+0x16dc>
  403dc4:	ldrsw	x8, [x21, #3592]
  403dc8:	mov	x9, sp
  403dcc:	ldr	x1, [x9, x8, lsl #3]
  403dd0:	ldrh	w8, [x1], #4
  403dd4:	sub	w2, w8, #0x4
  403dd8:	bl	40ba08 <ferror@plt+0x9268>
  403ddc:	cbz	x0, 403e90 <ferror@plt+0x16f0>
  403de0:	ldur	q0, [x0, #52]
  403de4:	ldur	q1, [x0, #36]
  403de8:	ldur	q2, [x0, #20]
  403dec:	ldur	q3, [x0, #4]
  403df0:	stur	q0, [x19, #72]
  403df4:	stur	q1, [x19, #56]
  403df8:	stur	q2, [x19, #40]
  403dfc:	stur	q3, [x19, #24]
  403e00:	ldur	q0, [x0, #116]
  403e04:	ldur	q1, [x0, #100]
  403e08:	ldur	q2, [x0, #84]
  403e0c:	ldur	q3, [x0, #68]
  403e10:	stur	q0, [x19, #136]
  403e14:	stur	q1, [x19, #120]
  403e18:	stur	q2, [x19, #104]
  403e1c:	stur	q3, [x19, #88]
  403e20:	ldur	q0, [x0, #180]
  403e24:	ldur	q1, [x0, #164]
  403e28:	ldur	q2, [x0, #148]
  403e2c:	ldur	q3, [x0, #132]
  403e30:	stur	q0, [x19, #200]
  403e34:	stur	q1, [x19, #184]
  403e38:	stur	q2, [x19, #168]
  403e3c:	stur	q3, [x19, #152]
  403e40:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403e44:	ldr	x10, [x9, #3584]
  403e48:	movi	v0.2d, #0x0
  403e4c:	mov	x8, x19
  403e50:	mov	w0, wzr
  403e54:	str	q0, [x8, #216]!
  403e58:	stp	q0, q0, [x8, #160]
  403e5c:	stp	q0, q0, [x8, #128]
  403e60:	stp	q0, q0, [x8, #96]
  403e64:	stp	q0, q0, [x8, #64]
  403e68:	str	q0, [x8, #48]
  403e6c:	str	x10, [x19]
  403e70:	stur	q0, [x19, #248]
  403e74:	stur	q0, [x19, #232]
  403e78:	str	x19, [x9, #3584]
  403e7c:	ldp	x20, x19, [sp, #80]
  403e80:	ldr	x21, [sp, #64]
  403e84:	ldp	x29, x30, [sp, #48]
  403e88:	add	sp, sp, #0x60
  403e8c:	ret
  403e90:	mov	x0, x19
  403e94:	bl	402520 <free@plt>
  403e98:	mov	w0, wzr
  403e9c:	b	403e7c <ferror@plt+0x16dc>
  403ea0:	bl	402480 <abort@plt>
  403ea4:	sub	sp, sp, #0x1e0
  403ea8:	stp	x29, x30, [sp, #432]
  403eac:	stp	x20, x19, [sp, #464]
  403eb0:	ldrh	w8, [x0, #4]
  403eb4:	str	x28, [sp, #448]
  403eb8:	add	x29, sp, #0x1b0
  403ebc:	cmp	w8, #0x10
  403ec0:	b.ne	403fa8 <ferror@plt+0x1808>  // b.any
  403ec4:	ldr	w8, [x0]
  403ec8:	mov	x20, x0
  403ecc:	subs	w3, w8, #0x20
  403ed0:	b.mi	403fc0 <ferror@plt+0x1820>  // b.first
  403ed4:	ldrb	w8, [x20, #24]
  403ed8:	tbz	w8, #0, 403fa8 <ferror@plt+0x1808>
  403edc:	add	x2, x20, #0x20
  403ee0:	mov	x0, sp
  403ee4:	mov	w1, #0x35                  	// #53
  403ee8:	bl	40b914 <ferror@plt+0x9174>
  403eec:	ldr	x8, [sp, #24]
  403ef0:	cbz	x8, 403fa8 <ferror@plt+0x1808>
  403ef4:	ldr	x8, [sp, #56]
  403ef8:	cbz	x8, 403fa8 <ferror@plt+0x1808>
  403efc:	mov	w0, #0x1f8                 	// #504
  403f00:	bl	4022d0 <malloc@plt>
  403f04:	cbz	x0, 403fc8 <ferror@plt+0x1828>
  403f08:	ldr	w8, [x20, #20]
  403f0c:	ldr	x9, [sp, #24]
  403f10:	mov	x19, x0
  403f14:	str	w8, [x0, #16]
  403f18:	add	x0, x9, #0x4
  403f1c:	bl	402420 <strdup@plt>
  403f20:	ldr	x9, [sp, #56]
  403f24:	str	x0, [x19, #8]
  403f28:	movi	v0.2d, #0x0
  403f2c:	mov	x8, xzr
  403f30:	ldur	q1, [x9, #20]
  403f34:	ldur	q2, [x9, #36]
  403f38:	ldur	q3, [x9, #52]
  403f3c:	ldur	q4, [x9, #68]
  403f40:	ldur	q5, [x9, #84]
  403f44:	ldur	q6, [x9, #4]
  403f48:	mov	x9, x19
  403f4c:	str	q0, [x9, #216]!
  403f50:	stp	q0, q0, [x9, #16]
  403f54:	stp	q0, q0, [x9, #48]
  403f58:	stp	q0, q0, [x9, #80]
  403f5c:	stp	q0, q0, [x9, #112]
  403f60:	stp	q0, q0, [x9, #144]
  403f64:	stp	q4, q5, [x9, #256]
  403f68:	stp	q2, q3, [x9, #224]
  403f6c:	stp	q6, q1, [x9, #192]
  403f70:	str	q0, [x9, #176]
  403f74:	add	x9, x19, x8, lsl #2
  403f78:	ldr	w9, [x9, #408]
  403f7c:	add	x10, x19, x8, lsl #3
  403f80:	add	x8, x8, #0x1
  403f84:	cmp	x8, #0x18
  403f88:	str	x9, [x10, #24]
  403f8c:	b.ne	403f74 <ferror@plt+0x17d4>  // b.any
  403f90:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403f94:	ldr	x9, [x8, #3584]
  403f98:	mov	w0, wzr
  403f9c:	str	x19, [x8, #3584]
  403fa0:	str	x9, [x19]
  403fa4:	b	403fac <ferror@plt+0x180c>
  403fa8:	mov	w0, wzr
  403fac:	ldp	x20, x19, [sp, #464]
  403fb0:	ldr	x28, [sp, #448]
  403fb4:	ldp	x29, x30, [sp, #432]
  403fb8:	add	sp, sp, #0x1e0
  403fbc:	ret
  403fc0:	mov	w0, #0xffffffff            	// #-1
  403fc4:	b	403fac <ferror@plt+0x180c>
  403fc8:	bl	402480 <abort@plt>
  403fcc:	stp	x29, x30, [sp, #-64]!
  403fd0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  403fd4:	adrp	x2, 422000 <stdout@@GLIBC_2.17+0x3c68>
  403fd8:	add	x1, x1, #0x7d5
  403fdc:	add	x2, x2, #0xe34
  403fe0:	stp	x24, x23, [sp, #16]
  403fe4:	stp	x22, x21, [sp, #32]
  403fe8:	stp	x20, x19, [sp, #48]
  403fec:	mov	x29, sp
  403ff0:	mov	x19, x0
  403ff4:	bl	402760 <fprintf@plt>
  403ff8:	adrp	x20, 40c000 <ferror@plt+0x9860>
  403ffc:	add	x20, x20, #0x7da
  404000:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404004:	add	x2, x2, #0x7e1
  404008:	mov	x0, x19
  40400c:	mov	x1, x20
  404010:	bl	402760 <fprintf@plt>
  404014:	adrp	x21, 40c000 <ferror@plt+0x9860>
  404018:	adrp	x22, 40c000 <ferror@plt+0x9860>
  40401c:	add	x21, x21, #0x7eb
  404020:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404024:	add	x22, x22, #0x7fd
  404028:	add	x2, x2, #0x7f5
  40402c:	mov	x0, x19
  404030:	mov	x1, x21
  404034:	mov	x3, x22
  404038:	bl	402760 <fprintf@plt>
  40403c:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404040:	add	x2, x2, #0x802
  404044:	mov	x0, x19
  404048:	mov	x1, x21
  40404c:	mov	x3, x22
  404050:	bl	402760 <fprintf@plt>
  404054:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404058:	add	x2, x2, #0x80a
  40405c:	mov	x0, x19
  404060:	mov	x1, x21
  404064:	mov	x3, x22
  404068:	bl	402760 <fprintf@plt>
  40406c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404070:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404074:	add	x1, x1, #0x812
  404078:	add	x2, x2, #0x81c
  40407c:	mov	x0, x19
  404080:	mov	x3, x22
  404084:	bl	402760 <fprintf@plt>
  404088:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40408c:	ldr	w21, [x8, #3600]
  404090:	adrp	x2, 40d000 <ferror@plt+0xa860>
  404094:	add	x2, x2, #0x467
  404098:	mov	x0, x19
  40409c:	mov	x1, x20
  4040a0:	bl	402760 <fprintf@plt>
  4040a4:	adrp	x20, 40c000 <ferror@plt+0x9860>
  4040a8:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4040ac:	add	x20, x20, #0x7eb
  4040b0:	add	x2, x2, #0x824
  4040b4:	cbz	w21, 404264 <ferror@plt+0x1ac4>
  4040b8:	adrp	x21, 40c000 <ferror@plt+0x9860>
  4040bc:	add	x21, x21, #0x7fd
  4040c0:	mov	x0, x19
  4040c4:	mov	x1, x20
  4040c8:	mov	x3, x21
  4040cc:	bl	402760 <fprintf@plt>
  4040d0:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4040d4:	add	x2, x2, #0x844
  4040d8:	mov	x0, x19
  4040dc:	mov	x1, x20
  4040e0:	mov	x3, x21
  4040e4:	bl	402760 <fprintf@plt>
  4040e8:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4040ec:	add	x2, x2, #0x834
  4040f0:	mov	x0, x19
  4040f4:	mov	x1, x20
  4040f8:	mov	x3, x21
  4040fc:	bl	402760 <fprintf@plt>
  404100:	adrp	x22, 40c000 <ferror@plt+0x9860>
  404104:	add	x22, x22, #0x812
  404108:	adrp	x2, 40c000 <ferror@plt+0x9860>
  40410c:	add	x2, x2, #0x84c
  404110:	mov	x0, x19
  404114:	mov	x1, x22
  404118:	mov	x3, x21
  40411c:	bl	402760 <fprintf@plt>
  404120:	adrp	x23, 40c000 <ferror@plt+0x9860>
  404124:	adrp	x24, 40d000 <ferror@plt+0xa860>
  404128:	add	x23, x23, #0x7da
  40412c:	add	x24, x24, #0x467
  404130:	mov	x0, x19
  404134:	mov	x1, x23
  404138:	mov	x2, x24
  40413c:	bl	402760 <fprintf@plt>
  404140:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404144:	add	x2, x2, #0x854
  404148:	mov	x0, x19
  40414c:	mov	x1, x20
  404150:	mov	x3, x21
  404154:	bl	402760 <fprintf@plt>
  404158:	adrp	x2, 40c000 <ferror@plt+0x9860>
  40415c:	add	x2, x2, #0x85b
  404160:	mov	x0, x19
  404164:	mov	x1, x20
  404168:	mov	x3, x21
  40416c:	bl	402760 <fprintf@plt>
  404170:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404174:	add	x2, x2, #0x862
  404178:	mov	x0, x19
  40417c:	mov	x1, x20
  404180:	mov	x3, x21
  404184:	bl	402760 <fprintf@plt>
  404188:	adrp	x2, 40c000 <ferror@plt+0x9860>
  40418c:	add	x2, x2, #0x86a
  404190:	mov	x0, x19
  404194:	mov	x1, x22
  404198:	mov	x3, x21
  40419c:	bl	402760 <fprintf@plt>
  4041a0:	mov	x0, x19
  4041a4:	mov	x1, x23
  4041a8:	mov	x2, x24
  4041ac:	bl	402760 <fprintf@plt>
  4041b0:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4041b4:	add	x2, x2, #0x82c
  4041b8:	mov	x0, x19
  4041bc:	mov	x1, x20
  4041c0:	mov	x3, x21
  4041c4:	bl	402760 <fprintf@plt>
  4041c8:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4041cc:	add	x2, x2, #0x872
  4041d0:	mov	x0, x19
  4041d4:	mov	x1, x20
  4041d8:	mov	x3, x21
  4041dc:	bl	402760 <fprintf@plt>
  4041e0:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4041e4:	add	x2, x2, #0x83c
  4041e8:	mov	x0, x19
  4041ec:	mov	x1, x20
  4041f0:	mov	x3, x21
  4041f4:	bl	402760 <fprintf@plt>
  4041f8:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4041fc:	add	x2, x2, #0x87a
  404200:	mov	x0, x19
  404204:	mov	x1, x22
  404208:	mov	x3, x21
  40420c:	bl	402760 <fprintf@plt>
  404210:	mov	x0, x19
  404214:	mov	x1, x23
  404218:	mov	x2, x24
  40421c:	bl	402760 <fprintf@plt>
  404220:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404224:	add	x2, x2, #0x882
  404228:	mov	x0, x19
  40422c:	mov	x1, x20
  404230:	mov	x3, x21
  404234:	bl	402760 <fprintf@plt>
  404238:	adrp	x2, 40c000 <ferror@plt+0x9860>
  40423c:	add	x2, x2, #0x88a
  404240:	mov	x0, x19
  404244:	mov	x1, x20
  404248:	mov	x3, x21
  40424c:	bl	402760 <fprintf@plt>
  404250:	adrp	x20, 40c000 <ferror@plt+0x9860>
  404254:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404258:	add	x20, x20, #0x89a
  40425c:	add	x2, x2, #0x892
  404260:	b	4042a4 <ferror@plt+0x1b04>
  404264:	adrp	x21, 40c000 <ferror@plt+0x9860>
  404268:	add	x21, x21, #0x847
  40426c:	mov	x0, x19
  404270:	mov	x1, x20
  404274:	mov	x3, x21
  404278:	bl	402760 <fprintf@plt>
  40427c:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404280:	add	x2, x2, #0x82c
  404284:	mov	x0, x19
  404288:	mov	x1, x20
  40428c:	mov	x3, x21
  404290:	bl	402760 <fprintf@plt>
  404294:	adrp	x20, 40c000 <ferror@plt+0x9860>
  404298:	adrp	x2, 40c000 <ferror@plt+0x9860>
  40429c:	add	x20, x20, #0x83c
  4042a0:	add	x2, x2, #0x834
  4042a4:	adrp	x21, 40c000 <ferror@plt+0x9860>
  4042a8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4042ac:	add	x21, x21, #0x7fd
  4042b0:	add	x1, x1, #0x7eb
  4042b4:	mov	x0, x19
  4042b8:	mov	x3, x21
  4042bc:	bl	402760 <fprintf@plt>
  4042c0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4042c4:	add	x1, x1, #0x812
  4042c8:	mov	x0, x19
  4042cc:	mov	x2, x20
  4042d0:	mov	x3, x21
  4042d4:	bl	402760 <fprintf@plt>
  4042d8:	ldp	x20, x19, [sp, #48]
  4042dc:	ldp	x22, x21, [sp, #32]
  4042e0:	ldp	x24, x23, [sp, #16]
  4042e4:	ldp	x29, x30, [sp], #64
  4042e8:	ret
  4042ec:	stp	x29, x30, [sp, #-48]!
  4042f0:	stp	x20, x19, [sp, #32]
  4042f4:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4042f8:	ldr	w8, [x20, #3632]
  4042fc:	stp	x22, x21, [sp, #16]
  404300:	mov	x29, sp
  404304:	cbz	w8, 404350 <ferror@plt+0x1bb0>
  404308:	ldr	w8, [x20, #3632]
  40430c:	cmp	w8, #0x1
  404310:	b.lt	404348 <ferror@plt+0x1ba8>  // b.tstop
  404314:	mov	x19, x0
  404318:	mov	x21, xzr
  40431c:	adrp	x22, 422000 <stdout@@GLIBC_2.17+0x3c68>
  404320:	ldr	x8, [x22, #3776]
  404324:	mov	x1, x19
  404328:	mov	w2, wzr
  40432c:	ldr	x0, [x8, x21, lsl #3]
  404330:	bl	4025b0 <fnmatch@plt>
  404334:	cbz	w0, 404350 <ferror@plt+0x1bb0>
  404338:	ldrsw	x8, [x20, #3632]
  40433c:	add	x21, x21, #0x1
  404340:	cmp	x21, x8
  404344:	b.lt	404320 <ferror@plt+0x1b80>  // b.tstop
  404348:	mov	w0, wzr
  40434c:	b	404354 <ferror@plt+0x1bb4>
  404350:	mov	w0, #0x1                   	// #1
  404354:	ldp	x20, x19, [sp, #32]
  404358:	ldp	x22, x21, [sp, #16]
  40435c:	ldp	x29, x30, [sp], #48
  404360:	ret
  404364:	stp	x29, x30, [sp, #-64]!
  404368:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40436c:	stp	x22, x21, [sp, #32]
  404370:	stp	x20, x19, [sp, #48]
  404374:	ldr	w8, [x8, #3600]
  404378:	ldr	x1, [x1, #8]
  40437c:	mov	w9, #0x14                  	// #20
  404380:	str	x23, [sp, #16]
  404384:	cmp	w8, #0x0
  404388:	mov	w8, #0xa                   	// #10
  40438c:	mov	x29, sp
  404390:	mov	x20, x2
  404394:	mov	x19, x0
  404398:	csel	x21, x8, x9, eq  // eq = none
  40439c:	bl	408228 <ferror@plt+0x5a88>
  4043a0:	mov	x0, x19
  4043a4:	bl	408534 <ferror@plt+0x5d94>
  4043a8:	adrp	x23, 40c000 <ferror@plt+0x9860>
  4043ac:	mov	x22, xzr
  4043b0:	add	x23, x23, #0x118
  4043b4:	lsl	x8, x22, #3
  4043b8:	ldr	x1, [x23, x8]
  4043bc:	ldr	w2, [x20, x8]
  4043c0:	mov	x0, x19
  4043c4:	bl	4088ec <ferror@plt+0x614c>
  4043c8:	add	x8, x22, #0x1
  4043cc:	cmp	x8, x21
  4043d0:	b.cs	4043e0 <ferror@plt+0x1c40>  // b.hs, b.nlast
  4043d4:	cmp	x22, #0x16
  4043d8:	mov	x22, x8
  4043dc:	b.ne	4043b4 <ferror@plt+0x1c14>  // b.any
  4043e0:	mov	x0, x19
  4043e4:	bl	40858c <ferror@plt+0x5dec>
  4043e8:	ldp	x20, x19, [sp, #48]
  4043ec:	ldp	x22, x21, [sp, #32]
  4043f0:	ldr	x23, [sp, #16]
  4043f4:	ldp	x29, x30, [sp], #64
  4043f8:	ret
  4043fc:	stp	x29, x30, [sp, #-64]!
  404400:	stp	x22, x21, [sp, #32]
  404404:	stp	x20, x19, [sp, #48]
  404408:	mov	x20, x2
  40440c:	ldr	x2, [x1, #8]
  404410:	mov	x21, x1
  404414:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404418:	add	x1, x1, #0x7da
  40441c:	str	x23, [sp, #16]
  404420:	mov	x29, sp
  404424:	mov	x19, x0
  404428:	bl	402760 <fprintf@plt>
  40442c:	mov	w22, wzr
  404430:	add	x23, x21, #0xd8
  404434:	mov	x0, x19
  404438:	mov	x1, x20
  40443c:	mov	x2, x23
  404440:	mov	w3, w22
  404444:	bl	404694 <ferror@plt+0x1ef4>
  404448:	add	w22, w22, #0x1
  40444c:	cmp	w22, #0x4
  404450:	b.ne	404434 <ferror@plt+0x1c94>  // b.any
  404454:	mov	w0, #0xa                   	// #10
  404458:	mov	x1, x19
  40445c:	bl	402220 <fputc@plt>
  404460:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  404464:	ldr	w22, [x8, #3600]
  404468:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40446c:	adrp	x2, 40d000 <ferror@plt+0xa860>
  404470:	add	x1, x1, #0x7da
  404474:	add	x2, x2, #0x467
  404478:	mov	x0, x19
  40447c:	bl	402760 <fprintf@plt>
  404480:	cbz	w22, 404620 <ferror@plt+0x1e80>
  404484:	add	x21, x21, #0xd8
  404488:	mov	w3, #0x4                   	// #4
  40448c:	mov	x0, x19
  404490:	mov	x1, x20
  404494:	mov	x2, x21
  404498:	bl	404694 <ferror@plt+0x1ef4>
  40449c:	mov	w3, #0x6                   	// #6
  4044a0:	mov	x0, x19
  4044a4:	mov	x1, x20
  4044a8:	mov	x2, x21
  4044ac:	bl	404694 <ferror@plt+0x1ef4>
  4044b0:	mov	w3, #0xb                   	// #11
  4044b4:	mov	x0, x19
  4044b8:	mov	x1, x20
  4044bc:	mov	x2, x21
  4044c0:	bl	404694 <ferror@plt+0x1ef4>
  4044c4:	mov	w3, #0xa                   	// #10
  4044c8:	mov	x0, x19
  4044cc:	mov	x1, x20
  4044d0:	mov	x2, x21
  4044d4:	bl	404694 <ferror@plt+0x1ef4>
  4044d8:	mov	w0, #0xa                   	// #10
  4044dc:	mov	x1, x19
  4044e0:	bl	402220 <fputc@plt>
  4044e4:	adrp	x22, 40c000 <ferror@plt+0x9860>
  4044e8:	adrp	x23, 40d000 <ferror@plt+0xa860>
  4044ec:	add	x22, x22, #0x7da
  4044f0:	add	x23, x23, #0x467
  4044f4:	mov	x0, x19
  4044f8:	mov	x1, x22
  4044fc:	mov	x2, x23
  404500:	bl	402760 <fprintf@plt>
  404504:	mov	w3, #0xc                   	// #12
  404508:	mov	x0, x19
  40450c:	mov	x1, x20
  404510:	mov	x2, x21
  404514:	bl	404694 <ferror@plt+0x1ef4>
  404518:	mov	w3, #0xd                   	// #13
  40451c:	mov	x0, x19
  404520:	mov	x1, x20
  404524:	mov	x2, x21
  404528:	bl	404694 <ferror@plt+0x1ef4>
  40452c:	mov	w3, #0xe                   	// #14
  404530:	mov	x0, x19
  404534:	mov	x1, x20
  404538:	mov	x2, x21
  40453c:	bl	404694 <ferror@plt+0x1ef4>
  404540:	mov	w3, #0xf                   	// #15
  404544:	mov	x0, x19
  404548:	mov	x1, x20
  40454c:	mov	x2, x21
  404550:	bl	404694 <ferror@plt+0x1ef4>
  404554:	mov	w0, #0xa                   	// #10
  404558:	mov	x1, x19
  40455c:	bl	402220 <fputc@plt>
  404560:	mov	x0, x19
  404564:	mov	x1, x22
  404568:	mov	x2, x23
  40456c:	bl	402760 <fprintf@plt>
  404570:	mov	w3, #0x5                   	// #5
  404574:	mov	x0, x19
  404578:	mov	x1, x20
  40457c:	mov	x2, x21
  404580:	bl	404694 <ferror@plt+0x1ef4>
  404584:	mov	w3, #0x7                   	// #7
  404588:	mov	x0, x19
  40458c:	mov	x1, x20
  404590:	mov	x2, x21
  404594:	bl	404694 <ferror@plt+0x1ef4>
  404598:	mov	w3, #0x9                   	// #9
  40459c:	mov	x0, x19
  4045a0:	mov	x1, x20
  4045a4:	mov	x2, x21
  4045a8:	bl	404694 <ferror@plt+0x1ef4>
  4045ac:	mov	w3, #0x11                  	// #17
  4045b0:	mov	x0, x19
  4045b4:	mov	x1, x20
  4045b8:	mov	x2, x21
  4045bc:	bl	404694 <ferror@plt+0x1ef4>
  4045c0:	mov	w0, #0xa                   	// #10
  4045c4:	mov	x1, x19
  4045c8:	bl	402220 <fputc@plt>
  4045cc:	mov	x0, x19
  4045d0:	mov	x1, x22
  4045d4:	mov	x2, x23
  4045d8:	bl	402760 <fprintf@plt>
  4045dc:	mov	w3, #0x10                  	// #16
  4045e0:	mov	x0, x19
  4045e4:	mov	x1, x20
  4045e8:	mov	x2, x21
  4045ec:	bl	404694 <ferror@plt+0x1ef4>
  4045f0:	mov	w3, #0x12                  	// #18
  4045f4:	mov	x0, x19
  4045f8:	mov	x1, x20
  4045fc:	mov	x2, x21
  404600:	bl	404694 <ferror@plt+0x1ef4>
  404604:	mov	w3, #0x13                  	// #19
  404608:	mov	x0, x19
  40460c:	mov	x1, x20
  404610:	mov	x2, x21
  404614:	bl	404694 <ferror@plt+0x1ef4>
  404618:	mov	w3, #0x14                  	// #20
  40461c:	b	404664 <ferror@plt+0x1ec4>
  404620:	mov	w2, #0x4                   	// #4
  404624:	mov	w3, #0x6                   	// #6
  404628:	mov	x0, x19
  40462c:	mov	x1, x20
  404630:	bl	4047d0 <ferror@plt+0x2030>
  404634:	mov	w2, #0x5                   	// #5
  404638:	mov	w3, #0x7                   	// #7
  40463c:	mov	x0, x19
  404640:	mov	x1, x20
  404644:	bl	4047d0 <ferror@plt+0x2030>
  404648:	add	x21, x21, #0xd8
  40464c:	mov	w3, #0xb                   	// #11
  404650:	mov	x0, x19
  404654:	mov	x1, x20
  404658:	mov	x2, x21
  40465c:	bl	404694 <ferror@plt+0x1ef4>
  404660:	mov	w3, #0x9                   	// #9
  404664:	mov	x0, x19
  404668:	mov	x1, x20
  40466c:	mov	x2, x21
  404670:	bl	404694 <ferror@plt+0x1ef4>
  404674:	mov	w0, #0xa                   	// #10
  404678:	mov	x1, x19
  40467c:	bl	402220 <fputc@plt>
  404680:	ldp	x20, x19, [sp, #48]
  404684:	ldp	x22, x21, [sp, #32]
  404688:	ldr	x23, [sp, #16]
  40468c:	ldp	x29, x30, [sp], #64
  404690:	ret
  404694:	sub	sp, sp, #0x70
  404698:	stp	x29, x30, [sp, #64]
  40469c:	stp	x20, x19, [sp, #96]
  4046a0:	mov	x20, x2
  4046a4:	ldr	x2, [x1, w3, sxtw #3]
  4046a8:	mov	w9, #0xca01                	// #51713
  4046ac:	mov	w8, #0x4240                	// #16960
  4046b0:	movk	w9, #0x3b9a, lsl #16
  4046b4:	str	x21, [sp, #80]
  4046b8:	mov	x19, x0
  4046bc:	movk	w8, #0xf, lsl #16
  4046c0:	cmp	x2, x9
  4046c4:	sxtw	x21, w3
  4046c8:	add	x29, sp, #0x40
  4046cc:	b.cc	4046e0 <ferror@plt+0x1f40>  // b.lo, b.ul, b.last
  4046d0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4046d4:	udiv	x2, x2, x8
  4046d8:	add	x1, x1, #0x9db
  4046dc:	b	404718 <ferror@plt+0x1f78>
  4046e0:	cmp	x2, x8
  4046e4:	b.ls	404710 <ferror@plt+0x1f70>  // b.plast
  4046e8:	mov	x9, #0xf7cf                	// #63439
  4046ec:	movk	x9, #0xe353, lsl #16
  4046f0:	movk	x9, #0x9ba5, lsl #32
  4046f4:	lsr	x8, x2, #3
  4046f8:	movk	x9, #0x20c4, lsl #48
  4046fc:	umulh	x8, x8, x9
  404700:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404704:	lsr	x2, x8, #4
  404708:	add	x1, x1, #0x9e3
  40470c:	b	404718 <ferror@plt+0x1f78>
  404710:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404714:	add	x1, x1, #0x9eb
  404718:	mov	x0, x19
  40471c:	bl	402760 <fprintf@plt>
  404720:	ldr	d0, [x20, x21, lsl #3]
  404724:	mov	x8, #0x848000000000        	// #145685290680320
  404728:	movk	x8, #0x412e, lsl #48
  40472c:	fmov	d1, x8
  404730:	fcmp	d0, d1
  404734:	b.le	404758 <ferror@plt+0x1fb8>
  404738:	mov	x8, #0x848000000000        	// #145685290680320
  40473c:	movk	x8, #0x412e, lsl #48
  404740:	fmov	d1, x8
  404744:	fdiv	d0, d0, d1
  404748:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40474c:	fcvtzu	w2, d0
  404750:	add	x1, x1, #0x9f2
  404754:	b	404788 <ferror@plt+0x1fe8>
  404758:	mov	x8, #0x400000000000        	// #70368744177664
  40475c:	movk	x8, #0x408f, lsl #48
  404760:	fmov	d1, x8
  404764:	fcmp	d0, d1
  404768:	b.le	4047a8 <ferror@plt+0x2008>
  40476c:	mov	x8, #0x400000000000        	// #70368744177664
  404770:	movk	x8, #0x408f, lsl #48
  404774:	fmov	d1, x8
  404778:	fdiv	d0, d0, d1
  40477c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404780:	fcvtzu	w2, d0
  404784:	add	x1, x1, #0x9f6
  404788:	mov	x0, sp
  40478c:	bl	4021e0 <sprintf@plt>
  404790:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404794:	add	x1, x1, #0x7ef
  404798:	mov	x2, sp
  40479c:	mov	x0, x19
  4047a0:	bl	402760 <fprintf@plt>
  4047a4:	b	4047bc <ferror@plt+0x201c>
  4047a8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4047ac:	fcvtzu	w2, d0
  4047b0:	add	x1, x1, #0x9fa
  4047b4:	mov	x0, x19
  4047b8:	bl	402760 <fprintf@plt>
  4047bc:	ldp	x20, x19, [sp, #96]
  4047c0:	ldr	x21, [sp, #80]
  4047c4:	ldp	x29, x30, [sp, #64]
  4047c8:	add	sp, sp, #0x70
  4047cc:	ret
  4047d0:	sub	sp, sp, #0x80
  4047d4:	stp	x29, x30, [sp, #64]
  4047d8:	stp	x22, x21, [sp, #96]
  4047dc:	stp	x20, x19, [sp, #112]
  4047e0:	ldr	x2, [x1, w2, sxtw #3]
  4047e4:	str	x23, [sp, #80]
  4047e8:	mov	w23, #0xca00                	// #51712
  4047ec:	movk	w23, #0x3b9a, lsl #16
  4047f0:	mov	w22, #0x4240                	// #16960
  4047f4:	mov	w20, w3
  4047f8:	mov	x21, x1
  4047fc:	mov	x19, x0
  404800:	cmp	x2, x23
  404804:	movk	w22, #0xf, lsl #16
  404808:	add	x29, sp, #0x40
  40480c:	b.ls	404820 <ferror@plt+0x2080>  // b.plast
  404810:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404814:	udiv	x2, x2, x22
  404818:	add	x1, x1, #0x9db
  40481c:	b	404858 <ferror@plt+0x20b8>
  404820:	cmp	x2, x22
  404824:	b.ls	404850 <ferror@plt+0x20b0>  // b.plast
  404828:	mov	x9, #0xf7cf                	// #63439
  40482c:	movk	x9, #0xe353, lsl #16
  404830:	movk	x9, #0x9ba5, lsl #32
  404834:	lsr	x8, x2, #3
  404838:	movk	x9, #0x20c4, lsl #48
  40483c:	umulh	x8, x8, x9
  404840:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404844:	lsr	x2, x8, #4
  404848:	add	x1, x1, #0x9e3
  40484c:	b	404858 <ferror@plt+0x20b8>
  404850:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404854:	add	x1, x1, #0x9eb
  404858:	mov	x0, x19
  40485c:	bl	402760 <fprintf@plt>
  404860:	ldr	x2, [x21, w20, sxtw #3]
  404864:	cmp	x2, x23
  404868:	b.ls	40487c <ferror@plt+0x20dc>  // b.plast
  40486c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404870:	udiv	x2, x2, x22
  404874:	add	x1, x1, #0x9f2
  404878:	b	4048a8 <ferror@plt+0x2108>
  40487c:	cmp	x2, x22
  404880:	b.ls	4048c8 <ferror@plt+0x2128>  // b.plast
  404884:	mov	x9, #0xf7cf                	// #63439
  404888:	movk	x9, #0xe353, lsl #16
  40488c:	movk	x9, #0x9ba5, lsl #32
  404890:	lsr	x8, x2, #3
  404894:	movk	x9, #0x20c4, lsl #48
  404898:	umulh	x8, x8, x9
  40489c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4048a0:	lsr	x2, x8, #4
  4048a4:	add	x1, x1, #0x9f6
  4048a8:	mov	x0, sp
  4048ac:	bl	4021e0 <sprintf@plt>
  4048b0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4048b4:	add	x1, x1, #0x7ef
  4048b8:	mov	x2, sp
  4048bc:	mov	x0, x19
  4048c0:	bl	402760 <fprintf@plt>
  4048c4:	b	4048d8 <ferror@plt+0x2138>
  4048c8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4048cc:	add	x1, x1, #0x9fa
  4048d0:	mov	x0, x19
  4048d4:	bl	402760 <fprintf@plt>
  4048d8:	ldp	x20, x19, [sp, #112]
  4048dc:	ldp	x22, x21, [sp, #96]
  4048e0:	ldr	x23, [sp, #80]
  4048e4:	ldp	x29, x30, [sp, #64]
  4048e8:	add	sp, sp, #0x80
  4048ec:	ret
  4048f0:	sub	sp, sp, #0x110
  4048f4:	stp	x20, x19, [sp, #256]
  4048f8:	mov	x19, x2
  4048fc:	mov	x20, x1
  404900:	adrp	x2, 40c000 <ferror@plt+0x9860>
  404904:	mov	x3, x0
  404908:	add	x2, x2, #0xa6e
  40490c:	add	x0, sp, #0x60
  404910:	mov	w1, #0x80                  	// #128
  404914:	mov	x4, x20
  404918:	stp	x29, x30, [sp, #224]
  40491c:	stp	x28, x21, [sp, #240]
  404920:	add	x29, sp, #0xe0
  404924:	bl	402240 <snprintf@plt>
  404928:	cmp	w0, #0x1
  40492c:	b.lt	4049d8 <ferror@plt+0x2238>  // b.tstop
  404930:	cmp	w0, #0x80
  404934:	b.cs	4049d8 <ferror@plt+0x2238>  // b.hs, b.nlast
  404938:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40493c:	add	x1, x1, #0xfa8
  404940:	add	x0, sp, #0x60
  404944:	bl	4025f0 <fopen64@plt>
  404948:	cbz	x0, 4049fc <ferror@plt+0x225c>
  40494c:	mov	x21, x0
  404950:	add	x0, sp, #0x10
  404954:	mov	w1, #0x50                  	// #80
  404958:	mov	x2, x21
  40495c:	bl	402770 <fgets@plt>
  404960:	cbz	x0, 404a30 <ferror@plt+0x2290>
  404964:	add	x0, sp, #0x10
  404968:	mov	w1, #0xa                   	// #10
  40496c:	add	x20, sp, #0x10
  404970:	bl	402580 <strchr@plt>
  404974:	cbz	x0, 40497c <ferror@plt+0x21dc>
  404978:	strb	wzr, [x0]
  40497c:	mov	x0, x21
  404980:	bl	402290 <fclose@plt>
  404984:	add	x0, sp, #0x10
  404988:	add	x1, sp, #0x8
  40498c:	mov	w2, wzr
  404990:	bl	4024d0 <strtol@plt>
  404994:	ldr	x8, [sp, #8]
  404998:	cmp	x20, x8
  40499c:	b.eq	404a5c <ferror@plt+0x22bc>  // b.none
  4049a0:	ldrb	w8, [x8]
  4049a4:	cbnz	w8, 404a5c <ferror@plt+0x22bc>
  4049a8:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  4049ac:	add	x8, x0, x8
  4049b0:	mov	x20, x0
  4049b4:	cmp	x8, #0x1
  4049b8:	b.hi	4049cc <ferror@plt+0x222c>  // b.pmore
  4049bc:	bl	402700 <__errno_location@plt>
  4049c0:	ldr	w8, [x0]
  4049c4:	cmp	w8, #0x22
  4049c8:	b.eq	404a7c <ferror@plt+0x22dc>  // b.none
  4049cc:	mov	w0, wzr
  4049d0:	str	x20, [x19]
  4049d4:	b	404ac8 <ferror@plt+0x2328>
  4049d8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  4049dc:	ldr	x8, [x8, #3992]
  4049e0:	adrp	x0, 40c000 <ferror@plt+0x9860>
  4049e4:	add	x0, x0, #0xa83
  4049e8:	mov	w1, #0x26                  	// #38
  4049ec:	ldr	x3, [x8]
  4049f0:	mov	w2, #0x1                   	// #1
  4049f4:	bl	4025a0 <fwrite@plt>
  4049f8:	b	404ac4 <ferror@plt+0x2324>
  4049fc:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  404a00:	ldr	x8, [x8, #3992]
  404a04:	ldr	x19, [x8]
  404a08:	bl	402700 <__errno_location@plt>
  404a0c:	ldr	w0, [x0]
  404a10:	bl	402430 <strerror@plt>
  404a14:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404a18:	mov	x3, x0
  404a1c:	add	x1, x1, #0xaaa
  404a20:	add	x2, sp, #0x60
  404a24:	mov	x0, x19
  404a28:	bl	402760 <fprintf@plt>
  404a2c:	b	404ac4 <ferror@plt+0x2324>
  404a30:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  404a34:	ldr	x8, [x8, #3992]
  404a38:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404a3c:	add	x1, x1, #0xab8
  404a40:	add	x3, sp, #0x60
  404a44:	ldr	x0, [x8]
  404a48:	mov	x2, x20
  404a4c:	bl	402760 <fprintf@plt>
  404a50:	mov	x0, x21
  404a54:	bl	402290 <fclose@plt>
  404a58:	b	404aa8 <ferror@plt+0x2308>
  404a5c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  404a60:	ldr	x8, [x8, #3992]
  404a64:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404a68:	add	x1, x1, #0xae7
  404a6c:	add	x2, sp, #0x10
  404a70:	ldr	x0, [x8]
  404a74:	add	x3, sp, #0x60
  404a78:	b	404aa4 <ferror@plt+0x2304>
  404a7c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  404a80:	ldr	x8, [x8, #3992]
  404a84:	mov	w0, #0x22                  	// #34
  404a88:	ldr	x19, [x8]
  404a8c:	bl	402430 <strerror@plt>
  404a90:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404a94:	mov	x3, x0
  404a98:	add	x1, x1, #0xb0e
  404a9c:	add	x2, sp, #0x60
  404aa0:	mov	x0, x19
  404aa4:	bl	402760 <fprintf@plt>
  404aa8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  404aac:	ldr	x8, [x8, #3992]
  404ab0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404ab4:	add	x1, x1, #0xb1c
  404ab8:	add	x2, sp, #0x60
  404abc:	ldr	x0, [x8]
  404ac0:	bl	402760 <fprintf@plt>
  404ac4:	mov	w0, #0xffffffff            	// #-1
  404ac8:	ldp	x20, x19, [sp, #256]
  404acc:	ldp	x28, x21, [sp, #240]
  404ad0:	ldp	x29, x30, [sp, #224]
  404ad4:	add	sp, sp, #0x110
  404ad8:	ret
  404adc:	sub	w8, w0, #0x41
  404ae0:	and	w8, w8, #0xff
  404ae4:	cmp	w8, #0x6
  404ae8:	and	w8, w0, #0xff
  404aec:	b.cs	404afc <ferror@plt+0x235c>  // b.hs, b.nlast
  404af0:	mov	w9, #0xffffffc9            	// #-55
  404af4:	add	w0, w9, w8
  404af8:	ret
  404afc:	sub	w9, w0, #0x61
  404b00:	and	w9, w9, #0xff
  404b04:	cmp	w9, #0x6
  404b08:	b.cs	404b18 <ferror@plt+0x2378>  // b.hs, b.nlast
  404b0c:	mov	w9, #0xffffffa9            	// #-87
  404b10:	add	w0, w9, w8
  404b14:	ret
  404b18:	sub	w9, w0, #0x30
  404b1c:	and	w9, w9, #0xff
  404b20:	sub	w8, w8, #0x30
  404b24:	cmp	w9, #0xa
  404b28:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  404b2c:	ret
  404b30:	stp	x29, x30, [sp, #-48]!
  404b34:	str	x21, [sp, #16]
  404b38:	stp	x20, x19, [sp, #32]
  404b3c:	mov	x29, sp
  404b40:	cbz	x1, 404b80 <ferror@plt+0x23e0>
  404b44:	ldrb	w8, [x1]
  404b48:	mov	x21, x1
  404b4c:	cbz	w8, 404b80 <ferror@plt+0x23e0>
  404b50:	mov	x19, x0
  404b54:	add	x1, x29, #0x18
  404b58:	mov	x0, x21
  404b5c:	bl	4024d0 <strtol@plt>
  404b60:	ldr	x8, [x29, #24]
  404b64:	mov	x20, x0
  404b68:	mov	w0, #0xffffffff            	// #-1
  404b6c:	cbz	x8, 404b84 <ferror@plt+0x23e4>
  404b70:	cmp	x8, x21
  404b74:	b.eq	404b84 <ferror@plt+0x23e4>  // b.none
  404b78:	ldrb	w8, [x8]
  404b7c:	cbz	w8, 404b94 <ferror@plt+0x23f4>
  404b80:	mov	w0, #0xffffffff            	// #-1
  404b84:	ldp	x20, x19, [sp, #32]
  404b88:	ldr	x21, [sp, #16]
  404b8c:	ldp	x29, x30, [sp], #48
  404b90:	ret
  404b94:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  404b98:	add	x8, x20, x8
  404b9c:	cmp	x8, #0x1
  404ba0:	b.hi	404bb4 <ferror@plt+0x2414>  // b.pmore
  404ba4:	bl	402700 <__errno_location@plt>
  404ba8:	ldr	w8, [x0]
  404bac:	cmp	w8, #0x22
  404bb0:	b.eq	404b80 <ferror@plt+0x23e0>  // b.none
  404bb4:	cmp	x20, w20, sxtw
  404bb8:	b.ne	404b80 <ferror@plt+0x23e0>  // b.any
  404bbc:	mov	w0, wzr
  404bc0:	str	w20, [x19]
  404bc4:	b	404b84 <ferror@plt+0x23e4>
  404bc8:	stp	x29, x30, [sp, #-16]!
  404bcc:	mov	x29, sp
  404bd0:	bl	404c08 <ferror@plt+0x2468>
  404bd4:	neg	w8, w0
  404bd8:	bics	wzr, w8, w0
  404bdc:	b.eq	404bec <ferror@plt+0x244c>  // b.none
  404be0:	mov	w0, #0xffffffff            	// #-1
  404be4:	ldp	x29, x30, [sp], #16
  404be8:	ret
  404bec:	cbz	w0, 404c00 <ferror@plt+0x2460>
  404bf0:	rbit	w8, w0
  404bf4:	clz	w8, w8
  404bf8:	mov	w9, #0x20                  	// #32
  404bfc:	sub	w0, w9, w8
  404c00:	ldp	x29, x30, [sp], #16
  404c04:	ret
  404c08:	rev	w0, w0
  404c0c:	ret
  404c10:	sub	sp, sp, #0x30
  404c14:	stp	x29, x30, [sp, #16]
  404c18:	stp	x20, x19, [sp, #32]
  404c1c:	add	x29, sp, #0x10
  404c20:	cbz	x1, 404c78 <ferror@plt+0x24d8>
  404c24:	ldrb	w8, [x1]
  404c28:	mov	x20, x1
  404c2c:	cbz	w8, 404c78 <ferror@plt+0x24d8>
  404c30:	mov	x19, x0
  404c34:	add	x1, sp, #0x8
  404c38:	mov	x0, x20
  404c3c:	bl	402110 <strtoul@plt>
  404c40:	ldr	x9, [sp, #8]
  404c44:	mov	x8, x0
  404c48:	mov	w0, #0xffffffff            	// #-1
  404c4c:	cbz	x9, 404c7c <ferror@plt+0x24dc>
  404c50:	cmp	x9, x20
  404c54:	b.eq	404c7c <ferror@plt+0x24dc>  // b.none
  404c58:	ldrb	w9, [x9]
  404c5c:	mov	w0, #0xffffffff            	// #-1
  404c60:	cbnz	w9, 404c7c <ferror@plt+0x24dc>
  404c64:	lsr	x9, x8, #32
  404c68:	cbnz	x9, 404c7c <ferror@plt+0x24dc>
  404c6c:	mov	w0, wzr
  404c70:	str	w8, [x19]
  404c74:	b	404c7c <ferror@plt+0x24dc>
  404c78:	mov	w0, #0xffffffff            	// #-1
  404c7c:	ldp	x20, x19, [sp, #32]
  404c80:	ldp	x29, x30, [sp, #16]
  404c84:	add	sp, sp, #0x30
  404c88:	ret
  404c8c:	str	d8, [sp, #-64]!
  404c90:	stp	x22, x21, [sp, #32]
  404c94:	mov	x21, x1
  404c98:	stp	x20, x19, [sp, #48]
  404c9c:	mov	x19, x0
  404ca0:	mov	w1, #0x2e                  	// #46
  404ca4:	mov	x0, x21
  404ca8:	stp	x29, x30, [sp, #16]
  404cac:	mov	x29, sp
  404cb0:	mov	x20, x2
  404cb4:	bl	402580 <strchr@plt>
  404cb8:	add	x1, x29, #0x8
  404cbc:	cbz	x0, 404d0c <ferror@plt+0x256c>
  404cc0:	mov	x0, x21
  404cc4:	bl	402190 <strtod@plt>
  404cc8:	fcmp	d0, #0.0
  404ccc:	b.mi	404de4 <ferror@plt+0x2644>  // b.first
  404cd0:	ldr	x8, [x29, #8]
  404cd4:	mov	w0, #0xffffffff            	// #-1
  404cd8:	cbz	x8, 404e18 <ferror@plt+0x2678>
  404cdc:	cmp	x8, x21
  404ce0:	b.eq	404e18 <ferror@plt+0x2678>  // b.none
  404ce4:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  404ce8:	mov	v8.16b, v0.16b
  404cec:	fmov	d0, x8
  404cf0:	fcmp	d8, d0
  404cf4:	b.ne	404d4c <ferror@plt+0x25ac>  // b.any
  404cf8:	bl	402700 <__errno_location@plt>
  404cfc:	ldr	w8, [x0]
  404d00:	cmp	w8, #0x22
  404d04:	b.ne	404d4c <ferror@plt+0x25ac>  // b.any
  404d08:	b	404de4 <ferror@plt+0x2644>
  404d0c:	mov	x0, x21
  404d10:	mov	w2, wzr
  404d14:	bl	402110 <strtoul@plt>
  404d18:	ldr	x8, [x29, #8]
  404d1c:	mov	x22, x0
  404d20:	mov	w0, #0xffffffff            	// #-1
  404d24:	cbz	x8, 404e18 <ferror@plt+0x2678>
  404d28:	cmp	x8, x21
  404d2c:	b.eq	404e18 <ferror@plt+0x2678>  // b.none
  404d30:	cmn	x22, #0x1
  404d34:	b.ne	404d48 <ferror@plt+0x25a8>  // b.any
  404d38:	bl	402700 <__errno_location@plt>
  404d3c:	ldr	w8, [x0]
  404d40:	cmp	w8, #0x22
  404d44:	b.eq	404de4 <ferror@plt+0x2644>  // b.none
  404d48:	ucvtf	d8, x22
  404d4c:	ldr	x22, [x29, #8]
  404d50:	cmp	x22, x21
  404d54:	b.eq	404de4 <ferror@plt+0x2644>  // b.none
  404d58:	mov	w8, #0x1                   	// #1
  404d5c:	str	w8, [x20]
  404d60:	ldrb	w8, [x22]
  404d64:	cbz	w8, 404dfc <ferror@plt+0x265c>
  404d68:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404d6c:	add	x1, x1, #0xb1a
  404d70:	mov	x0, x22
  404d74:	str	wzr, [x20]
  404d78:	bl	4023e0 <strcasecmp@plt>
  404d7c:	cbz	w0, 404dec <ferror@plt+0x264c>
  404d80:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404d84:	add	x1, x1, #0xb31
  404d88:	mov	x0, x22
  404d8c:	bl	4023e0 <strcasecmp@plt>
  404d90:	cbz	w0, 404dec <ferror@plt+0x264c>
  404d94:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404d98:	add	x1, x1, #0xb36
  404d9c:	mov	x0, x22
  404da0:	bl	4023e0 <strcasecmp@plt>
  404da4:	cbz	w0, 404dec <ferror@plt+0x264c>
  404da8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404dac:	add	x1, x1, #0xec0
  404db0:	mov	x0, x22
  404db4:	bl	4023e0 <strcasecmp@plt>
  404db8:	cbz	w0, 404dfc <ferror@plt+0x265c>
  404dbc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404dc0:	add	x1, x1, #0xb30
  404dc4:	mov	x0, x22
  404dc8:	bl	4023e0 <strcasecmp@plt>
  404dcc:	cbz	w0, 404dfc <ferror@plt+0x265c>
  404dd0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  404dd4:	add	x1, x1, #0xb35
  404dd8:	mov	x0, x22
  404ddc:	bl	4023e0 <strcasecmp@plt>
  404de0:	cbz	w0, 404dfc <ferror@plt+0x265c>
  404de4:	mov	w0, #0xffffffff            	// #-1
  404de8:	b	404e18 <ferror@plt+0x2678>
  404dec:	mov	x8, #0x400000000000        	// #70368744177664
  404df0:	movk	x8, #0x408f, lsl #48
  404df4:	fmov	d0, x8
  404df8:	fmul	d8, d8, d0
  404dfc:	fcvtzu	w8, d8
  404e00:	ucvtf	d0, w8
  404e04:	fcmp	d8, d0
  404e08:	cset	w9, gt
  404e0c:	add	w8, w9, w8
  404e10:	mov	w0, wzr
  404e14:	str	w8, [x19]
  404e18:	ldp	x20, x19, [sp, #48]
  404e1c:	ldp	x22, x21, [sp, #32]
  404e20:	ldp	x29, x30, [sp, #16]
  404e24:	ldr	d8, [sp], #64
  404e28:	ret
  404e2c:	stp	x29, x30, [sp, #-48]!
  404e30:	str	x21, [sp, #16]
  404e34:	stp	x20, x19, [sp, #32]
  404e38:	mov	x29, sp
  404e3c:	cbz	x1, 404e7c <ferror@plt+0x26dc>
  404e40:	ldrb	w8, [x1]
  404e44:	mov	x21, x1
  404e48:	cbz	w8, 404e7c <ferror@plt+0x26dc>
  404e4c:	mov	x19, x0
  404e50:	add	x1, x29, #0x18
  404e54:	mov	x0, x21
  404e58:	bl	402590 <strtoull@plt>
  404e5c:	ldr	x8, [x29, #24]
  404e60:	mov	x20, x0
  404e64:	mov	w0, #0xffffffff            	// #-1
  404e68:	cbz	x8, 404e80 <ferror@plt+0x26e0>
  404e6c:	cmp	x8, x21
  404e70:	b.eq	404e80 <ferror@plt+0x26e0>  // b.none
  404e74:	ldrb	w8, [x8]
  404e78:	cbz	w8, 404e90 <ferror@plt+0x26f0>
  404e7c:	mov	w0, #0xffffffff            	// #-1
  404e80:	ldp	x20, x19, [sp, #32]
  404e84:	ldr	x21, [sp, #16]
  404e88:	ldp	x29, x30, [sp], #48
  404e8c:	ret
  404e90:	cmn	x20, #0x1
  404e94:	b.ne	404ea8 <ferror@plt+0x2708>  // b.any
  404e98:	bl	402700 <__errno_location@plt>
  404e9c:	ldr	w8, [x0]
  404ea0:	cmp	w8, #0x22
  404ea4:	b.eq	404e7c <ferror@plt+0x26dc>  // b.none
  404ea8:	mov	w0, wzr
  404eac:	str	x20, [x19]
  404eb0:	b	404e80 <ferror@plt+0x26e0>
  404eb4:	sub	sp, sp, #0x30
  404eb8:	stp	x29, x30, [sp, #16]
  404ebc:	stp	x20, x19, [sp, #32]
  404ec0:	add	x29, sp, #0x10
  404ec4:	cbz	x1, 404f1c <ferror@plt+0x277c>
  404ec8:	ldrb	w8, [x1]
  404ecc:	mov	x20, x1
  404ed0:	cbz	w8, 404f1c <ferror@plt+0x277c>
  404ed4:	mov	x19, x0
  404ed8:	add	x1, sp, #0x8
  404edc:	mov	x0, x20
  404ee0:	bl	402110 <strtoul@plt>
  404ee4:	ldr	x9, [sp, #8]
  404ee8:	mov	x8, x0
  404eec:	mov	w0, #0xffffffff            	// #-1
  404ef0:	cbz	x9, 404f20 <ferror@plt+0x2780>
  404ef4:	cmp	x9, x20
  404ef8:	b.eq	404f20 <ferror@plt+0x2780>  // b.none
  404efc:	ldrb	w9, [x9]
  404f00:	mov	w0, #0xffffffff            	// #-1
  404f04:	cbnz	w9, 404f20 <ferror@plt+0x2780>
  404f08:	lsr	x9, x8, #32
  404f0c:	cbnz	x9, 404f20 <ferror@plt+0x2780>
  404f10:	mov	w0, wzr
  404f14:	str	w8, [x19]
  404f18:	b	404f20 <ferror@plt+0x2780>
  404f1c:	mov	w0, #0xffffffff            	// #-1
  404f20:	ldp	x20, x19, [sp, #32]
  404f24:	ldp	x29, x30, [sp, #16]
  404f28:	add	sp, sp, #0x30
  404f2c:	ret
  404f30:	sub	sp, sp, #0x30
  404f34:	stp	x29, x30, [sp, #16]
  404f38:	stp	x20, x19, [sp, #32]
  404f3c:	add	x29, sp, #0x10
  404f40:	cbz	x1, 404f98 <ferror@plt+0x27f8>
  404f44:	ldrb	w8, [x1]
  404f48:	mov	x20, x1
  404f4c:	cbz	w8, 404f98 <ferror@plt+0x27f8>
  404f50:	mov	x19, x0
  404f54:	add	x1, sp, #0x8
  404f58:	mov	x0, x20
  404f5c:	bl	402110 <strtoul@plt>
  404f60:	ldr	x9, [sp, #8]
  404f64:	mov	x8, x0
  404f68:	mov	w0, #0xffffffff            	// #-1
  404f6c:	cbz	x9, 404f9c <ferror@plt+0x27fc>
  404f70:	cmp	x9, x20
  404f74:	b.eq	404f9c <ferror@plt+0x27fc>  // b.none
  404f78:	ldrb	w9, [x9]
  404f7c:	mov	w0, #0xffffffff            	// #-1
  404f80:	cbnz	w9, 404f9c <ferror@plt+0x27fc>
  404f84:	lsr	x9, x8, #16
  404f88:	cbnz	x9, 404f9c <ferror@plt+0x27fc>
  404f8c:	mov	w0, wzr
  404f90:	strh	w8, [x19]
  404f94:	b	404f9c <ferror@plt+0x27fc>
  404f98:	mov	w0, #0xffffffff            	// #-1
  404f9c:	ldp	x20, x19, [sp, #32]
  404fa0:	ldp	x29, x30, [sp, #16]
  404fa4:	add	sp, sp, #0x30
  404fa8:	ret
  404fac:	sub	sp, sp, #0x30
  404fb0:	stp	x29, x30, [sp, #16]
  404fb4:	stp	x20, x19, [sp, #32]
  404fb8:	add	x29, sp, #0x10
  404fbc:	cbz	x1, 405014 <ferror@plt+0x2874>
  404fc0:	ldrb	w8, [x1]
  404fc4:	mov	x20, x1
  404fc8:	cbz	w8, 405014 <ferror@plt+0x2874>
  404fcc:	mov	x19, x0
  404fd0:	add	x1, sp, #0x8
  404fd4:	mov	x0, x20
  404fd8:	bl	402110 <strtoul@plt>
  404fdc:	ldr	x9, [sp, #8]
  404fe0:	mov	x8, x0
  404fe4:	mov	w0, #0xffffffff            	// #-1
  404fe8:	cbz	x9, 405018 <ferror@plt+0x2878>
  404fec:	cmp	x9, x20
  404ff0:	b.eq	405018 <ferror@plt+0x2878>  // b.none
  404ff4:	ldrb	w9, [x9]
  404ff8:	mov	w0, #0xffffffff            	// #-1
  404ffc:	cbnz	w9, 405018 <ferror@plt+0x2878>
  405000:	cmp	x8, #0xff
  405004:	b.hi	405018 <ferror@plt+0x2878>  // b.pmore
  405008:	mov	w0, wzr
  40500c:	strb	w8, [x19]
  405010:	b	405018 <ferror@plt+0x2878>
  405014:	mov	w0, #0xffffffff            	// #-1
  405018:	ldp	x20, x19, [sp, #32]
  40501c:	ldp	x29, x30, [sp, #16]
  405020:	add	sp, sp, #0x30
  405024:	ret
  405028:	sub	sp, sp, #0x40
  40502c:	stp	x29, x30, [sp, #16]
  405030:	stp	x22, x21, [sp, #32]
  405034:	stp	x20, x19, [sp, #48]
  405038:	add	x29, sp, #0x10
  40503c:	mov	w22, w2
  405040:	mov	x21, x1
  405044:	mov	x19, x0
  405048:	bl	402700 <__errno_location@plt>
  40504c:	str	wzr, [x0]
  405050:	cbz	x21, 405090 <ferror@plt+0x28f0>
  405054:	ldrb	w8, [x21]
  405058:	cbz	w8, 405090 <ferror@plt+0x28f0>
  40505c:	mov	x20, x0
  405060:	add	x1, sp, #0x8
  405064:	mov	x0, x21
  405068:	mov	w2, w22
  40506c:	bl	402170 <strtoll@plt>
  405070:	ldr	x9, [sp, #8]
  405074:	mov	x8, x0
  405078:	mov	w0, #0xffffffff            	// #-1
  40507c:	cbz	x9, 405094 <ferror@plt+0x28f4>
  405080:	cmp	x9, x21
  405084:	b.eq	405094 <ferror@plt+0x28f4>  // b.none
  405088:	ldrb	w9, [x9]
  40508c:	cbz	w9, 4050a8 <ferror@plt+0x2908>
  405090:	mov	w0, #0xffffffff            	// #-1
  405094:	ldp	x20, x19, [sp, #48]
  405098:	ldp	x22, x21, [sp, #32]
  40509c:	ldp	x29, x30, [sp, #16]
  4050a0:	add	sp, sp, #0x40
  4050a4:	ret
  4050a8:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4050ac:	add	x9, x8, x9
  4050b0:	cmp	x9, #0x1
  4050b4:	b.hi	4050c4 <ferror@plt+0x2924>  // b.pmore
  4050b8:	ldr	w9, [x20]
  4050bc:	cmp	w9, #0x22
  4050c0:	b.eq	405090 <ferror@plt+0x28f0>  // b.none
  4050c4:	mov	w0, wzr
  4050c8:	str	x8, [x19]
  4050cc:	b	405094 <ferror@plt+0x28f4>
  4050d0:	sub	sp, sp, #0x40
  4050d4:	stp	x29, x30, [sp, #16]
  4050d8:	stp	x22, x21, [sp, #32]
  4050dc:	stp	x20, x19, [sp, #48]
  4050e0:	add	x29, sp, #0x10
  4050e4:	mov	w22, w2
  4050e8:	mov	x21, x1
  4050ec:	mov	x19, x0
  4050f0:	bl	402700 <__errno_location@plt>
  4050f4:	str	wzr, [x0]
  4050f8:	cbz	x21, 405138 <ferror@plt+0x2998>
  4050fc:	ldrb	w8, [x21]
  405100:	cbz	w8, 405138 <ferror@plt+0x2998>
  405104:	mov	x20, x0
  405108:	add	x1, sp, #0x8
  40510c:	mov	x0, x21
  405110:	mov	w2, w22
  405114:	bl	4024d0 <strtol@plt>
  405118:	ldr	x9, [sp, #8]
  40511c:	mov	x8, x0
  405120:	mov	w0, #0xffffffff            	// #-1
  405124:	cbz	x9, 40513c <ferror@plt+0x299c>
  405128:	cmp	x9, x21
  40512c:	b.eq	40513c <ferror@plt+0x299c>  // b.none
  405130:	ldrb	w9, [x9]
  405134:	cbz	w9, 405150 <ferror@plt+0x29b0>
  405138:	mov	w0, #0xffffffff            	// #-1
  40513c:	ldp	x20, x19, [sp, #48]
  405140:	ldp	x22, x21, [sp, #32]
  405144:	ldp	x29, x30, [sp, #16]
  405148:	add	sp, sp, #0x40
  40514c:	ret
  405150:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  405154:	add	x9, x8, x9
  405158:	cmp	x9, #0x1
  40515c:	b.hi	40516c <ferror@plt+0x29cc>  // b.pmore
  405160:	ldr	w9, [x20]
  405164:	cmp	w9, #0x22
  405168:	b.eq	405138 <ferror@plt+0x2998>  // b.none
  40516c:	cmp	x8, w8, sxtw
  405170:	b.ne	405138 <ferror@plt+0x2998>  // b.any
  405174:	mov	w0, wzr
  405178:	str	w8, [x19]
  40517c:	b	40513c <ferror@plt+0x299c>
  405180:	sub	sp, sp, #0x40
  405184:	stp	x20, x19, [sp, #48]
  405188:	mov	x19, x0
  40518c:	add	x0, sp, #0x8
  405190:	stp	x29, x30, [sp, #16]
  405194:	stp	x22, x21, [sp, #32]
  405198:	add	x29, sp, #0x10
  40519c:	bl	404e2c <ferror@plt+0x268c>
  4051a0:	mov	w20, w0
  4051a4:	cbnz	w0, 4051dc <ferror@plt+0x2a3c>
  4051a8:	mov	w0, #0x1                   	// #1
  4051ac:	bl	404c08 <ferror@plt+0x2468>
  4051b0:	ldr	x21, [sp, #8]
  4051b4:	cmp	w0, #0x1
  4051b8:	b.eq	4051d8 <ferror@plt+0x2a38>  // b.none
  4051bc:	mov	w0, w21
  4051c0:	bl	404c08 <ferror@plt+0x2468>
  4051c4:	mov	w22, w0
  4051c8:	lsr	x0, x21, #32
  4051cc:	bl	404c08 <ferror@plt+0x2468>
  4051d0:	mov	w21, w0
  4051d4:	bfi	x21, x22, #32, #32
  4051d8:	str	x21, [x19]
  4051dc:	mov	w0, w20
  4051e0:	ldp	x20, x19, [sp, #48]
  4051e4:	ldp	x22, x21, [sp, #32]
  4051e8:	ldp	x29, x30, [sp, #16]
  4051ec:	add	sp, sp, #0x40
  4051f0:	ret
  4051f4:	sub	sp, sp, #0x30
  4051f8:	stp	x29, x30, [sp, #16]
  4051fc:	add	x29, sp, #0x10
  405200:	stp	x20, x19, [sp, #32]
  405204:	mov	x19, x0
  405208:	sub	x0, x29, #0x4
  40520c:	bl	404eb4 <ferror@plt+0x2714>
  405210:	mov	w20, w0
  405214:	cbnz	w0, 405224 <ferror@plt+0x2a84>
  405218:	ldur	w0, [x29, #-4]
  40521c:	bl	404c08 <ferror@plt+0x2468>
  405220:	str	w0, [x19]
  405224:	mov	w0, w20
  405228:	ldp	x20, x19, [sp, #32]
  40522c:	ldp	x29, x30, [sp, #16]
  405230:	add	sp, sp, #0x30
  405234:	ret
  405238:	sub	sp, sp, #0x30
  40523c:	stp	x29, x30, [sp, #16]
  405240:	add	x29, sp, #0x10
  405244:	stp	x20, x19, [sp, #32]
  405248:	mov	x19, x0
  40524c:	sub	x0, x29, #0x4
  405250:	bl	404f30 <ferror@plt+0x2790>
  405254:	mov	w20, w0
  405258:	cbnz	w0, 405268 <ferror@plt+0x2ac8>
  40525c:	ldurh	w0, [x29, #-4]
  405260:	bl	40527c <ferror@plt+0x2adc>
  405264:	strh	w0, [x19]
  405268:	mov	w0, w20
  40526c:	ldp	x20, x19, [sp, #32]
  405270:	ldp	x29, x30, [sp, #16]
  405274:	add	sp, sp, #0x30
  405278:	ret
  40527c:	rev	w8, w0
  405280:	lsr	w0, w8, #16
  405284:	ret
  405288:	sub	sp, sp, #0x50
  40528c:	stp	x29, x30, [sp, #16]
  405290:	add	x29, sp, #0x10
  405294:	stp	x22, x21, [sp, #48]
  405298:	stp	x20, x19, [sp, #64]
  40529c:	mov	x20, x1
  4052a0:	mov	x19, x0
  4052a4:	mov	x21, xzr
  4052a8:	add	x22, x29, #0x18
  4052ac:	str	x23, [sp, #32]
  4052b0:	add	x1, sp, #0x8
  4052b4:	mov	w2, #0x10                  	// #16
  4052b8:	mov	x0, x20
  4052bc:	bl	402110 <strtoul@plt>
  4052c0:	lsr	x9, x0, #16
  4052c4:	mov	w8, #0x1                   	// #1
  4052c8:	cbnz	x9, 405308 <ferror@plt+0x2b68>
  4052cc:	ldr	x23, [sp, #8]
  4052d0:	cmp	x23, x20
  4052d4:	b.eq	405308 <ferror@plt+0x2b68>  // b.none
  4052d8:	bl	40527c <ferror@plt+0x2adc>
  4052dc:	strh	w0, [x22, x21]
  4052e0:	ldrb	w8, [x23]
  4052e4:	cbz	w8, 40531c <ferror@plt+0x2b7c>
  4052e8:	cmp	x21, #0x6
  4052ec:	cset	w9, ne  // ne = any
  4052f0:	cmp	w8, #0x3a
  4052f4:	cset	w8, eq  // eq = none
  4052f8:	and	w10, w9, w8
  4052fc:	tst	w9, w8
  405300:	csinc	x20, x20, x23, eq  // eq = none
  405304:	eor	w8, w10, #0x1
  405308:	cbnz	w8, 405324 <ferror@plt+0x2b84>
  40530c:	add	x21, x21, #0x2
  405310:	cmp	x21, #0x8
  405314:	b.ne	4052b0 <ferror@plt+0x2b10>  // b.any
  405318:	b	40532c <ferror@plt+0x2b8c>
  40531c:	mov	w8, #0x2                   	// #2
  405320:	cbz	w8, 40530c <ferror@plt+0x2b6c>
  405324:	cmp	w8, #0x2
  405328:	b.ne	40533c <ferror@plt+0x2b9c>  // b.any
  40532c:	ldr	x8, [x29, #24]
  405330:	mov	w0, #0x1                   	// #1
  405334:	str	x8, [x19]
  405338:	b	405340 <ferror@plt+0x2ba0>
  40533c:	mov	w0, #0xffffffff            	// #-1
  405340:	ldp	x20, x19, [sp, #64]
  405344:	ldp	x22, x21, [sp, #48]
  405348:	ldr	x23, [sp, #32]
  40534c:	ldp	x29, x30, [sp, #16]
  405350:	add	sp, sp, #0x50
  405354:	ret
  405358:	stp	x29, x30, [sp, #-32]!
  40535c:	str	x19, [sp, #16]
  405360:	mov	x29, sp
  405364:	mov	x19, x0
  405368:	bl	405388 <ferror@plt+0x2be8>
  40536c:	cbnz	w0, 40537c <ferror@plt+0x2bdc>
  405370:	mov	x0, x19
  405374:	bl	40559c <ferror@plt+0x2dfc>
  405378:	mov	w0, wzr
  40537c:	ldr	x19, [sp, #16]
  405380:	ldp	x29, x30, [sp], #32
  405384:	ret
  405388:	stp	x29, x30, [sp, #-48]!
  40538c:	stp	x20, x19, [sp, #32]
  405390:	mov	x20, x1
  405394:	movi	v0.2d, #0x0
  405398:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40539c:	str	x21, [sp, #16]
  4053a0:	mov	x19, x0
  4053a4:	str	xzr, [x0, #256]
  4053a8:	stp	q0, q0, [x0, #224]
  4053ac:	stp	q0, q0, [x0, #192]
  4053b0:	stp	q0, q0, [x0, #160]
  4053b4:	stp	q0, q0, [x0, #128]
  4053b8:	stp	q0, q0, [x0, #96]
  4053bc:	stp	q0, q0, [x0, #64]
  4053c0:	stp	q0, q0, [x0, #32]
  4053c4:	stp	q0, q0, [x0]
  4053c8:	add	x1, x1, #0xe9c
  4053cc:	mov	x0, x20
  4053d0:	mov	x29, sp
  4053d4:	mov	w21, w2
  4053d8:	bl	4024b0 <strcmp@plt>
  4053dc:	cbz	w0, 405464 <ferror@plt+0x2cc4>
  4053e0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4053e4:	add	x1, x1, #0xea4
  4053e8:	mov	x0, x20
  4053ec:	bl	4024b0 <strcmp@plt>
  4053f0:	cbz	w0, 405444 <ferror@plt+0x2ca4>
  4053f4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4053f8:	add	x1, x1, #0xea8
  4053fc:	mov	x0, x20
  405400:	bl	4024b0 <strcmp@plt>
  405404:	cbz	w0, 405444 <ferror@plt+0x2ca4>
  405408:	cmp	w21, #0x11
  40540c:	b.ne	4054b4 <ferror@plt+0x2d14>  // b.any
  405410:	add	x0, x19, #0x8
  405414:	mov	w1, #0x100                 	// #256
  405418:	mov	x2, x20
  40541c:	bl	408014 <ferror@plt+0x5874>
  405420:	tbnz	w0, #31, 405470 <ferror@plt+0x2cd0>
  405424:	mov	w8, w0
  405428:	mov	w9, #0x11                  	// #17
  40542c:	strh	w8, [x19, #2]
  405430:	lsl	w8, w8, #3
  405434:	mov	w0, wzr
  405438:	strh	w9, [x19, #6]
  40543c:	strh	w8, [x19, #4]
  405440:	b	4054a4 <ferror@plt+0x2d04>
  405444:	orr	w8, w21, #0x10
  405448:	cmp	w8, #0x1c
  40544c:	b.eq	405470 <ferror@plt+0x2cd0>  // b.none
  405450:	mov	w0, wzr
  405454:	strh	w21, [x19, #6]
  405458:	mov	w8, #0xfffe0000            	// #-131072
  40545c:	stur	w8, [x19, #2]
  405460:	b	4054a4 <ferror@plt+0x2d04>
  405464:	orr	w8, w21, #0x10
  405468:	cmp	w8, #0x1c
  40546c:	b.ne	405478 <ferror@plt+0x2cd8>  // b.any
  405470:	mov	w0, #0xffffffff            	// #-1
  405474:	b	4054a4 <ferror@plt+0x2d04>
  405478:	and	w0, w21, #0xffff
  40547c:	strh	w21, [x19, #6]
  405480:	bl	406214 <ferror@plt+0x3a74>
  405484:	ldrh	w9, [x19]
  405488:	mov	w8, w0
  40548c:	strh	w8, [x19, #2]
  405490:	mov	w8, #0xfffe                	// #65534
  405494:	strh	w8, [x19, #4]
  405498:	orr	w8, w9, #0x1
  40549c:	mov	w0, wzr
  4054a0:	strh	w8, [x19]
  4054a4:	ldp	x20, x19, [sp, #32]
  4054a8:	ldr	x21, [sp, #16]
  4054ac:	ldp	x29, x30, [sp], #48
  4054b0:	ret
  4054b4:	mov	w1, #0x3a                  	// #58
  4054b8:	mov	x0, x20
  4054bc:	bl	402580 <strchr@plt>
  4054c0:	cbz	x0, 4054fc <ferror@plt+0x2d5c>
  4054c4:	mov	w8, #0xa                   	// #10
  4054c8:	cmp	w21, #0xa
  4054cc:	strh	w8, [x19, #6]
  4054d0:	b.eq	4054d8 <ferror@plt+0x2d38>  // b.none
  4054d4:	cbnz	w21, 405470 <ferror@plt+0x2cd0>
  4054d8:	add	x2, x19, #0x8
  4054dc:	mov	w0, #0xa                   	// #10
  4054e0:	mov	x1, x20
  4054e4:	bl	402530 <inet_pton@plt>
  4054e8:	cmp	w0, #0x1
  4054ec:	b.lt	405470 <ferror@plt+0x2cd0>  // b.tstop
  4054f0:	mov	w0, wzr
  4054f4:	mov	w8, #0xffff0010            	// #-65520
  4054f8:	b	40545c <ferror@plt+0x2cbc>
  4054fc:	cmp	w21, #0x1c
  405500:	b.ne	405564 <ferror@plt+0x2dc4>  // b.any
  405504:	add	x21, x19, #0x8
  405508:	mov	w8, #0x1c                  	// #28
  40550c:	mov	w0, #0x1c                  	// #28
  405510:	mov	w3, #0x100                 	// #256
  405514:	mov	x1, x20
  405518:	mov	x2, x21
  40551c:	strh	w8, [x19, #6]
  405520:	bl	409a1c <ferror@plt+0x727c>
  405524:	cmp	w0, #0x1
  405528:	b.lt	405470 <ferror@plt+0x2cd0>  // b.tstop
  40552c:	mov	w8, #0x4                   	// #4
  405530:	mov	x20, xzr
  405534:	movk	w8, #0x14, lsl #16
  405538:	stur	w8, [x19, #2]
  40553c:	cmp	x20, #0x40
  405540:	b.eq	405594 <ferror@plt+0x2df4>  // b.none
  405544:	ldr	w0, [x21, x20, lsl #2]
  405548:	bl	404c08 <ferror@plt+0x2468>
  40554c:	add	x20, x20, #0x1
  405550:	tbz	w0, #8, 40553c <ferror@plt+0x2d9c>
  405554:	lsl	w8, w20, #2
  405558:	mov	w0, wzr
  40555c:	strh	w8, [x19, #2]
  405560:	b	4054a4 <ferror@plt+0x2d04>
  405564:	mov	w8, #0x2                   	// #2
  405568:	tst	w21, #0xfffffffd
  40556c:	strh	w8, [x19, #6]
  405570:	b.ne	405470 <ferror@plt+0x2cd0>  // b.any
  405574:	add	x0, x19, #0x8
  405578:	mov	x1, x20
  40557c:	bl	407484 <ferror@plt+0x4ce4>
  405580:	cmp	w0, #0x1
  405584:	b.lt	405470 <ferror@plt+0x2cd0>  // b.tstop
  405588:	mov	w0, wzr
  40558c:	mov	w8, #0xffff0004            	// #-65532
  405590:	b	40545c <ferror@plt+0x2cbc>
  405594:	mov	w0, wzr
  405598:	b	4054a4 <ferror@plt+0x2d04>
  40559c:	stp	x29, x30, [sp, #-32]!
  4055a0:	ldrh	w8, [x0, #6]
  4055a4:	str	x19, [sp, #16]
  4055a8:	mov	x19, x0
  4055ac:	mov	x29, sp
  4055b0:	cmp	w8, #0xa
  4055b4:	b.eq	4055e8 <ferror@plt+0x2e48>  // b.none
  4055b8:	cmp	w8, #0x2
  4055bc:	b.ne	40562c <ferror@plt+0x2e8c>  // b.any
  4055c0:	ldr	w0, [x19, #8]
  4055c4:	cbz	w0, 405620 <ferror@plt+0x2e80>
  4055c8:	bl	404c08 <ferror@plt+0x2468>
  4055cc:	ldrh	w8, [x19]
  4055d0:	lsr	w9, w0, #28
  4055d4:	cmp	w9, #0xe
  4055d8:	b.ne	405618 <ferror@plt+0x2e78>  // b.any
  4055dc:	mov	w9, #0xa                   	// #10
  4055e0:	orr	w8, w8, w9
  4055e4:	b	405628 <ferror@plt+0x2e88>
  4055e8:	ldr	w8, [x19, #8]
  4055ec:	cbnz	w8, 405608 <ferror@plt+0x2e68>
  4055f0:	ldr	w8, [x19, #12]
  4055f4:	cbnz	w8, 405608 <ferror@plt+0x2e68>
  4055f8:	ldr	w8, [x19, #16]
  4055fc:	cbnz	w8, 405608 <ferror@plt+0x2e68>
  405600:	ldr	w8, [x19, #20]
  405604:	cbz	w8, 405620 <ferror@plt+0x2e80>
  405608:	ldrb	w9, [x19, #8]
  40560c:	ldrh	w8, [x19]
  405610:	cmp	w9, #0xff
  405614:	b.eq	4055dc <ferror@plt+0x2e3c>  // b.none
  405618:	orr	w8, w8, #0x2
  40561c:	b	405628 <ferror@plt+0x2e88>
  405620:	ldrh	w8, [x19]
  405624:	orr	w8, w8, #0x6
  405628:	strh	w8, [x19]
  40562c:	ldr	x19, [sp, #16]
  405630:	ldp	x29, x30, [sp], #32
  405634:	ret
  405638:	sub	w8, w0, #0x2
  40563c:	cmp	w8, #0x1a
  405640:	b.hi	405668 <ferror@plt+0x2ec8>  // b.pmore
  405644:	adrp	x9, 40c000 <ferror@plt+0x9860>
  405648:	add	x9, x9, #0xa10
  40564c:	adr	x10, 405660 <ferror@plt+0x2ec0>
  405650:	ldrb	w11, [x9, x8]
  405654:	add	x10, x10, x11, lsl #2
  405658:	mov	w0, #0x80                  	// #128
  40565c:	br	x10
  405660:	mov	w0, #0x20                  	// #32
  405664:	ret
  405668:	mov	w0, wzr
  40566c:	ret
  405670:	mov	w0, #0x50                  	// #80
  405674:	ret
  405678:	mov	w0, #0x10                  	// #16
  40567c:	ret
  405680:	mov	w0, #0x14                  	// #20
  405684:	ret
  405688:	sub	sp, sp, #0x40
  40568c:	stp	x22, x21, [sp, #32]
  405690:	mov	x22, x1
  405694:	stp	x20, x19, [sp, #48]
  405698:	mov	x19, x0
  40569c:	mov	w1, #0x2f                  	// #47
  4056a0:	mov	x0, x22
  4056a4:	stp	x29, x30, [sp, #16]
  4056a8:	add	x29, sp, #0x10
  4056ac:	mov	w20, w2
  4056b0:	bl	402580 <strchr@plt>
  4056b4:	mov	x21, x0
  4056b8:	cbz	x0, 4056c0 <ferror@plt+0x2f20>
  4056bc:	strb	wzr, [x21]
  4056c0:	mov	x0, x19
  4056c4:	mov	x1, x22
  4056c8:	mov	w2, w20
  4056cc:	bl	405358 <ferror@plt+0x2bb8>
  4056d0:	cbz	x21, 4056dc <ferror@plt+0x2f3c>
  4056d4:	mov	w8, #0x2f                  	// #47
  4056d8:	strb	w8, [x21]
  4056dc:	cbnz	w0, 405758 <ferror@plt+0x2fb8>
  4056e0:	ldrh	w0, [x19, #6]
  4056e4:	bl	405638 <ferror@plt+0x2e98>
  4056e8:	mov	w20, w0
  4056ec:	cbz	x21, 405718 <ferror@plt+0x2f78>
  4056f0:	ldrsh	w8, [x19, #4]
  4056f4:	cmn	w8, #0x2
  4056f8:	b.eq	40570c <ferror@plt+0x2f6c>  // b.none
  4056fc:	add	x1, x21, #0x1
  405700:	sub	x0, x29, #0x4
  405704:	bl	40576c <ferror@plt+0x2fcc>
  405708:	cbz	w0, 405740 <ferror@plt+0x2fa0>
  40570c:	mov	w8, wzr
  405710:	tbz	w8, #0, 405754 <ferror@plt+0x2fb4>
  405714:	b	405728 <ferror@plt+0x2f88>
  405718:	ldrsh	w9, [x19, #4]
  40571c:	mov	w8, wzr
  405720:	cmn	w9, #0x2
  405724:	csel	w20, wzr, w20, eq  // eq = none
  405728:	ldrh	w9, [x19]
  40572c:	mov	w0, wzr
  405730:	strh	w20, [x19, #4]
  405734:	orr	w8, w9, w8
  405738:	strh	w8, [x19]
  40573c:	b	405758 <ferror@plt+0x2fb8>
  405740:	ldur	w9, [x29, #-4]
  405744:	cmp	w9, w20
  405748:	cset	w8, ls  // ls = plast
  40574c:	csel	w20, w20, w9, hi  // hi = pmore
  405750:	tbnz	w8, #0, 405728 <ferror@plt+0x2f88>
  405754:	mov	w0, #0xffffffff            	// #-1
  405758:	ldp	x20, x19, [sp, #48]
  40575c:	ldp	x22, x21, [sp, #32]
  405760:	ldp	x29, x30, [sp, #16]
  405764:	add	sp, sp, #0x40
  405768:	ret
  40576c:	sub	sp, sp, #0x140
  405770:	mov	w2, wzr
  405774:	stp	x29, x30, [sp, #272]
  405778:	str	x28, [sp, #288]
  40577c:	stp	x20, x19, [sp, #304]
  405780:	add	x29, sp, #0x110
  405784:	mov	x20, x1
  405788:	mov	x19, x0
  40578c:	bl	404c10 <ferror@plt+0x2470>
  405790:	cbz	w0, 4057d4 <ferror@plt+0x3034>
  405794:	add	x0, sp, #0x8
  405798:	mov	w2, #0x2                   	// #2
  40579c:	mov	x1, x20
  4057a0:	bl	405358 <ferror@plt+0x2bb8>
  4057a4:	cbnz	w0, 4057d0 <ferror@plt+0x3030>
  4057a8:	ldrh	w8, [sp, #14]
  4057ac:	cmp	w8, #0x2
  4057b0:	b.ne	4057d0 <ferror@plt+0x3030>  // b.any
  4057b4:	ldr	w0, [sp, #16]
  4057b8:	bl	404bc8 <ferror@plt+0x2428>
  4057bc:	tbnz	w0, #31, 4057d0 <ferror@plt+0x3030>
  4057c0:	mov	w8, w0
  4057c4:	mov	w0, wzr
  4057c8:	str	w8, [x19]
  4057cc:	b	4057d4 <ferror@plt+0x3034>
  4057d0:	mov	w0, #0xffffffff            	// #-1
  4057d4:	ldp	x20, x19, [sp, #304]
  4057d8:	ldr	x28, [sp, #288]
  4057dc:	ldp	x29, x30, [sp, #272]
  4057e0:	add	sp, sp, #0x140
  4057e4:	ret
  4057e8:	stp	x29, x30, [sp, #-48]!
  4057ec:	str	x21, [sp, #16]
  4057f0:	stp	x20, x19, [sp, #32]
  4057f4:	mov	x29, sp
  4057f8:	mov	w20, w2
  4057fc:	mov	x19, x1
  405800:	bl	405358 <ferror@plt+0x2bb8>
  405804:	cbnz	w0, 405818 <ferror@plt+0x3078>
  405808:	ldp	x20, x19, [sp, #32]
  40580c:	ldr	x21, [sp, #16]
  405810:	ldp	x29, x30, [sp], #48
  405814:	ret
  405818:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40581c:	ldr	x8, [x8, #3992]
  405820:	mov	w0, w20
  405824:	ldr	x21, [x8]
  405828:	bl	40584c <ferror@plt+0x30ac>
  40582c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405830:	mov	x2, x0
  405834:	add	x1, x1, #0xb3b
  405838:	mov	x0, x21
  40583c:	mov	x3, x19
  405840:	bl	402760 <fprintf@plt>
  405844:	mov	w0, #0x1                   	// #1
  405848:	bl	402130 <exit@plt>
  40584c:	cbz	w0, 405864 <ferror@plt+0x30c4>
  405850:	stp	x29, x30, [sp, #-16]!
  405854:	mov	x29, sp
  405858:	bl	4060ec <ferror@plt+0x394c>
  40585c:	ldp	x29, x30, [sp], #16
  405860:	ret
  405864:	adrp	x0, 40c000 <ferror@plt+0x9860>
  405868:	add	x0, x0, #0xeac
  40586c:	ret
  405870:	stp	x29, x30, [sp, #-16]!
  405874:	ldrh	w8, [x1], #4
  405878:	mov	x29, sp
  40587c:	sub	w8, w8, #0x6
  405880:	ror	w9, w8, #1
  405884:	cmp	w9, #0x7
  405888:	mov	w8, #0xffffffff            	// #-1
  40588c:	b.hi	405954 <ferror@plt+0x31b4>  // b.pmore
  405890:	adrp	x10, 40c000 <ferror@plt+0x9860>
  405894:	add	x10, x10, #0xa2b
  405898:	adr	x11, 4058a8 <ferror@plt+0x3108>
  40589c:	ldrb	w12, [x10, x9]
  4058a0:	add	x11, x11, x12, lsl #2
  4058a4:	br	x11
  4058a8:	mov	w8, #0xc                   	// #12
  4058ac:	mov	w9, #0x2                   	// #2
  4058b0:	strh	w8, [x0, #6]
  4058b4:	strh	w9, [x0, #2]
  4058b8:	ldrh	w8, [x1]
  4058bc:	strh	w8, [x0, #8]
  4058c0:	cbnz	w2, 40592c <ferror@plt+0x318c>
  4058c4:	b	405938 <ferror@plt+0x3198>
  4058c8:	mov	w8, #0x2                   	// #2
  4058cc:	mov	w9, #0x4                   	// #4
  4058d0:	strh	w8, [x0, #6]
  4058d4:	strh	w9, [x0, #2]
  4058d8:	ldr	w8, [x1]
  4058dc:	str	w8, [x0, #8]
  4058e0:	cbnz	w2, 40592c <ferror@plt+0x318c>
  4058e4:	b	405938 <ferror@plt+0x3198>
  4058e8:	mov	w8, #0x4                   	// #4
  4058ec:	mov	w9, #0xa                   	// #10
  4058f0:	strh	w8, [x0, #6]
  4058f4:	strh	w9, [x0, #2]
  4058f8:	ldrh	w8, [x1, #8]
  4058fc:	ldr	x9, [x1]
  405900:	strh	w8, [x0, #16]
  405904:	str	x9, [x0, #8]
  405908:	cbnz	w2, 40592c <ferror@plt+0x318c>
  40590c:	b	405938 <ferror@plt+0x3198>
  405910:	mov	w8, #0xa                   	// #10
  405914:	mov	w9, #0x10                  	// #16
  405918:	strh	w8, [x0, #6]
  40591c:	strh	w9, [x0, #2]
  405920:	ldr	q0, [x1]
  405924:	stur	q0, [x0, #8]
  405928:	cbz	w2, 405938 <ferror@plt+0x3198>
  40592c:	ldrh	w8, [x0, #6]
  405930:	cmp	w8, w2
  405934:	b.ne	405950 <ferror@plt+0x31b0>  // b.any
  405938:	mov	w8, #0xffff                	// #65535
  40593c:	strh	w8, [x0, #4]
  405940:	strh	wzr, [x0]
  405944:	bl	40559c <ferror@plt+0x2dfc>
  405948:	mov	w8, wzr
  40594c:	b	405954 <ferror@plt+0x31b4>
  405950:	mov	w8, #0xfffffffe            	// #-2
  405954:	mov	w0, w8
  405958:	ldp	x29, x30, [sp], #16
  40595c:	ret
  405960:	stp	x29, x30, [sp, #-48]!
  405964:	stp	x20, x19, [sp, #32]
  405968:	mov	x19, x1
  40596c:	cmp	w2, #0x11
  405970:	str	x21, [sp, #16]
  405974:	mov	x29, sp
  405978:	b.eq	40599c <ferror@plt+0x31fc>  // b.none
  40597c:	mov	x1, x19
  405980:	mov	w20, w2
  405984:	bl	405688 <ferror@plt+0x2ee8>
  405988:	cbnz	w0, 4059c0 <ferror@plt+0x3220>
  40598c:	ldp	x20, x19, [sp, #32]
  405990:	ldr	x21, [sp, #16]
  405994:	ldp	x29, x30, [sp], #48
  405998:	ret
  40599c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  4059a0:	ldr	x8, [x8, #3992]
  4059a4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4059a8:	add	x1, x1, #0xb6c
  4059ac:	mov	x2, x19
  4059b0:	ldr	x0, [x8]
  4059b4:	bl	402760 <fprintf@plt>
  4059b8:	mov	w0, #0x1                   	// #1
  4059bc:	bl	402130 <exit@plt>
  4059c0:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  4059c4:	ldr	x8, [x8, #3992]
  4059c8:	mov	w0, w20
  4059cc:	ldr	x21, [x8]
  4059d0:	bl	40584c <ferror@plt+0x30ac>
  4059d4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4059d8:	mov	x2, x0
  4059dc:	add	x1, x1, #0xbb4
  4059e0:	mov	x0, x21
  4059e4:	mov	x3, x19
  4059e8:	bl	402760 <fprintf@plt>
  4059ec:	mov	w0, #0x1                   	// #1
  4059f0:	bl	402130 <exit@plt>
  4059f4:	sub	sp, sp, #0x130
  4059f8:	stp	x28, x19, [sp, #288]
  4059fc:	mov	x19, x0
  405a00:	add	x0, sp, #0x8
  405a04:	mov	w2, #0x2                   	// #2
  405a08:	mov	x1, x19
  405a0c:	stp	x29, x30, [sp, #272]
  405a10:	add	x29, sp, #0x110
  405a14:	bl	405358 <ferror@plt+0x2bb8>
  405a18:	cbnz	w0, 405a30 <ferror@plt+0x3290>
  405a1c:	ldr	w0, [sp, #16]
  405a20:	ldp	x28, x19, [sp, #288]
  405a24:	ldp	x29, x30, [sp, #272]
  405a28:	add	sp, sp, #0x130
  405a2c:	ret
  405a30:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  405a34:	ldr	x8, [x8, #3992]
  405a38:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405a3c:	add	x1, x1, #0xbe4
  405a40:	mov	x2, x19
  405a44:	ldr	x0, [x8]
  405a48:	bl	402760 <fprintf@plt>
  405a4c:	mov	w0, #0x1                   	// #1
  405a50:	bl	402130 <exit@plt>
  405a54:	stp	x29, x30, [sp, #-16]!
  405a58:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  405a5c:	ldr	x8, [x8, #3992]
  405a60:	adrp	x0, 40c000 <ferror@plt+0x9860>
  405a64:	add	x0, x0, #0xc17
  405a68:	mov	w1, #0x30                  	// #48
  405a6c:	ldr	x3, [x8]
  405a70:	mov	w2, #0x1                   	// #1
  405a74:	mov	x29, sp
  405a78:	bl	4025a0 <fwrite@plt>
  405a7c:	mov	w0, #0xffffffff            	// #-1
  405a80:	bl	402130 <exit@plt>
  405a84:	stp	x29, x30, [sp, #-16]!
  405a88:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  405a8c:	ldr	x8, [x8, #3992]
  405a90:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405a94:	mov	x2, x0
  405a98:	add	x1, x1, #0xc48
  405a9c:	ldr	x8, [x8]
  405aa0:	mov	x29, sp
  405aa4:	mov	x0, x8
  405aa8:	bl	402760 <fprintf@plt>
  405aac:	mov	w0, #0xffffffff            	// #-1
  405ab0:	bl	402130 <exit@plt>
  405ab4:	stp	x29, x30, [sp, #-16]!
  405ab8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  405abc:	ldr	x8, [x8, #3992]
  405ac0:	mov	x2, x1
  405ac4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405ac8:	mov	x3, x0
  405acc:	ldr	x8, [x8]
  405ad0:	add	x1, x1, #0xc6a
  405ad4:	mov	x29, sp
  405ad8:	mov	x0, x8
  405adc:	bl	402760 <fprintf@plt>
  405ae0:	mov	w0, #0xffffffff            	// #-1
  405ae4:	bl	402130 <exit@plt>
  405ae8:	stp	x29, x30, [sp, #-16]!
  405aec:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  405af0:	ldr	x8, [x8, #3992]
  405af4:	mov	x3, x1
  405af8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405afc:	mov	x2, x0
  405b00:	ldr	x8, [x8]
  405b04:	add	x1, x1, #0xc8d
  405b08:	mov	x29, sp
  405b0c:	mov	x0, x8
  405b10:	bl	402760 <fprintf@plt>
  405b14:	mov	w0, #0xffffffff            	// #-1
  405b18:	bl	402130 <exit@plt>
  405b1c:	stp	x29, x30, [sp, #-16]!
  405b20:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  405b24:	ldr	x8, [x8, #3992]
  405b28:	mov	x3, x1
  405b2c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405b30:	mov	x2, x0
  405b34:	ldr	x8, [x8]
  405b38:	add	x1, x1, #0xcbf
  405b3c:	mov	x29, sp
  405b40:	mov	x0, x8
  405b44:	bl	402760 <fprintf@plt>
  405b48:	mov	w0, #0xffffffff            	// #-1
  405b4c:	bl	402130 <exit@plt>
  405b50:	stp	x29, x30, [sp, #-16]!
  405b54:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  405b58:	ldr	x8, [x8, #3992]
  405b5c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405b60:	mov	x2, x0
  405b64:	add	x1, x1, #0xcf7
  405b68:	ldr	x8, [x8]
  405b6c:	mov	x29, sp
  405b70:	mov	x0, x8
  405b74:	bl	402760 <fprintf@plt>
  405b78:	mov	w0, #0xffffffff            	// #-1
  405b7c:	ldp	x29, x30, [sp], #16
  405b80:	ret
  405b84:	stp	x29, x30, [sp, #-32]!
  405b88:	str	x19, [sp, #16]
  405b8c:	mov	x29, sp
  405b90:	mov	x19, x0
  405b94:	bl	402120 <strlen@plt>
  405b98:	cmp	x0, #0xf
  405b9c:	b.ls	405ba8 <ferror@plt+0x3408>  // b.plast
  405ba0:	mov	w0, #0xffffffff            	// #-1
  405ba4:	b	405bb0 <ferror@plt+0x3410>
  405ba8:	mov	x0, x19
  405bac:	bl	405bbc <ferror@plt+0x341c>
  405bb0:	ldr	x19, [sp, #16]
  405bb4:	ldp	x29, x30, [sp], #32
  405bb8:	ret
  405bbc:	stp	x29, x30, [sp, #-32]!
  405bc0:	stp	x20, x19, [sp, #16]
  405bc4:	ldrb	w8, [x0]
  405bc8:	mov	x29, sp
  405bcc:	cbz	w8, 405bf8 <ferror@plt+0x3458>
  405bd0:	mov	x19, x0
  405bd4:	ldrb	w20, [x19]
  405bd8:	cbz	w20, 405c08 <ferror@plt+0x3468>
  405bdc:	cmp	w20, #0x2f
  405be0:	b.eq	405bf8 <ferror@plt+0x3458>  // b.none
  405be4:	bl	4024c0 <__ctype_b_loc@plt>
  405be8:	ldr	x8, [x0]
  405bec:	add	x19, x19, #0x1
  405bf0:	ldrh	w8, [x8, x20, lsl #1]
  405bf4:	tbz	w8, #13, 405bd4 <ferror@plt+0x3434>
  405bf8:	mov	w0, #0xffffffff            	// #-1
  405bfc:	ldp	x20, x19, [sp, #16]
  405c00:	ldp	x29, x30, [sp], #32
  405c04:	ret
  405c08:	mov	w0, wzr
  405c0c:	b	405bfc <ferror@plt+0x345c>
  405c10:	stp	x29, x30, [sp, #-16]!
  405c14:	mov	x29, sp
  405c18:	bl	405bbc <ferror@plt+0x341c>
  405c1c:	ldp	x29, x30, [sp], #16
  405c20:	ret
  405c24:	stp	x29, x30, [sp, #-48]!
  405c28:	stp	x20, x19, [sp, #32]
  405c2c:	mov	x20, x0
  405c30:	mov	x0, x1
  405c34:	str	x21, [sp, #16]
  405c38:	mov	x29, sp
  405c3c:	mov	x19, x1
  405c40:	bl	405b84 <ferror@plt+0x33e4>
  405c44:	mov	w21, w0
  405c48:	cbnz	w0, 405c5c <ferror@plt+0x34bc>
  405c4c:	mov	w2, #0x10                  	// #16
  405c50:	mov	x0, x20
  405c54:	mov	x1, x19
  405c58:	bl	4026b0 <strncpy@plt>
  405c5c:	mov	w0, w21
  405c60:	ldp	x20, x19, [sp, #32]
  405c64:	ldr	x21, [sp, #16]
  405c68:	ldp	x29, x30, [sp], #48
  405c6c:	ret
  405c70:	stp	x29, x30, [sp, #-32]!
  405c74:	str	x19, [sp, #16]
  405c78:	mov	x29, sp
  405c7c:	cbz	x1, 405ca4 <ferror@plt+0x3504>
  405c80:	mov	x0, x1
  405c84:	bl	405cd0 <ferror@plt+0x3530>
  405c88:	mov	x19, x0
  405c8c:	bl	405b84 <ferror@plt+0x33e4>
  405c90:	cmp	w0, #0x0
  405c94:	csel	x0, x19, xzr, eq  // eq = none
  405c98:	ldr	x19, [sp, #16]
  405c9c:	ldp	x29, x30, [sp], #32
  405ca0:	ret
  405ca4:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  405ca8:	ldr	x8, [x8, #3992]
  405cac:	mov	w19, w0
  405cb0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405cb4:	add	x1, x1, #0xd10
  405cb8:	ldr	x0, [x8]
  405cbc:	mov	w2, w19
  405cc0:	bl	402760 <fprintf@plt>
  405cc4:	mov	w0, w19
  405cc8:	bl	407734 <ferror@plt+0x4f94>
  405ccc:	b	405c88 <ferror@plt+0x34e8>
  405cd0:	add	x0, x0, #0x4
  405cd4:	ret
  405cd8:	ldrb	w8, [x0]
  405cdc:	cbz	w8, 405d14 <ferror@plt+0x3574>
  405ce0:	ldrb	w9, [x1]
  405ce4:	cbz	w9, 405d04 <ferror@plt+0x3564>
  405ce8:	add	x8, x1, #0x1
  405cec:	ldrb	w10, [x0]
  405cf0:	cmp	w10, w9, uxtb
  405cf4:	b.ne	405d04 <ferror@plt+0x3564>  // b.any
  405cf8:	ldrb	w9, [x8], #1
  405cfc:	add	x0, x0, #0x1
  405d00:	cbnz	w9, 405cec <ferror@plt+0x354c>
  405d04:	ldrb	w8, [x0]
  405d08:	cmp	w8, #0x0
  405d0c:	cset	w0, ne  // ne = any
  405d10:	ret
  405d14:	mov	w0, #0x1                   	// #1
  405d18:	ret
  405d1c:	stp	x29, x30, [sp, #-48]!
  405d20:	stp	x22, x21, [sp, #16]
  405d24:	stp	x20, x19, [sp, #32]
  405d28:	mov	w21, w2
  405d2c:	mov	x19, x1
  405d30:	asr	w22, w2, #5
  405d34:	mov	x20, x0
  405d38:	mov	x29, sp
  405d3c:	cbz	w22, 405d60 <ferror@plt+0x35c0>
  405d40:	lsl	w8, w22, #2
  405d44:	add	x1, x19, #0x8
  405d48:	add	x0, x20, #0x8
  405d4c:	sxtw	x2, w8
  405d50:	bl	4023d0 <bcmp@plt>
  405d54:	cbz	w0, 405d60 <ferror@plt+0x35c0>
  405d58:	mov	w0, #0xffffffff            	// #-1
  405d5c:	b	405da4 <ferror@plt+0x3604>
  405d60:	and	w8, w21, #0x1f
  405d64:	cbz	w8, 405da0 <ferror@plt+0x3600>
  405d68:	sbfiz	x9, x22, #2, #32
  405d6c:	add	x10, x20, x9
  405d70:	add	x9, x19, x9
  405d74:	ldr	w19, [x10, #8]
  405d78:	ldr	w20, [x9, #8]
  405d7c:	neg	w8, w8
  405d80:	mov	w9, #0xffffffff            	// #-1
  405d84:	lsl	w0, w9, w8
  405d88:	bl	404c08 <ferror@plt+0x2468>
  405d8c:	eor	w8, w20, w19
  405d90:	tst	w8, w0
  405d94:	b.eq	405da0 <ferror@plt+0x3600>  // b.none
  405d98:	mov	w0, #0x1                   	// #1
  405d9c:	b	405da4 <ferror@plt+0x3604>
  405da0:	mov	w0, wzr
  405da4:	ldp	x20, x19, [sp, #32]
  405da8:	ldp	x22, x21, [sp, #16]
  405dac:	ldp	x29, x30, [sp], #48
  405db0:	ret
  405db4:	sub	sp, sp, #0x130
  405db8:	stp	x29, x30, [sp, #272]
  405dbc:	stp	x28, x19, [sp, #288]
  405dc0:	add	x29, sp, #0x110
  405dc4:	cbz	x1, 405df4 <ferror@plt+0x3654>
  405dc8:	ldrh	w2, [x0, #6]
  405dcc:	mov	x19, x0
  405dd0:	cbz	w2, 405df4 <ferror@plt+0x3654>
  405dd4:	ldrsh	w8, [x19, #4]
  405dd8:	cmp	w8, #0x1
  405ddc:	b.lt	405df4 <ferror@plt+0x3654>  // b.tstop
  405de0:	add	x0, sp, #0x8
  405de4:	bl	405870 <ferror@plt+0x30d0>
  405de8:	cbz	w0, 405e08 <ferror@plt+0x3668>
  405dec:	mov	w0, #0xffffffff            	// #-1
  405df0:	b	405df8 <ferror@plt+0x3658>
  405df4:	mov	w0, wzr
  405df8:	ldp	x28, x19, [sp, #288]
  405dfc:	ldp	x29, x30, [sp, #272]
  405e00:	add	sp, sp, #0x130
  405e04:	ret
  405e08:	ldrsh	w2, [x19, #4]
  405e0c:	add	x0, sp, #0x8
  405e10:	mov	x1, x19
  405e14:	bl	405d1c <ferror@plt+0x357c>
  405e18:	b	405df8 <ferror@plt+0x3658>
  405e1c:	stp	x29, x30, [sp, #-48]!
  405e20:	str	x28, [sp, #16]
  405e24:	stp	x20, x19, [sp, #32]
  405e28:	mov	x29, sp
  405e2c:	sub	sp, sp, #0x400
  405e30:	adrp	x0, 40c000 <ferror@plt+0x9860>
  405e34:	add	x0, x0, #0xd3c
  405e38:	bl	402710 <getenv@plt>
  405e3c:	cbz	x0, 405e4c <ferror@plt+0x36ac>
  405e40:	bl	4022a0 <atoi@plt>
  405e44:	mov	w20, w0
  405e48:	b	405ee8 <ferror@plt+0x3748>
  405e4c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  405e50:	add	x0, x0, #0xd3f
  405e54:	bl	402710 <getenv@plt>
  405e58:	cbz	x0, 405e6c <ferror@plt+0x36cc>
  405e5c:	adrp	x2, 40c000 <ferror@plt+0x9860>
  405e60:	mov	x3, x0
  405e64:	add	x2, x2, #0xb19
  405e68:	b	405e88 <ferror@plt+0x36e8>
  405e6c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  405e70:	add	x0, x0, #0xd4f
  405e74:	bl	402710 <getenv@plt>
  405e78:	cbz	x0, 405f08 <ferror@plt+0x3768>
  405e7c:	adrp	x2, 40c000 <ferror@plt+0x9860>
  405e80:	mov	x3, x0
  405e84:	add	x2, x2, #0xd59
  405e88:	mov	x0, sp
  405e8c:	mov	w1, #0x3ff                 	// #1023
  405e90:	bl	402240 <snprintf@plt>
  405e94:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405e98:	add	x1, x1, #0xfa8
  405e9c:	mov	x0, sp
  405ea0:	bl	4025f0 <fopen64@plt>
  405ea4:	cbz	x0, 405ee4 <ferror@plt+0x3744>
  405ea8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  405eac:	add	x1, x1, #0xd78
  405eb0:	add	x2, x29, #0x1c
  405eb4:	add	x3, x29, #0x18
  405eb8:	mov	x19, x0
  405ebc:	bl	402300 <__isoc99_fscanf@plt>
  405ec0:	ldp	w9, w8, [x29, #24]
  405ec4:	mov	w10, #0x4240                	// #16960
  405ec8:	movk	w10, #0xf, lsl #16
  405ecc:	cmp	w8, w10
  405ed0:	ccmp	w0, #0x2, #0x0, eq  // eq = none
  405ed4:	mov	x0, x19
  405ed8:	csel	w20, w9, wzr, eq  // eq = none
  405edc:	bl	402290 <fclose@plt>
  405ee0:	b	405ee8 <ferror@plt+0x3748>
  405ee4:	mov	w20, wzr
  405ee8:	cmp	w20, #0x0
  405eec:	mov	w8, #0x64                  	// #100
  405ef0:	csel	w0, w8, w20, eq  // eq = none
  405ef4:	add	sp, sp, #0x400
  405ef8:	ldp	x20, x19, [sp, #32]
  405efc:	ldr	x28, [sp, #16]
  405f00:	ldp	x29, x30, [sp], #48
  405f04:	ret
  405f08:	adrp	x8, 40c000 <ferror@plt+0x9860>
  405f0c:	add	x8, x8, #0xd67
  405f10:	ldr	q0, [x8]
  405f14:	strb	wzr, [sp, #16]
  405f18:	str	q0, [sp]
  405f1c:	b	405e94 <ferror@plt+0x36f4>
  405f20:	stp	x29, x30, [sp, #-16]!
  405f24:	mov	w0, #0x2                   	// #2
  405f28:	mov	x29, sp
  405f2c:	bl	402630 <sysconf@plt>
  405f30:	ldp	x29, x30, [sp], #16
  405f34:	ret
  405f38:	stp	x29, x30, [sp, #-16]!
  405f3c:	sub	w9, w0, #0x2
  405f40:	cmp	w9, #0x1a
  405f44:	mov	x29, sp
  405f48:	b.hi	405ff0 <ferror@plt+0x3850>  // b.pmore
  405f4c:	adrp	x10, 40c000 <ferror@plt+0x9860>
  405f50:	add	x10, x10, #0xa33
  405f54:	adr	x11, 405f68 <ferror@plt+0x37c8>
  405f58:	ldrb	w12, [x10, x9]
  405f5c:	add	x11, x11, x12, lsl #2
  405f60:	mov	x8, x2
  405f64:	br	x11
  405f68:	mov	x1, x8
  405f6c:	mov	x2, x3
  405f70:	mov	w3, w4
  405f74:	bl	402790 <inet_ntop@plt>
  405f78:	ldp	x29, x30, [sp], #16
  405f7c:	ret
  405f80:	ldrh	w9, [x8]
  405f84:	cmp	w9, #0x2
  405f88:	b.eq	405fd0 <ferror@plt+0x3830>  // b.none
  405f8c:	cmp	w9, #0xa
  405f90:	b.ne	406000 <ferror@plt+0x3860>  // b.any
  405f94:	mov	w0, #0xa                   	// #10
  405f98:	mov	w9, #0x8                   	// #8
  405f9c:	b	405fd8 <ferror@plt+0x3838>
  405fa0:	mov	w2, #0xffff                	// #65535
  405fa4:	mov	x0, x8
  405fa8:	bl	407ef4 <ferror@plt+0x5754>
  405fac:	ldp	x29, x30, [sp], #16
  405fb0:	ret
  405fb4:	sxtw	x9, w4
  405fb8:	mov	x1, x8
  405fbc:	mov	x2, x3
  405fc0:	mov	x3, x9
  405fc4:	bl	4098d8 <ferror@plt+0x7138>
  405fc8:	ldp	x29, x30, [sp], #16
  405fcc:	ret
  405fd0:	mov	w0, #0x2                   	// #2
  405fd4:	mov	w9, #0x4                   	// #4
  405fd8:	add	x1, x8, x9
  405fdc:	mov	x2, x3
  405fe0:	mov	w3, w4
  405fe4:	bl	402790 <inet_ntop@plt>
  405fe8:	mov	w8, wzr
  405fec:	cbz	w8, 405ff8 <ferror@plt+0x3858>
  405ff0:	adrp	x0, 40c000 <ferror@plt+0x9860>
  405ff4:	add	x0, x0, #0xd8b
  405ff8:	ldp	x29, x30, [sp], #16
  405ffc:	ret
  406000:	mov	w8, #0x1                   	// #1
  406004:	cbnz	w8, 405ff0 <ferror@plt+0x3850>
  406008:	b	405ff8 <ferror@plt+0x3858>
  40600c:	stp	x29, x30, [sp, #-16]!
  406010:	adrp	x3, 41e000 <ferror@plt+0x1b860>
  406014:	add	x3, x3, #0x3a8
  406018:	mov	w4, #0x100                 	// #256
  40601c:	mov	x29, sp
  406020:	bl	405f38 <ferror@plt+0x3798>
  406024:	ldp	x29, x30, [sp], #16
  406028:	ret
  40602c:	stp	x29, x30, [sp, #-32]!
  406030:	adrp	x1, 40c000 <ferror@plt+0x9860>
  406034:	add	x1, x1, #0xd8f
  406038:	str	x19, [sp, #16]
  40603c:	mov	x29, sp
  406040:	mov	x19, x0
  406044:	bl	4024b0 <strcmp@plt>
  406048:	cbz	w0, 4060bc <ferror@plt+0x391c>
  40604c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  406050:	add	x1, x1, #0xd94
  406054:	mov	x0, x19
  406058:	bl	4024b0 <strcmp@plt>
  40605c:	cbz	w0, 4060c4 <ferror@plt+0x3924>
  406060:	adrp	x1, 40d000 <ferror@plt+0xa860>
  406064:	add	x1, x1, #0x431
  406068:	mov	x0, x19
  40606c:	bl	4024b0 <strcmp@plt>
  406070:	cbz	w0, 4060cc <ferror@plt+0x392c>
  406074:	adrp	x1, 40c000 <ferror@plt+0x9860>
  406078:	add	x1, x1, #0xd9a
  40607c:	mov	x0, x19
  406080:	bl	4024b0 <strcmp@plt>
  406084:	cbz	w0, 4060d4 <ferror@plt+0x3934>
  406088:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40608c:	add	x1, x1, #0xd9e
  406090:	mov	x0, x19
  406094:	bl	4024b0 <strcmp@plt>
  406098:	cbz	w0, 4060dc <ferror@plt+0x393c>
  40609c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4060a0:	add	x1, x1, #0xda3
  4060a4:	mov	x0, x19
  4060a8:	bl	4024b0 <strcmp@plt>
  4060ac:	cmp	w0, #0x0
  4060b0:	mov	w8, #0x7                   	// #7
  4060b4:	csel	w0, w8, wzr, eq  // eq = none
  4060b8:	b	4060e0 <ferror@plt+0x3940>
  4060bc:	mov	w0, #0x2                   	// #2
  4060c0:	b	4060e0 <ferror@plt+0x3940>
  4060c4:	mov	w0, #0xa                   	// #10
  4060c8:	b	4060e0 <ferror@plt+0x3940>
  4060cc:	mov	w0, #0x11                  	// #17
  4060d0:	b	4060e0 <ferror@plt+0x3940>
  4060d4:	mov	w0, #0x4                   	// #4
  4060d8:	b	4060e0 <ferror@plt+0x3940>
  4060dc:	mov	w0, #0x1c                  	// #28
  4060e0:	ldr	x19, [sp, #16]
  4060e4:	ldp	x29, x30, [sp], #32
  4060e8:	ret
  4060ec:	sub	w8, w0, #0x2
  4060f0:	cmp	w8, #0x1a
  4060f4:	b.hi	406124 <ferror@plt+0x3984>  // b.pmore
  4060f8:	adrp	x9, 40c000 <ferror@plt+0x9860>
  4060fc:	add	x9, x9, #0xa4e
  406100:	adr	x10, 406118 <ferror@plt+0x3978>
  406104:	ldrb	w11, [x9, x8]
  406108:	add	x10, x10, x11, lsl #2
  40610c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  406110:	add	x0, x0, #0xd8f
  406114:	br	x10
  406118:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40611c:	add	x0, x0, #0xd9a
  406120:	ret
  406124:	adrp	x0, 40c000 <ferror@plt+0x9860>
  406128:	add	x0, x0, #0xd8b
  40612c:	ret
  406130:	adrp	x0, 40c000 <ferror@plt+0x9860>
  406134:	add	x0, x0, #0xda3
  406138:	ret
  40613c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  406140:	add	x0, x0, #0xd94
  406144:	ret
  406148:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40614c:	add	x0, x0, #0x431
  406150:	ret
  406154:	adrp	x0, 40c000 <ferror@plt+0x9860>
  406158:	add	x0, x0, #0xd9e
  40615c:	ret
  406160:	stp	x29, x30, [sp, #-64]!
  406164:	str	x23, [sp, #16]
  406168:	stp	x22, x21, [sp, #32]
  40616c:	stp	x20, x19, [sp, #48]
  406170:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  406174:	ldr	x8, [x8, #4064]
  406178:	mov	w19, w4
  40617c:	mov	x20, x3
  406180:	mov	x21, x2
  406184:	ldr	w8, [x8]
  406188:	mov	w23, w1
  40618c:	mov	w22, w0
  406190:	mov	x29, sp
  406194:	cbz	w8, 4061e8 <ferror@plt+0x3a48>
  406198:	cmp	w23, #0x0
  40619c:	b.le	4061ac <ferror@plt+0x3a0c>
  4061a0:	cmp	w23, #0x1
  4061a4:	b.ge	4061c0 <ferror@plt+0x3a20>  // b.tcont
  4061a8:	b	4061e0 <ferror@plt+0x3a40>
  4061ac:	mov	w0, w22
  4061b0:	bl	406214 <ferror@plt+0x3a74>
  4061b4:	mov	w23, w0
  4061b8:	cmp	w23, #0x1
  4061bc:	b.lt	4061e0 <ferror@plt+0x3a40>  // b.tstop
  4061c0:	mov	x0, x21
  4061c4:	mov	w1, w23
  4061c8:	mov	w2, w22
  4061cc:	bl	406238 <ferror@plt+0x3a98>
  4061d0:	cbz	x0, 4061e0 <ferror@plt+0x3a40>
  4061d4:	mov	w8, wzr
  4061d8:	cbnz	w8, 4061e8 <ferror@plt+0x3a48>
  4061dc:	b	406200 <ferror@plt+0x3a60>
  4061e0:	mov	w8, #0x1                   	// #1
  4061e4:	cbz	w8, 406200 <ferror@plt+0x3a60>
  4061e8:	mov	w0, w22
  4061ec:	mov	w1, w23
  4061f0:	mov	x2, x21
  4061f4:	mov	x3, x20
  4061f8:	mov	w4, w19
  4061fc:	bl	405f38 <ferror@plt+0x3798>
  406200:	ldp	x20, x19, [sp, #48]
  406204:	ldp	x22, x21, [sp, #32]
  406208:	ldr	x23, [sp, #16]
  40620c:	ldp	x29, x30, [sp], #64
  406210:	ret
  406214:	stp	x29, x30, [sp, #-16]!
  406218:	mov	x29, sp
  40621c:	bl	405638 <ferror@plt+0x2e98>
  406220:	add	w8, w0, #0x7
  406224:	cmp	w0, #0x0
  406228:	csel	w8, w8, w0, lt  // lt = tstop
  40622c:	asr	w0, w8, #3
  406230:	ldp	x29, x30, [sp], #16
  406234:	ret
  406238:	stp	x29, x30, [sp, #-80]!
  40623c:	stp	x22, x21, [sp, #48]
  406240:	stp	x20, x19, [sp, #64]
  406244:	mov	w21, w1
  406248:	cmp	w2, #0xa
  40624c:	mov	x19, x0
  406250:	str	x25, [sp, #16]
  406254:	stp	x24, x23, [sp, #32]
  406258:	mov	x29, sp
  40625c:	b.ne	406270 <ferror@plt+0x3ad0>  // b.any
  406260:	ldr	w8, [x19]
  406264:	cbz	w8, 40638c <ferror@plt+0x3bec>
  406268:	mov	w20, #0xa                   	// #10
  40626c:	b	406274 <ferror@plt+0x3ad4>
  406270:	mov	w20, w2
  406274:	sxtw	x21, w21
  406278:	add	x8, x19, x21
  40627c:	ldur	w8, [x8, #-4]
  406280:	mov	w9, #0xff01                	// #65281
  406284:	movk	w9, #0xff00, lsl #16
  406288:	adrp	x23, 41e000 <ferror@plt+0x1b860>
  40628c:	mul	x9, x8, x9
  406290:	lsr	x9, x9, #40
  406294:	add	w9, w9, w9, lsl #8
  406298:	sub	w24, w8, w9
  40629c:	add	x23, x23, #0x5b0
  4062a0:	ldr	x22, [x23, w24, uxtw #3]
  4062a4:	cbnz	x22, 406340 <ferror@plt+0x3ba0>
  4062a8:	mov	w0, #0x118                 	// #280
  4062ac:	bl	4022d0 <malloc@plt>
  4062b0:	cbz	x0, 406374 <ferror@plt+0x3bd4>
  4062b4:	mov	x22, x0
  4062b8:	strh	w20, [x0, #22]
  4062bc:	strh	w21, [x0, #18]
  4062c0:	mov	x25, x0
  4062c4:	add	x0, x0, #0x18
  4062c8:	mov	x1, x19
  4062cc:	mov	x2, x21
  4062d0:	str	xzr, [x25, #8]!
  4062d4:	bl	4020f0 <memcpy@plt>
  4062d8:	adrp	x9, 41e000 <ferror@plt+0x1b860>
  4062dc:	lsl	x8, x24, #3
  4062e0:	ldr	w11, [x9, #1448]
  4062e4:	ldr	x10, [x23, x8]
  4062e8:	str	x22, [x23, x8]
  4062ec:	add	w8, w11, #0x1
  4062f0:	str	x10, [x22]
  4062f4:	str	w8, [x9, #1448]
  4062f8:	cbnz	w11, 406304 <ferror@plt+0x3b64>
  4062fc:	mov	w0, #0x1                   	// #1
  406300:	bl	4021b0 <sethostent@plt>
  406304:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  406308:	ldr	x8, [x8, #4016]
  40630c:	ldr	x0, [x8]
  406310:	bl	4025d0 <fflush@plt>
  406314:	mov	x0, x19
  406318:	mov	w1, w21
  40631c:	mov	w2, w20
  406320:	bl	402510 <gethostbyaddr@plt>
  406324:	cbz	x0, 406370 <ferror@plt+0x3bd0>
  406328:	ldr	x0, [x0]
  40632c:	bl	402420 <strdup@plt>
  406330:	str	x0, [x25]
  406334:	b	406370 <ferror@plt+0x3bd0>
  406338:	ldr	x22, [x22]
  40633c:	cbz	x22, 4062a8 <ferror@plt+0x3b08>
  406340:	ldrh	w8, [x22, #22]
  406344:	cmp	w20, w8
  406348:	b.ne	406338 <ferror@plt+0x3b98>  // b.any
  40634c:	ldrh	w8, [x22, #18]
  406350:	cmp	w21, w8
  406354:	b.ne	406338 <ferror@plt+0x3b98>  // b.any
  406358:	add	x0, x22, #0x18
  40635c:	mov	x1, x19
  406360:	mov	x2, x21
  406364:	bl	4023d0 <bcmp@plt>
  406368:	cbnz	w0, 406338 <ferror@plt+0x3b98>
  40636c:	add	x25, x22, #0x8
  406370:	ldr	x0, [x25]
  406374:	ldp	x20, x19, [sp, #64]
  406378:	ldp	x22, x21, [sp, #48]
  40637c:	ldp	x24, x23, [sp, #32]
  406380:	ldr	x25, [sp, #16]
  406384:	ldp	x29, x30, [sp], #80
  406388:	ret
  40638c:	ldr	w8, [x19, #4]
  406390:	mov	w20, #0xa                   	// #10
  406394:	cbnz	w8, 406274 <ferror@plt+0x3ad4>
  406398:	ldr	w22, [x19, #8]
  40639c:	mov	w0, #0xffff                	// #65535
  4063a0:	bl	404c08 <ferror@plt+0x2468>
  4063a4:	add	x8, x19, #0xc
  4063a8:	cmp	w22, w0
  4063ac:	mov	w9, #0x4                   	// #4
  4063b0:	mov	w10, #0x2                   	// #2
  4063b4:	csel	w21, w9, w21, eq  // eq = none
  4063b8:	csel	w20, w10, w20, eq  // eq = none
  4063bc:	csel	x19, x8, x19, eq  // eq = none
  4063c0:	b	406274 <ferror@plt+0x3ad4>
  4063c4:	stp	x29, x30, [sp, #-16]!
  4063c8:	adrp	x3, 41e000 <ferror@plt+0x1b860>
  4063cc:	add	x3, x3, #0x4a8
  4063d0:	mov	w4, #0x100                 	// #256
  4063d4:	mov	x29, sp
  4063d8:	bl	406160 <ferror@plt+0x39c0>
  4063dc:	ldp	x29, x30, [sp], #16
  4063e0:	ret
  4063e4:	stp	x29, x30, [sp, #-80]!
  4063e8:	stp	x20, x19, [sp, #64]
  4063ec:	mov	x19, x2
  4063f0:	cmp	w3, #0x3
  4063f4:	str	x25, [sp, #16]
  4063f8:	stp	x24, x23, [sp, #32]
  4063fc:	stp	x22, x21, [sp, #48]
  406400:	mov	x29, sp
  406404:	b.lt	406458 <ferror@plt+0x3cb8>  // b.tstop
  406408:	cmp	w1, #0x1
  40640c:	b.lt	406458 <ferror@plt+0x3cb8>  // b.tstop
  406410:	adrp	x22, 40c000 <ferror@plt+0x9860>
  406414:	mov	w20, w3
  406418:	mov	x21, x0
  40641c:	mov	x24, xzr
  406420:	sxtw	x25, w1
  406424:	add	x22, x22, #0xeeb
  406428:	mov	x23, x19
  40642c:	ldrb	w2, [x21, x24]
  406430:	mov	x0, x23
  406434:	mov	x1, x22
  406438:	bl	4021e0 <sprintf@plt>
  40643c:	cmp	w20, #0x5
  406440:	b.lt	406458 <ferror@plt+0x3cb8>  // b.tstop
  406444:	add	x24, x24, #0x1
  406448:	add	x23, x23, #0x2
  40644c:	cmp	x24, x25
  406450:	sub	w20, w20, #0x2
  406454:	b.lt	40642c <ferror@plt+0x3c8c>  // b.tstop
  406458:	mov	x0, x19
  40645c:	ldp	x20, x19, [sp, #64]
  406460:	ldp	x22, x21, [sp, #48]
  406464:	ldp	x24, x23, [sp, #32]
  406468:	ldr	x25, [sp, #16]
  40646c:	ldp	x29, x30, [sp], #80
  406470:	ret
  406474:	sub	sp, sp, #0x50
  406478:	stp	x29, x30, [sp, #16]
  40647c:	stp	x24, x23, [sp, #32]
  406480:	stp	x22, x21, [sp, #48]
  406484:	stp	x20, x19, [sp, #64]
  406488:	add	x29, sp, #0x10
  40648c:	mov	x20, x3
  406490:	mov	w21, w2
  406494:	mov	x19, x1
  406498:	mov	x22, x0
  40649c:	bl	402120 <strlen@plt>
  4064a0:	tbnz	w0, #0, 406530 <ferror@plt+0x3d90>
  4064a4:	mov	w24, wzr
  4064a8:	b	4064c0 <ferror@plt+0x3d20>
  4064ac:	strb	w0, [x19, w24, uxtw]
  4064b0:	add	w24, w24, #0x1
  4064b4:	add	x22, x22, #0x2
  4064b8:	mov	w8, #0x1                   	// #1
  4064bc:	tbz	w8, #0, 406530 <ferror@plt+0x3d90>
  4064c0:	cmp	w24, w21
  4064c4:	b.cs	406538 <ferror@plt+0x3d98>  // b.hs, b.nlast
  4064c8:	mov	x0, x22
  4064cc:	bl	402120 <strlen@plt>
  4064d0:	cmp	x0, #0x2
  4064d4:	b.cc	406538 <ferror@plt+0x3d98>  // b.lo, b.ul, b.last
  4064d8:	add	x0, sp, #0x4
  4064dc:	mov	w2, #0x2                   	// #2
  4064e0:	mov	x1, x22
  4064e4:	bl	4026b0 <strncpy@plt>
  4064e8:	strb	wzr, [sp, #6]
  4064ec:	bl	402700 <__errno_location@plt>
  4064f0:	mov	x23, x0
  4064f4:	str	wzr, [x0]
  4064f8:	add	x0, sp, #0x4
  4064fc:	add	x1, sp, #0x8
  406500:	mov	w2, #0x10                  	// #16
  406504:	bl	402110 <strtoul@plt>
  406508:	ldr	w9, [x23]
  40650c:	mov	w8, wzr
  406510:	cbnz	w9, 4064bc <ferror@plt+0x3d1c>
  406514:	cmp	w0, #0xff
  406518:	b.hi	4064bc <ferror@plt+0x3d1c>  // b.pmore
  40651c:	ldr	x8, [sp, #8]
  406520:	ldrb	w8, [x8]
  406524:	cbz	w8, 4064ac <ferror@plt+0x3d0c>
  406528:	mov	w8, wzr
  40652c:	b	4064bc <ferror@plt+0x3d1c>
  406530:	mov	x19, xzr
  406534:	b	406540 <ferror@plt+0x3da0>
  406538:	cbz	x20, 406540 <ferror@plt+0x3da0>
  40653c:	str	w24, [x20]
  406540:	mov	x0, x19
  406544:	ldp	x20, x19, [sp, #64]
  406548:	ldp	x22, x21, [sp, #48]
  40654c:	ldp	x24, x23, [sp, #32]
  406550:	ldp	x29, x30, [sp, #16]
  406554:	add	sp, sp, #0x50
  406558:	ret
  40655c:	stp	x29, x30, [sp, #-48]!
  406560:	cmp	w2, #0x1
  406564:	stp	x22, x21, [sp, #16]
  406568:	stp	x20, x19, [sp, #32]
  40656c:	mov	x29, sp
  406570:	b.lt	4065b4 <ferror@plt+0x3e14>  // b.tstop
  406574:	mov	x19, x1
  406578:	mov	w20, w2
  40657c:	add	x21, x0, #0x1
  406580:	ldurb	w0, [x21, #-1]
  406584:	bl	404adc <ferror@plt+0x233c>
  406588:	tbnz	w0, #31, 4065bc <ferror@plt+0x3e1c>
  40658c:	lsl	w22, w0, #4
  406590:	strb	w22, [x19]
  406594:	ldrb	w0, [x21]
  406598:	bl	404adc <ferror@plt+0x233c>
  40659c:	tbnz	w0, #31, 4065bc <ferror@plt+0x3e1c>
  4065a0:	orr	w8, w22, w0
  4065a4:	subs	x20, x20, #0x1
  4065a8:	strb	w8, [x19], #1
  4065ac:	add	x21, x21, #0x2
  4065b0:	b.ne	406580 <ferror@plt+0x3de0>  // b.any
  4065b4:	mov	w0, wzr
  4065b8:	b	4065c0 <ferror@plt+0x3e20>
  4065bc:	mov	w0, #0xffffffff            	// #-1
  4065c0:	ldp	x20, x19, [sp, #32]
  4065c4:	ldp	x22, x21, [sp, #16]
  4065c8:	ldp	x29, x30, [sp], #48
  4065cc:	ret
  4065d0:	sub	sp, sp, #0x60
  4065d4:	stp	x26, x25, [sp, #32]
  4065d8:	stp	x22, x21, [sp, #64]
  4065dc:	adrp	x21, 40c000 <ferror@plt+0x9860>
  4065e0:	adrp	x26, 40d000 <ferror@plt+0xa860>
  4065e4:	adrp	x22, 40c000 <ferror@plt+0x9860>
  4065e8:	stp	x24, x23, [sp, #48]
  4065ec:	stp	x20, x19, [sp, #80]
  4065f0:	mov	x19, x2
  4065f4:	mov	x20, x1
  4065f8:	mov	x24, xzr
  4065fc:	mov	x23, xzr
  406600:	add	x21, x21, #0x1e8
  406604:	add	x25, sp, #0x8
  406608:	add	x26, x26, #0x467
  40660c:	add	x22, x22, #0xdaa
  406610:	stp	x29, x30, [sp, #16]
  406614:	add	x29, sp, #0x10
  406618:	str	x0, [sp, #8]
  40661c:	ldrh	w0, [x25, x24]
  406620:	bl	40527c <ferror@plt+0x2adc>
  406624:	cmp	x24, #0x6
  406628:	add	x8, x20, x23
  40662c:	csel	x21, x26, x21, eq  // eq = none
  406630:	sub	x1, x19, x23
  406634:	and	w3, w0, #0xffff
  406638:	mov	x0, x8
  40663c:	mov	x2, x22
  406640:	mov	x4, x21
  406644:	bl	402240 <snprintf@plt>
  406648:	tbnz	w0, #31, 406660 <ferror@plt+0x3ec0>
  40664c:	add	x24, x24, #0x2
  406650:	cmp	x24, #0x8
  406654:	add	x23, x23, w0, sxtw
  406658:	b.ne	40661c <ferror@plt+0x3e7c>  // b.any
  40665c:	mov	w0, w23
  406660:	ldp	x20, x19, [sp, #80]
  406664:	ldp	x22, x21, [sp, #64]
  406668:	ldp	x24, x23, [sp, #48]
  40666c:	ldp	x26, x25, [sp, #32]
  406670:	ldp	x29, x30, [sp, #16]
  406674:	add	sp, sp, #0x60
  406678:	ret
  40667c:	stp	x29, x30, [sp, #-64]!
  406680:	stp	x24, x23, [sp, #16]
  406684:	stp	x22, x21, [sp, #32]
  406688:	stp	x20, x19, [sp, #48]
  40668c:	mov	x29, sp
  406690:	cbz	x1, 406700 <ferror@plt+0x3f60>
  406694:	mov	x19, x2
  406698:	mov	x20, x1
  40669c:	mov	x21, x0
  4066a0:	bl	4024c0 <__ctype_b_loc@plt>
  4066a4:	adrp	x23, 40c000 <ferror@plt+0x9860>
  4066a8:	mov	x22, x0
  4066ac:	add	x23, x23, #0xdaf
  4066b0:	b	4066cc <ferror@plt+0x3f2c>
  4066b4:	mov	x0, x23
  4066b8:	mov	w1, w24
  4066bc:	bl	4026e0 <printf@plt>
  4066c0:	subs	x20, x20, #0x1
  4066c4:	add	x21, x21, #0x1
  4066c8:	b.eq	406700 <ferror@plt+0x3f60>  // b.none
  4066cc:	ldrb	w24, [x21]
  4066d0:	cmp	x24, #0x5c
  4066d4:	b.eq	4066b4 <ferror@plt+0x3f14>  // b.none
  4066d8:	ldr	x8, [x22]
  4066dc:	ldrh	w8, [x8, x24, lsl #1]
  4066e0:	tbz	w8, #14, 4066b4 <ferror@plt+0x3f14>
  4066e4:	mov	x0, x19
  4066e8:	mov	w1, w24
  4066ec:	bl	402580 <strchr@plt>
  4066f0:	cbnz	x0, 4066b4 <ferror@plt+0x3f14>
  4066f4:	mov	w0, w24
  4066f8:	bl	402720 <putchar@plt>
  4066fc:	b	4066c0 <ferror@plt+0x3f20>
  406700:	ldp	x20, x19, [sp, #48]
  406704:	ldp	x22, x21, [sp, #32]
  406708:	ldp	x24, x23, [sp, #16]
  40670c:	ldp	x29, x30, [sp], #64
  406710:	ret
  406714:	sub	sp, sp, #0x60
  406718:	stp	x29, x30, [sp, #64]
  40671c:	add	x29, sp, #0x40
  406720:	stp	x20, x19, [sp, #80]
  406724:	mov	x19, x0
  406728:	sub	x0, x29, #0x10
  40672c:	mov	x1, xzr
  406730:	bl	402380 <gettimeofday@plt>
  406734:	sub	x0, x29, #0x10
  406738:	bl	402260 <localtime@plt>
  40673c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  406740:	ldr	x8, [x8, #4032]
  406744:	mov	x3, x0
  406748:	ldr	w8, [x8]
  40674c:	cbz	w8, 40677c <ferror@plt+0x3fdc>
  406750:	adrp	x2, 40c000 <ferror@plt+0x9860>
  406754:	add	x2, x2, #0xdb5
  406758:	add	x0, sp, #0x8
  40675c:	mov	w1, #0x28                  	// #40
  406760:	bl	402210 <strftime@plt>
  406764:	ldur	x3, [x29, #-8]
  406768:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40676c:	add	x1, x1, #0xdc7
  406770:	add	x2, sp, #0x8
  406774:	mov	x0, x19
  406778:	b	4067a8 <ferror@plt+0x4008>
  40677c:	mov	x0, x3
  406780:	bl	402650 <asctime@plt>
  406784:	mov	x20, x0
  406788:	bl	402120 <strlen@plt>
  40678c:	add	x8, x0, x20
  406790:	sturb	wzr, [x8, #-1]
  406794:	ldur	x3, [x29, #-8]
  406798:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40679c:	add	x1, x1, #0xdd3
  4067a0:	mov	x0, x19
  4067a4:	mov	x2, x20
  4067a8:	bl	402760 <fprintf@plt>
  4067ac:	ldp	x20, x19, [sp, #80]
  4067b0:	ldp	x29, x30, [sp, #64]
  4067b4:	mov	w0, wzr
  4067b8:	add	sp, sp, #0x60
  4067bc:	ret
  4067c0:	sub	sp, sp, #0x70
  4067c4:	stp	x29, x30, [sp, #64]
  4067c8:	stp	x22, x21, [sp, #80]
  4067cc:	stp	x20, x19, [sp, #96]
  4067d0:	ldr	x8, [x2, #40]
  4067d4:	mov	x20, x1
  4067d8:	mov	x19, x0
  4067dc:	add	x29, sp, #0x40
  4067e0:	cbz	x8, 406814 <ferror@plt+0x4074>
  4067e4:	mov	x0, x8
  4067e8:	mov	x22, x2
  4067ec:	bl	4068ec <ferror@plt+0x414c>
  4067f0:	cbz	w0, 40681c <ferror@plt+0x407c>
  4067f4:	ldr	x8, [x22, #296]
  4067f8:	mov	w21, w0
  4067fc:	cbz	x8, 406838 <ferror@plt+0x4098>
  406800:	bl	408c28 <ferror@plt+0x6488>
  406804:	tbz	w0, #0, 406870 <ferror@plt+0x40d0>
  406808:	mov	w0, w21
  40680c:	bl	4068f4 <ferror@plt+0x4154>
  406810:	b	406828 <ferror@plt+0x4088>
  406814:	mov	w21, wzr
  406818:	b	4068a4 <ferror@plt+0x4104>
  40681c:	bl	408c28 <ferror@plt+0x6488>
  406820:	tbz	w0, #0, 4068d8 <ferror@plt+0x4138>
  406824:	bl	40694c <ferror@plt+0x41ac>
  406828:	mov	x22, xzr
  40682c:	mov	w21, wzr
  406830:	cbnz	x22, 406884 <ferror@plt+0x40e4>
  406834:	b	4068a4 <ferror@plt+0x4104>
  406838:	mov	w0, w21
  40683c:	bl	407770 <ferror@plt+0x4fd0>
  406840:	mov	x22, x0
  406844:	bl	408c28 <ferror@plt+0x6488>
  406848:	tbz	w0, #0, 406858 <ferror@plt+0x40b8>
  40684c:	mov	x0, x22
  406850:	bl	406920 <ferror@plt+0x4180>
  406854:	mov	x22, xzr
  406858:	mov	w0, w21
  40685c:	bl	407944 <ferror@plt+0x51a4>
  406860:	mvn	w8, w0
  406864:	and	w21, w8, #0x1
  406868:	cbnz	x22, 406884 <ferror@plt+0x40e4>
  40686c:	b	4068a4 <ferror@plt+0x4104>
  406870:	mov	w0, w21
  406874:	bl	407734 <ferror@plt+0x4f94>
  406878:	mov	x22, x0
  40687c:	mov	w21, wzr
  406880:	cbz	x22, 4068a4 <ferror@plt+0x4104>
  406884:	adrp	x2, 40c000 <ferror@plt+0x9860>
  406888:	add	x2, x2, #0xdfb
  40688c:	mov	x0, sp
  406890:	mov	w1, #0x40                  	// #64
  406894:	mov	x3, x20
  406898:	mov	x4, x22
  40689c:	bl	402240 <snprintf@plt>
  4068a0:	mov	x20, sp
  4068a4:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4068a8:	add	x2, x2, #0xe01
  4068ac:	mov	w0, #0x4                   	// #4
  4068b0:	mov	w1, wzr
  4068b4:	mov	x3, x19
  4068b8:	mov	x4, x20
  4068bc:	bl	4092a4 <ferror@plt+0x6b04>
  4068c0:	mov	w0, w21
  4068c4:	ldp	x20, x19, [sp, #96]
  4068c8:	ldp	x22, x21, [sp, #80]
  4068cc:	ldp	x29, x30, [sp, #64]
  4068d0:	add	sp, sp, #0x70
  4068d4:	ret
  4068d8:	adrp	x22, 40c000 <ferror@plt+0x9860>
  4068dc:	mov	w21, wzr
  4068e0:	add	x22, x22, #0xdf6
  4068e4:	cbnz	x22, 406884 <ferror@plt+0x40e4>
  4068e8:	b	4068a4 <ferror@plt+0x4104>
  4068ec:	ldr	w0, [x0, #4]
  4068f0:	ret
  4068f4:	stp	x29, x30, [sp, #-16]!
  4068f8:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4068fc:	mov	w4, w0
  406900:	add	x2, x2, #0xdeb
  406904:	mov	w0, #0x2                   	// #2
  406908:	mov	w1, #0x6                   	// #6
  40690c:	mov	x3, xzr
  406910:	mov	x29, sp
  406914:	bl	408d5c <ferror@plt+0x65bc>
  406918:	ldp	x29, x30, [sp], #16
  40691c:	ret
  406920:	stp	x29, x30, [sp, #-16]!
  406924:	adrp	x2, 40d000 <ferror@plt+0xa860>
  406928:	mov	x4, x0
  40692c:	add	x2, x2, #0x431
  406930:	mov	w0, #0x2                   	// #2
  406934:	mov	w1, #0x6                   	// #6
  406938:	mov	x3, xzr
  40693c:	mov	x29, sp
  406940:	bl	4092a4 <ferror@plt+0x6b04>
  406944:	ldp	x29, x30, [sp], #16
  406948:	ret
  40694c:	stp	x29, x30, [sp, #-16]!
  406950:	adrp	x2, 40d000 <ferror@plt+0xa860>
  406954:	add	x2, x2, #0x431
  406958:	mov	w0, #0x2                   	// #2
  40695c:	mov	w1, #0x6                   	// #6
  406960:	mov	x3, xzr
  406964:	mov	x4, xzr
  406968:	mov	x29, sp
  40696c:	bl	409500 <ferror@plt+0x6d60>
  406970:	ldp	x29, x30, [sp], #16
  406974:	ret
  406978:	sub	sp, sp, #0x70
  40697c:	stp	x29, x30, [sp, #16]
  406980:	stp	x28, x27, [sp, #32]
  406984:	stp	x26, x25, [sp, #48]
  406988:	stp	x24, x23, [sp, #64]
  40698c:	stp	x22, x21, [sp, #80]
  406990:	stp	x20, x19, [sp, #96]
  406994:	add	x29, sp, #0x10
  406998:	mov	x19, x2
  40699c:	mov	x20, x1
  4069a0:	mov	x21, x0
  4069a4:	bl	402500 <getline@plt>
  4069a8:	mov	x22, x0
  4069ac:	tbnz	x0, #63, 406aec <ferror@plt+0x434c>
  4069b0:	adrp	x25, 41d000 <ferror@plt+0x1a860>
  4069b4:	ldr	x25, [x25, #4000]
  4069b8:	mov	w1, #0x23                  	// #35
  4069bc:	ldr	w8, [x25]
  4069c0:	add	w8, w8, #0x1
  4069c4:	str	w8, [x25]
  4069c8:	ldr	x0, [x21]
  4069cc:	bl	402580 <strchr@plt>
  4069d0:	cbz	x0, 4069d8 <ferror@plt+0x4238>
  4069d4:	strb	wzr, [x0]
  4069d8:	adrp	x23, 40c000 <ferror@plt+0x9860>
  4069dc:	add	x23, x23, #0xe08
  4069e0:	ldr	x0, [x21]
  4069e4:	mov	x1, x23
  4069e8:	bl	402690 <strstr@plt>
  4069ec:	cbz	x0, 406aec <ferror@plt+0x434c>
  4069f0:	mov	x28, x0
  4069f4:	add	x0, sp, #0x8
  4069f8:	mov	x1, sp
  4069fc:	mov	x2, x19
  406a00:	stp	xzr, xzr, [sp]
  406a04:	bl	402500 <getline@plt>
  406a08:	mov	x27, x0
  406a0c:	tbnz	x0, #63, 406a90 <ferror@plt+0x42f0>
  406a10:	ldr	w8, [x25]
  406a14:	mov	w1, #0x23                  	// #35
  406a18:	add	w8, w8, #0x1
  406a1c:	str	w8, [x25]
  406a20:	strb	wzr, [x28]
  406a24:	ldr	x0, [sp, #8]
  406a28:	bl	402580 <strchr@plt>
  406a2c:	cbz	x0, 406a34 <ferror@plt+0x4294>
  406a30:	strb	wzr, [x0]
  406a34:	ldr	x28, [x21]
  406a38:	mov	x0, x28
  406a3c:	bl	402120 <strlen@plt>
  406a40:	ldr	x8, [sp, #8]
  406a44:	mov	x24, x0
  406a48:	mov	x0, x8
  406a4c:	bl	402120 <strlen@plt>
  406a50:	add	x8, x24, x0
  406a54:	add	x1, x8, #0x1
  406a58:	mov	x0, x28
  406a5c:	str	x1, [x20]
  406a60:	bl	4023f0 <realloc@plt>
  406a64:	str	x0, [x21]
  406a68:	cbz	x0, 406abc <ferror@plt+0x431c>
  406a6c:	ldr	x1, [sp, #8]
  406a70:	add	x8, x22, x27
  406a74:	sub	x22, x8, #0x2
  406a78:	bl	402330 <strcat@plt>
  406a7c:	ldr	x0, [sp, #8]
  406a80:	bl	402520 <free@plt>
  406a84:	mov	w8, #0x1                   	// #1
  406a88:	tbnz	w8, #0, 4069e0 <ferror@plt+0x4240>
  406a8c:	b	406af0 <ferror@plt+0x4350>
  406a90:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  406a94:	ldr	x8, [x8, #3992]
  406a98:	adrp	x0, 40c000 <ferror@plt+0x9860>
  406a9c:	mov	w1, #0x1a                  	// #26
  406aa0:	mov	w2, #0x1                   	// #1
  406aa4:	ldr	x3, [x8]
  406aa8:	add	x0, x0, #0xe0b
  406aac:	bl	4025a0 <fwrite@plt>
  406ab0:	mov	w8, wzr
  406ab4:	mov	x26, x27
  406ab8:	b	406a88 <ferror@plt+0x42e8>
  406abc:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  406ac0:	ldr	x8, [x8, #3992]
  406ac4:	adrp	x0, 40c000 <ferror@plt+0x9860>
  406ac8:	mov	w1, #0xe                   	// #14
  406acc:	mov	w2, #0x1                   	// #1
  406ad0:	ldr	x3, [x8]
  406ad4:	add	x0, x0, #0xe26
  406ad8:	bl	4025a0 <fwrite@plt>
  406adc:	mov	w8, wzr
  406ae0:	str	xzr, [x20]
  406ae4:	mov	x26, #0xffffffffffffffff    	// #-1
  406ae8:	b	406a88 <ferror@plt+0x42e8>
  406aec:	mov	x26, x22
  406af0:	mov	x0, x26
  406af4:	ldp	x20, x19, [sp, #96]
  406af8:	ldp	x22, x21, [sp, #80]
  406afc:	ldp	x24, x23, [sp, #64]
  406b00:	ldp	x26, x25, [sp, #48]
  406b04:	ldp	x28, x27, [sp, #32]
  406b08:	ldp	x29, x30, [sp, #16]
  406b0c:	add	sp, sp, #0x70
  406b10:	ret
  406b14:	stp	x29, x30, [sp, #-64]!
  406b18:	stp	x24, x23, [sp, #16]
  406b1c:	stp	x22, x21, [sp, #32]
  406b20:	stp	x20, x19, [sp, #48]
  406b24:	ldrb	w8, [x0]
  406b28:	mov	x19, x1
  406b2c:	mov	x29, sp
  406b30:	cbz	w8, 406bc8 <ferror@plt+0x4428>
  406b34:	adrp	x21, 40c000 <ferror@plt+0x9860>
  406b38:	mov	x22, x0
  406b3c:	mov	w20, wzr
  406b40:	sub	w23, w2, #0x1
  406b44:	add	x21, x21, #0xa69
  406b48:	b	406b80 <ferror@plt+0x43e0>
  406b4c:	mov	x0, x22
  406b50:	mov	x1, x21
  406b54:	add	w24, w20, #0x1
  406b58:	str	x22, [x19, w20, sxtw #3]
  406b5c:	bl	4026c0 <strcspn@plt>
  406b60:	add	x0, x22, x0
  406b64:	ldrb	w8, [x0]
  406b68:	mov	w20, w24
  406b6c:	cbz	w8, 406bcc <ferror@plt+0x442c>
  406b70:	mov	x22, x0
  406b74:	ldrb	w8, [x22, #1]!
  406b78:	strb	wzr, [x0]
  406b7c:	cbz	w8, 406bcc <ferror@plt+0x442c>
  406b80:	mov	x0, x22
  406b84:	mov	x1, x21
  406b88:	bl	402570 <strspn@plt>
  406b8c:	add	x22, x22, x0
  406b90:	ldrb	w1, [x22]
  406b94:	cbz	w1, 406bcc <ferror@plt+0x442c>
  406b98:	cmp	w20, w23
  406b9c:	b.ge	406be8 <ferror@plt+0x4448>  // b.tcont
  406ba0:	cmp	w1, #0x27
  406ba4:	b.eq	406bb0 <ferror@plt+0x4410>  // b.none
  406ba8:	cmp	w1, #0x22
  406bac:	b.ne	406b4c <ferror@plt+0x43ac>  // b.any
  406bb0:	add	x0, x22, #0x1
  406bb4:	str	x0, [x19, w20, sxtw #3]
  406bb8:	bl	402580 <strchr@plt>
  406bbc:	cbz	x0, 406c00 <ferror@plt+0x4460>
  406bc0:	add	w20, w20, #0x1
  406bc4:	b	406b70 <ferror@plt+0x43d0>
  406bc8:	mov	w20, wzr
  406bcc:	str	xzr, [x19, w20, sxtw #3]
  406bd0:	mov	w0, w20
  406bd4:	ldp	x20, x19, [sp, #48]
  406bd8:	ldp	x22, x21, [sp, #32]
  406bdc:	ldp	x24, x23, [sp, #16]
  406be0:	ldp	x29, x30, [sp], #64
  406be4:	ret
  406be8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  406bec:	ldr	x8, [x8, #3992]
  406bf0:	adrp	x0, 40c000 <ferror@plt+0x9860>
  406bf4:	add	x0, x0, #0xe35
  406bf8:	mov	w1, #0x1e                  	// #30
  406bfc:	b	406c14 <ferror@plt+0x4474>
  406c00:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  406c04:	ldr	x8, [x8, #3992]
  406c08:	adrp	x0, 40c000 <ferror@plt+0x9860>
  406c0c:	add	x0, x0, #0xe54
  406c10:	mov	w1, #0x1b                  	// #27
  406c14:	ldr	x3, [x8]
  406c18:	mov	w2, #0x1                   	// #1
  406c1c:	bl	4025a0 <fwrite@plt>
  406c20:	mov	w0, #0x1                   	// #1
  406c24:	bl	402130 <exit@plt>
  406c28:	stp	x29, x30, [sp, #-48]!
  406c2c:	str	x21, [sp, #16]
  406c30:	stp	x20, x19, [sp, #32]
  406c34:	ldp	w8, w19, [x1, #16]
  406c38:	mov	x29, sp
  406c3c:	mov	x20, x0
  406c40:	add	x0, x29, #0x18
  406c44:	str	x8, [x29, #24]
  406c48:	bl	402260 <localtime@plt>
  406c4c:	bl	402650 <asctime@plt>
  406c50:	mov	x21, x0
  406c54:	bl	402120 <strlen@plt>
  406c58:	adrp	x1, 40c000 <ferror@plt+0x9860>
  406c5c:	add	x8, x0, x21
  406c60:	add	x1, x1, #0xe70
  406c64:	mov	x0, x20
  406c68:	mov	x2, x21
  406c6c:	mov	x3, x19
  406c70:	sturb	wzr, [x8, #-1]
  406c74:	bl	402760 <fprintf@plt>
  406c78:	ldp	x20, x19, [sp, #32]
  406c7c:	ldr	x21, [sp, #16]
  406c80:	ldp	x29, x30, [sp], #48
  406c84:	ret
  406c88:	stp	x29, x30, [sp, #-32]!
  406c8c:	str	x19, [sp, #16]
  406c90:	mov	x19, x1
  406c94:	adrp	x1, 40c000 <ferror@plt+0x9860>
  406c98:	mov	w2, w0
  406c9c:	add	x1, x1, #0x7a1
  406ca0:	mov	x0, x19
  406ca4:	mov	x29, sp
  406ca8:	bl	4021e0 <sprintf@plt>
  406cac:	mov	x0, x19
  406cb0:	ldr	x19, [sp, #16]
  406cb4:	ldp	x29, x30, [sp], #32
  406cb8:	ret
  406cbc:	stp	x29, x30, [sp, #-48]!
  406cc0:	stp	x20, x19, [sp, #32]
  406cc4:	mov	x20, x0
  406cc8:	mov	x0, x1
  406ccc:	str	x21, [sp, #16]
  406cd0:	mov	x29, sp
  406cd4:	mov	x19, x1
  406cd8:	bl	402120 <strlen@plt>
  406cdc:	cmp	x0, #0x17
  406ce0:	b.ne	406d60 <ferror@plt+0x45c0>  // b.any
  406ce4:	mov	w8, #0x2                   	// #2
  406ce8:	ldrb	w9, [x19, x8]
  406cec:	cmp	w9, #0x3a
  406cf0:	b.ne	406d60 <ferror@plt+0x45c0>  // b.any
  406cf4:	add	x8, x8, #0x3
  406cf8:	cmp	x8, #0x17
  406cfc:	b.ne	406ce8 <ferror@plt+0x4548>  // b.any
  406d00:	mov	w21, #0x38                  	// #56
  406d04:	str	xzr, [x20]
  406d08:	add	x1, x29, #0x18
  406d0c:	mov	w2, #0x10                  	// #16
  406d10:	mov	x0, x19
  406d14:	bl	402110 <strtoul@plt>
  406d18:	mov	x8, x0
  406d1c:	cmp	x0, #0xff
  406d20:	mov	w0, #0xffffffff            	// #-1
  406d24:	b.hi	406d64 <ferror@plt+0x45c4>  // b.pmore
  406d28:	ldr	x9, [x29, #24]
  406d2c:	add	x10, x19, #0x2
  406d30:	cmp	x10, x9
  406d34:	b.ne	406d64 <ferror@plt+0x45c4>  // b.any
  406d38:	ldr	x9, [x20]
  406d3c:	lsl	x8, x8, x21
  406d40:	sub	x21, x21, #0x8
  406d44:	cmn	x21, #0x8
  406d48:	orr	x8, x9, x8
  406d4c:	add	x19, x19, #0x3
  406d50:	str	x8, [x20]
  406d54:	b.ne	406d08 <ferror@plt+0x4568>  // b.any
  406d58:	mov	w0, wzr
  406d5c:	b	406d64 <ferror@plt+0x45c4>
  406d60:	mov	w0, #0xffffffff            	// #-1
  406d64:	ldp	x20, x19, [sp, #32]
  406d68:	ldr	x21, [sp, #16]
  406d6c:	ldp	x29, x30, [sp], #48
  406d70:	ret
  406d74:	cmp	w0, #0x5
  406d78:	mov	w0, w1
  406d7c:	b.ne	406d94 <ferror@plt+0x45f4>  // b.any
  406d80:	cmp	w0, #0x80
  406d84:	b.eq	406d98 <ferror@plt+0x45f8>  // b.none
  406d88:	cmp	w0, #0x81
  406d8c:	b.ne	406d94 <ferror@plt+0x45f4>  // b.any
  406d90:	mov	w0, #0xa                   	// #10
  406d94:	ret
  406d98:	mov	w0, #0x2                   	// #2
  406d9c:	ret
  406da0:	stp	x29, x30, [sp, #-64]!
  406da4:	stp	x28, x23, [sp, #16]
  406da8:	stp	x22, x21, [sp, #32]
  406dac:	stp	x20, x19, [sp, #48]
  406db0:	mov	x29, sp
  406db4:	sub	sp, sp, #0x9b0
  406db8:	ldr	x22, [x1, #184]
  406dbc:	mov	x19, x0
  406dc0:	cbz	x22, 406dd0 <ferror@plt+0x4630>
  406dc4:	mov	w20, #0xc0                  	// #192
  406dc8:	mov	x21, x19
  406dcc:	b	406de0 <ferror@plt+0x4640>
  406dd0:	ldr	x22, [x1, #56]
  406dd4:	cbz	x22, 406e48 <ferror@plt+0x46a8>
  406dd8:	sub	x21, x29, #0x60
  406ddc:	mov	w20, #0x60                  	// #96
  406de0:	ldrh	w8, [x22]
  406de4:	sub	x23, x8, #0x4
  406de8:	subs	w9, w20, w23
  406dec:	mov	w8, w20
  406df0:	b.le	406e08 <ferror@plt+0x4668>
  406df4:	add	x0, x21, x23
  406df8:	sxtw	x2, w9
  406dfc:	mov	w1, wzr
  406e00:	bl	402360 <memset@plt>
  406e04:	mov	w8, w23
  406e08:	add	x1, x22, #0x4
  406e0c:	sxtw	x2, w8
  406e10:	mov	x0, x21
  406e14:	bl	4020f0 <memcpy@plt>
  406e18:	cmp	x21, x19
  406e1c:	b.eq	406e2c <ferror@plt+0x468c>  // b.none
  406e20:	mov	x0, x19
  406e24:	mov	x1, x21
  406e28:	bl	406ee4 <ferror@plt+0x4744>
  406e2c:	mov	w0, w20
  406e30:	add	sp, sp, #0x9b0
  406e34:	ldp	x20, x19, [sp, #48]
  406e38:	ldp	x22, x21, [sp, #32]
  406e3c:	ldp	x28, x23, [sp, #16]
  406e40:	ldp	x29, x30, [sp], #64
  406e44:	ret
  406e48:	ldr	x2, [x1, #96]
  406e4c:	cbz	x2, 406e7c <ferror@plt+0x46dc>
  406e50:	ldrh	w8, [x2], #4
  406e54:	add	x0, sp, #0x8
  406e58:	mov	w1, #0x128                 	// #296
  406e5c:	sub	w3, w8, #0x4
  406e60:	bl	40b914 <ferror@plt+0x9174>
  406e64:	ldr	x1, [sp, #32]
  406e68:	cbz	x1, 406e74 <ferror@plt+0x46d4>
  406e6c:	mov	x0, x19
  406e70:	bl	406e84 <ferror@plt+0x46e4>
  406e74:	mov	w20, #0xc0                  	// #192
  406e78:	b	406e2c <ferror@plt+0x468c>
  406e7c:	mov	w20, #0xffffffff            	// #-1
  406e80:	b	406e2c <ferror@plt+0x468c>
  406e84:	movi	v0.2d, #0x0
  406e88:	stp	q0, q0, [x0, #160]
  406e8c:	stp	q0, q0, [x0, #128]
  406e90:	stp	q0, q0, [x0, #96]
  406e94:	stp	q0, q0, [x0, #64]
  406e98:	stp	q0, q0, [x0, #32]
  406e9c:	stp	q0, q0, [x0]
  406ea0:	ldur	x8, [x1, #12]
  406ea4:	str	x8, [x0]
  406ea8:	ldur	x8, [x1, #20]
  406eac:	str	x8, [x0, #16]
  406eb0:	ldur	x8, [x1, #44]
  406eb4:	str	x8, [x0, #8]
  406eb8:	ldur	x8, [x1, #52]
  406ebc:	str	x8, [x0, #24]
  406ec0:	ldur	x8, [x1, #108]
  406ec4:	str	x8, [x0, #32]
  406ec8:	ldur	x8, [x1, #116]
  406ecc:	str	x8, [x0, #40]
  406ed0:	ldur	x8, [x1, #188]
  406ed4:	str	x8, [x0, #64]
  406ed8:	ldur	x8, [x1, #252]
  406edc:	str	x8, [x0, #104]
  406ee0:	ret
  406ee4:	add	x8, x1, #0x60
  406ee8:	ldr	w9, [x1], #4
  406eec:	cmp	x1, x8
  406ef0:	str	x9, [x0], #8
  406ef4:	b.cc	406ee8 <ferror@plt+0x4748>  // b.lo, b.ul, b.last
  406ef8:	ret
  406efc:	stp	x29, x30, [sp, #-48]!
  406f00:	stp	x20, x19, [sp, #32]
  406f04:	mov	x19, x0
  406f08:	mov	x0, x1
  406f0c:	stp	x22, x21, [sp, #16]
  406f10:	mov	x29, sp
  406f14:	mov	x22, x2
  406f18:	mov	x21, x1
  406f1c:	bl	402120 <strlen@plt>
  406f20:	mov	x20, x0
  406f24:	cbz	x22, 406f48 <ferror@plt+0x47a8>
  406f28:	sub	x8, x22, #0x1
  406f2c:	cmp	x20, x8
  406f30:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  406f34:	mov	x0, x19
  406f38:	mov	x1, x21
  406f3c:	mov	x2, x22
  406f40:	bl	4020f0 <memcpy@plt>
  406f44:	strb	wzr, [x19, x22]
  406f48:	mov	x0, x20
  406f4c:	ldp	x20, x19, [sp, #32]
  406f50:	ldp	x22, x21, [sp, #16]
  406f54:	ldp	x29, x30, [sp], #48
  406f58:	ret
  406f5c:	stp	x29, x30, [sp, #-48]!
  406f60:	stp	x22, x21, [sp, #16]
  406f64:	stp	x20, x19, [sp, #32]
  406f68:	mov	x29, sp
  406f6c:	mov	x21, x2
  406f70:	mov	x20, x1
  406f74:	mov	x22, x0
  406f78:	bl	402120 <strlen@plt>
  406f7c:	mov	x19, x0
  406f80:	cmp	x0, x21
  406f84:	b.cs	406f9c <ferror@plt+0x47fc>  // b.hs, b.nlast
  406f88:	add	x0, x22, x19
  406f8c:	sub	x2, x21, x19
  406f90:	mov	x1, x20
  406f94:	bl	406efc <ferror@plt+0x475c>
  406f98:	b	406fa4 <ferror@plt+0x4804>
  406f9c:	mov	x0, x20
  406fa0:	bl	402120 <strlen@plt>
  406fa4:	add	x0, x0, x19
  406fa8:	ldp	x20, x19, [sp, #32]
  406fac:	ldp	x22, x21, [sp, #16]
  406fb0:	ldp	x29, x30, [sp], #48
  406fb4:	ret
  406fb8:	stp	x29, x30, [sp, #-32]!
  406fbc:	str	x19, [sp, #16]
  406fc0:	mov	x29, sp
  406fc4:	bl	4021f0 <getuid@plt>
  406fc8:	cbz	w0, 40701c <ferror@plt+0x487c>
  406fcc:	bl	4021a0 <geteuid@plt>
  406fd0:	cbz	w0, 40701c <ferror@plt+0x487c>
  406fd4:	bl	4024e0 <cap_get_proc@plt>
  406fd8:	cbz	x0, 407028 <ferror@plt+0x4888>
  406fdc:	add	x3, x29, #0x1c
  406fe0:	mov	w1, #0xc                   	// #12
  406fe4:	mov	w2, #0x2                   	// #2
  406fe8:	mov	x19, x0
  406fec:	bl	4023c0 <cap_get_flag@plt>
  406ff0:	cbnz	w0, 407028 <ferror@plt+0x4888>
  406ff4:	ldr	w8, [x29, #28]
  406ff8:	cbnz	w8, 407014 <ferror@plt+0x4874>
  406ffc:	mov	x0, x19
  407000:	bl	402610 <cap_clear@plt>
  407004:	cbnz	w0, 407028 <ferror@plt+0x4888>
  407008:	mov	x0, x19
  40700c:	bl	402410 <cap_set_proc@plt>
  407010:	cbnz	w0, 407028 <ferror@plt+0x4888>
  407014:	mov	x0, x19
  407018:	bl	402660 <cap_free@plt>
  40701c:	ldr	x19, [sp, #16]
  407020:	ldp	x29, x30, [sp], #32
  407024:	ret
  407028:	mov	w0, #0x1                   	// #1
  40702c:	bl	402130 <exit@plt>
  407030:	sub	sp, sp, #0x40
  407034:	str	x21, [sp, #40]
  407038:	mov	x21, x1
  40703c:	stp	x20, x19, [sp, #48]
  407040:	mov	x19, x0
  407044:	add	x1, sp, #0x8
  407048:	mov	x0, x21
  40704c:	str	d8, [sp, #16]
  407050:	stp	x29, x30, [sp, #24]
  407054:	add	x29, sp, #0x10
  407058:	bl	402190 <strtod@plt>
  40705c:	ldr	x20, [sp, #8]
  407060:	cmp	x20, x21
  407064:	b.eq	407128 <ferror@plt+0x4988>  // b.none
  407068:	ldrb	w8, [x20]
  40706c:	mov	v8.16b, v0.16b
  407070:	cbz	w8, 407140 <ferror@plt+0x49a0>
  407074:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407078:	add	x1, x1, #0xb1a
  40707c:	mov	x0, x20
  407080:	bl	4023e0 <strcasecmp@plt>
  407084:	cbz	w0, 407130 <ferror@plt+0x4990>
  407088:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40708c:	add	x1, x1, #0xb31
  407090:	mov	x0, x20
  407094:	bl	4023e0 <strcasecmp@plt>
  407098:	cbz	w0, 407130 <ferror@plt+0x4990>
  40709c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4070a0:	add	x1, x1, #0xb36
  4070a4:	mov	x0, x20
  4070a8:	bl	4023e0 <strcasecmp@plt>
  4070ac:	cbz	w0, 407130 <ferror@plt+0x4990>
  4070b0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4070b4:	add	x1, x1, #0xec0
  4070b8:	mov	x0, x20
  4070bc:	bl	4023e0 <strcasecmp@plt>
  4070c0:	cbz	w0, 407164 <ferror@plt+0x49c4>
  4070c4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4070c8:	add	x1, x1, #0xb30
  4070cc:	mov	x0, x20
  4070d0:	bl	4023e0 <strcasecmp@plt>
  4070d4:	cbz	w0, 407164 <ferror@plt+0x49c4>
  4070d8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4070dc:	add	x1, x1, #0xb35
  4070e0:	mov	x0, x20
  4070e4:	bl	4023e0 <strcasecmp@plt>
  4070e8:	cbz	w0, 407164 <ferror@plt+0x49c4>
  4070ec:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4070f0:	add	x1, x1, #0xed9
  4070f4:	mov	x0, x20
  4070f8:	bl	4023e0 <strcasecmp@plt>
  4070fc:	cbz	w0, 407140 <ferror@plt+0x49a0>
  407100:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407104:	add	x1, x1, #0xe86
  407108:	mov	x0, x20
  40710c:	bl	4023e0 <strcasecmp@plt>
  407110:	cbz	w0, 407140 <ferror@plt+0x49a0>
  407114:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407118:	add	x1, x1, #0xe8b
  40711c:	mov	x0, x20
  407120:	bl	4023e0 <strcasecmp@plt>
  407124:	cbz	w0, 407140 <ferror@plt+0x49a0>
  407128:	mov	w0, #0xffffffff            	// #-1
  40712c:	b	40714c <ferror@plt+0x49ac>
  407130:	mov	x8, #0x848000000000        	// #145685290680320
  407134:	movk	x8, #0x412e, lsl #48
  407138:	fmov	d0, x8
  40713c:	fmul	d8, d8, d0
  407140:	fcvtzu	w8, d8
  407144:	mov	w0, wzr
  407148:	str	w8, [x19]
  40714c:	ldp	x20, x19, [sp, #48]
  407150:	ldr	x21, [sp, #40]
  407154:	ldp	x29, x30, [sp, #24]
  407158:	ldr	d8, [sp, #16]
  40715c:	add	sp, sp, #0x40
  407160:	ret
  407164:	mov	x8, #0x400000000000        	// #70368744177664
  407168:	movk	x8, #0x408f, lsl #48
  40716c:	b	407138 <ferror@plt+0x4998>
  407170:	stp	x29, x30, [sp, #-32]!
  407174:	str	x19, [sp, #16]
  407178:	mov	x19, x1
  40717c:	mov	w1, w0
  407180:	mov	x0, x19
  407184:	mov	x29, sp
  407188:	bl	40719c <ferror@plt+0x49fc>
  40718c:	mov	x0, x19
  407190:	ldr	x19, [sp, #16]
  407194:	ldp	x29, x30, [sp], #32
  407198:	ret
  40719c:	stp	x29, x30, [sp, #-16]!
  4071a0:	mov	w8, #0x4240                	// #16960
  4071a4:	movk	w8, #0xf, lsl #16
  4071a8:	cmp	w1, w8
  4071ac:	ucvtf	d0, w1
  4071b0:	mov	x29, sp
  4071b4:	b.cc	4071d4 <ferror@plt+0x4a34>  // b.lo, b.ul, b.last
  4071b8:	mov	x8, #0x848000000000        	// #145685290680320
  4071bc:	movk	x8, #0x412e, lsl #48
  4071c0:	fmov	d1, x8
  4071c4:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4071c8:	fdiv	d0, d0, d1
  4071cc:	add	x2, x2, #0xeb6
  4071d0:	b	4071f8 <ferror@plt+0x4a58>
  4071d4:	mov	w3, w1
  4071d8:	cmp	w1, #0x3e8
  4071dc:	b.cc	407208 <ferror@plt+0x4a68>  // b.lo, b.ul, b.last
  4071e0:	mov	x8, #0x400000000000        	// #70368744177664
  4071e4:	movk	x8, #0x408f, lsl #48
  4071e8:	fmov	d1, x8
  4071ec:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4071f0:	fdiv	d0, d0, d1
  4071f4:	add	x2, x2, #0xebc
  4071f8:	mov	w1, #0x3f                  	// #63
  4071fc:	bl	402240 <snprintf@plt>
  407200:	ldp	x29, x30, [sp], #16
  407204:	ret
  407208:	adrp	x2, 40c000 <ferror@plt+0x9860>
  40720c:	add	x2, x2, #0xec3
  407210:	mov	w1, #0x3f                  	// #63
  407214:	bl	402240 <snprintf@plt>
  407218:	ldp	x29, x30, [sp], #16
  40721c:	ret
  407220:	sub	sp, sp, #0x40
  407224:	str	x21, [sp, #40]
  407228:	mov	x21, x1
  40722c:	stp	x20, x19, [sp, #48]
  407230:	mov	x19, x0
  407234:	add	x1, sp, #0x8
  407238:	mov	x0, x21
  40723c:	str	d8, [sp, #16]
  407240:	stp	x29, x30, [sp, #24]
  407244:	add	x29, sp, #0x10
  407248:	bl	402190 <strtod@plt>
  40724c:	ldr	x20, [sp, #8]
  407250:	cmp	x20, x21
  407254:	b.eq	407354 <ferror@plt+0x4bb4>  // b.none
  407258:	ldrb	w8, [x20]
  40725c:	mov	v8.16b, v0.16b
  407260:	cbz	w8, 40736c <ferror@plt+0x4bcc>
  407264:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407268:	add	x1, x1, #0xb1a
  40726c:	mov	x0, x20
  407270:	bl	4023e0 <strcasecmp@plt>
  407274:	cbz	w0, 40735c <ferror@plt+0x4bbc>
  407278:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40727c:	add	x1, x1, #0xb31
  407280:	mov	x0, x20
  407284:	bl	4023e0 <strcasecmp@plt>
  407288:	cbz	w0, 40735c <ferror@plt+0x4bbc>
  40728c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407290:	add	x1, x1, #0xb36
  407294:	mov	x0, x20
  407298:	bl	4023e0 <strcasecmp@plt>
  40729c:	cbz	w0, 40735c <ferror@plt+0x4bbc>
  4072a0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4072a4:	add	x1, x1, #0xec0
  4072a8:	mov	x0, x20
  4072ac:	bl	4023e0 <strcasecmp@plt>
  4072b0:	cbz	w0, 407390 <ferror@plt+0x4bf0>
  4072b4:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4072b8:	add	x1, x1, #0xb30
  4072bc:	mov	x0, x20
  4072c0:	bl	4023e0 <strcasecmp@plt>
  4072c4:	cbz	w0, 407390 <ferror@plt+0x4bf0>
  4072c8:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4072cc:	add	x1, x1, #0xb35
  4072d0:	mov	x0, x20
  4072d4:	bl	4023e0 <strcasecmp@plt>
  4072d8:	cbz	w0, 407390 <ferror@plt+0x4bf0>
  4072dc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4072e0:	add	x1, x1, #0xed9
  4072e4:	mov	x0, x20
  4072e8:	bl	4023e0 <strcasecmp@plt>
  4072ec:	cbz	w0, 40739c <ferror@plt+0x4bfc>
  4072f0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4072f4:	add	x1, x1, #0xe86
  4072f8:	mov	x0, x20
  4072fc:	bl	4023e0 <strcasecmp@plt>
  407300:	cbz	w0, 40739c <ferror@plt+0x4bfc>
  407304:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407308:	add	x1, x1, #0xe8b
  40730c:	mov	x0, x20
  407310:	bl	4023e0 <strcasecmp@plt>
  407314:	cbz	w0, 40739c <ferror@plt+0x4bfc>
  407318:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40731c:	add	x1, x1, #0xee0
  407320:	mov	x0, x20
  407324:	bl	4023e0 <strcasecmp@plt>
  407328:	cbz	w0, 40736c <ferror@plt+0x4bcc>
  40732c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407330:	add	x1, x1, #0xe91
  407334:	mov	x0, x20
  407338:	bl	4023e0 <strcasecmp@plt>
  40733c:	cbz	w0, 40736c <ferror@plt+0x4bcc>
  407340:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407344:	add	x1, x1, #0xe96
  407348:	mov	x0, x20
  40734c:	bl	4023e0 <strcasecmp@plt>
  407350:	cbz	w0, 40736c <ferror@plt+0x4bcc>
  407354:	mov	w0, #0xffffffff            	// #-1
  407358:	b	407378 <ferror@plt+0x4bd8>
  40735c:	mov	x8, #0xcd6500000000        	// #225833675390976
  407360:	movk	x8, #0x41cd, lsl #48
  407364:	fmov	d0, x8
  407368:	fmul	d8, d8, d0
  40736c:	fcvtzs	x8, d8
  407370:	mov	w0, wzr
  407374:	str	x8, [x19]
  407378:	ldp	x20, x19, [sp, #48]
  40737c:	ldr	x21, [sp, #40]
  407380:	ldp	x29, x30, [sp, #24]
  407384:	ldr	d8, [sp, #16]
  407388:	add	sp, sp, #0x40
  40738c:	ret
  407390:	mov	x8, #0x848000000000        	// #145685290680320
  407394:	movk	x8, #0x412e, lsl #48
  407398:	b	407364 <ferror@plt+0x4bc4>
  40739c:	mov	x8, #0x400000000000        	// #70368744177664
  4073a0:	movk	x8, #0x408f, lsl #48
  4073a4:	b	407364 <ferror@plt+0x4bc4>
  4073a8:	stp	x29, x30, [sp, #-32]!
  4073ac:	str	x19, [sp, #16]
  4073b0:	mov	x19, x1
  4073b4:	mov	x1, x0
  4073b8:	mov	x0, x19
  4073bc:	mov	x29, sp
  4073c0:	bl	4073d4 <ferror@plt+0x4c34>
  4073c4:	mov	x0, x19
  4073c8:	ldr	x19, [sp, #16]
  4073cc:	ldp	x29, x30, [sp], #32
  4073d0:	ret
  4073d4:	stp	x29, x30, [sp, #-16]!
  4073d8:	mov	w8, #0xca00                	// #51712
  4073dc:	movk	w8, #0x3b9a, lsl #16
  4073e0:	cmp	x1, x8
  4073e4:	scvtf	d0, x1
  4073e8:	mov	x29, sp
  4073ec:	b.lt	40740c <ferror@plt+0x4c6c>  // b.tstop
  4073f0:	mov	x8, #0xcd6500000000        	// #225833675390976
  4073f4:	movk	x8, #0x41cd, lsl #48
  4073f8:	fmov	d1, x8
  4073fc:	adrp	x2, 40c000 <ferror@plt+0x9860>
  407400:	fdiv	d0, d0, d1
  407404:	add	x2, x2, #0xec8
  407408:	b	40745c <ferror@plt+0x4cbc>
  40740c:	mov	w8, #0x4240                	// #16960
  407410:	movk	w8, #0xf, lsl #16
  407414:	mov	x3, x1
  407418:	cmp	x1, x8
  40741c:	b.lt	40743c <ferror@plt+0x4c9c>  // b.tstop
  407420:	mov	x8, #0x848000000000        	// #145685290680320
  407424:	movk	x8, #0x412e, lsl #48
  407428:	fmov	d1, x8
  40742c:	adrp	x2, 40c000 <ferror@plt+0x9860>
  407430:	fdiv	d0, d0, d1
  407434:	add	x2, x2, #0xece
  407438:	b	40745c <ferror@plt+0x4cbc>
  40743c:	cmp	x3, #0x3e8
  407440:	b.lt	40746c <ferror@plt+0x4ccc>  // b.tstop
  407444:	mov	x8, #0x400000000000        	// #70368744177664
  407448:	movk	x8, #0x408f, lsl #48
  40744c:	fmov	d1, x8
  407450:	adrp	x2, 40c000 <ferror@plt+0x9860>
  407454:	fdiv	d0, d0, d1
  407458:	add	x2, x2, #0xed5
  40745c:	mov	w1, #0x3f                  	// #63
  407460:	bl	402240 <snprintf@plt>
  407464:	ldp	x29, x30, [sp], #16
  407468:	ret
  40746c:	adrp	x2, 40c000 <ferror@plt+0x9860>
  407470:	add	x2, x2, #0xedc
  407474:	mov	w1, #0x3f                  	// #63
  407478:	bl	402240 <snprintf@plt>
  40747c:	ldp	x29, x30, [sp], #16
  407480:	ret
  407484:	stp	x29, x30, [sp, #-48]!
  407488:	str	x21, [sp, #16]
  40748c:	stp	x20, x19, [sp, #32]
  407490:	mov	x19, x1
  407494:	mov	x20, x0
  407498:	mov	x21, xzr
  40749c:	mov	x29, sp
  4074a0:	add	x1, x29, #0x18
  4074a4:	mov	x0, x19
  4074a8:	mov	w2, wzr
  4074ac:	bl	402110 <strtoul@plt>
  4074b0:	cmp	x0, #0xff
  4074b4:	mov	w8, #0x1                   	// #1
  4074b8:	b.hi	4074f4 <ferror@plt+0x4d54>  // b.pmore
  4074bc:	ldr	x9, [x29, #24]
  4074c0:	cmp	x9, x19
  4074c4:	b.eq	4074f4 <ferror@plt+0x4d54>  // b.none
  4074c8:	strb	w0, [x20, x21]
  4074cc:	ldrb	w8, [x9]
  4074d0:	cbz	w8, 407508 <ferror@plt+0x4d68>
  4074d4:	cmp	x21, #0x3
  4074d8:	cset	w10, ne  // ne = any
  4074dc:	cmp	w8, #0x2e
  4074e0:	cset	w8, eq  // eq = none
  4074e4:	and	w11, w10, w8
  4074e8:	tst	w10, w8
  4074ec:	csinc	x19, x19, x9, eq  // eq = none
  4074f0:	eor	w8, w11, #0x1
  4074f4:	cbnz	w8, 407510 <ferror@plt+0x4d70>
  4074f8:	add	x21, x21, #0x1
  4074fc:	cmp	x21, #0x4
  407500:	b.ne	4074a0 <ferror@plt+0x4d00>  // b.any
  407504:	b	407518 <ferror@plt+0x4d78>
  407508:	mov	w8, #0x2                   	// #2
  40750c:	cbz	w8, 4074f8 <ferror@plt+0x4d58>
  407510:	cmp	w8, #0x2
  407514:	b.ne	407520 <ferror@plt+0x4d80>  // b.any
  407518:	mov	w0, #0x1                   	// #1
  40751c:	b	407524 <ferror@plt+0x4d84>
  407520:	mov	w0, #0xffffffff            	// #-1
  407524:	ldp	x20, x19, [sp, #32]
  407528:	ldr	x21, [sp, #16]
  40752c:	ldp	x29, x30, [sp], #48
  407530:	ret
  407534:	ldrb	w8, [x0]
  407538:	cbz	w8, 407558 <ferror@plt+0x4db8>
  40753c:	add	x9, x0, #0x1
  407540:	mov	w0, #0x1505                	// #5381
  407544:	add	w10, w0, w0, lsl #5
  407548:	add	w0, w10, w8, uxtb
  40754c:	ldrb	w8, [x9], #1
  407550:	cbnz	w8, 407544 <ferror@plt+0x4da4>
  407554:	ret
  407558:	mov	w0, #0x1505                	// #5381
  40755c:	ret
  407560:	sub	sp, sp, #0x1f0
  407564:	stp	x29, x30, [sp, #432]
  407568:	stp	x22, x21, [sp, #464]
  40756c:	stp	x20, x19, [sp, #480]
  407570:	ldrh	w19, [x0, #4]
  407574:	str	x28, [sp, #448]
  407578:	add	x29, sp, #0x1b0
  40757c:	and	w8, w19, #0xfffe
  407580:	cmp	w8, #0x10
  407584:	b.ne	407604 <ferror@plt+0x4e64>  // b.any
  407588:	ldr	w8, [x0]
  40758c:	mov	x22, x0
  407590:	subs	w21, w8, #0x20
  407594:	b.cs	4075a0 <ferror@plt+0x4e00>  // b.hs, b.nlast
  407598:	mov	w0, #0xffffffff            	// #-1
  40759c:	b	407608 <ferror@plt+0x4e68>
  4075a0:	ldr	w0, [x22, #20]
  4075a4:	bl	407620 <ferror@plt+0x4e80>
  4075a8:	cmp	w19, #0x11
  4075ac:	mov	x19, x0
  4075b0:	b.ne	4075c4 <ferror@plt+0x4e24>  // b.any
  4075b4:	cbz	x19, 407604 <ferror@plt+0x4e64>
  4075b8:	mov	x0, x19
  4075bc:	bl	40765c <ferror@plt+0x4ebc>
  4075c0:	b	407604 <ferror@plt+0x4e64>
  4075c4:	add	x2, x22, #0x20
  4075c8:	mov	x0, sp
  4075cc:	mov	w1, #0x35                  	// #53
  4075d0:	mov	w4, #0x8000                	// #32768
  4075d4:	mov	w3, w21
  4075d8:	add	x20, x22, #0x10
  4075dc:	bl	40b930 <ferror@plt+0x9190>
  4075e0:	cbz	x19, 4075f8 <ferror@plt+0x4e58>
  4075e4:	mov	x2, sp
  4075e8:	mov	x0, x19
  4075ec:	mov	x1, x20
  4075f0:	bl	407688 <ferror@plt+0x4ee8>
  4075f4:	b	407604 <ferror@plt+0x4e64>
  4075f8:	mov	x1, sp
  4075fc:	mov	x0, x20
  407600:	bl	4076e4 <ferror@plt+0x4f44>
  407604:	mov	w0, wzr
  407608:	ldp	x20, x19, [sp, #480]
  40760c:	ldp	x22, x21, [sp, #464]
  407610:	ldr	x28, [sp, #448]
  407614:	ldp	x29, x30, [sp, #432]
  407618:	add	sp, sp, #0x1f0
  40761c:	ret
  407620:	adrp	x9, 41e000 <ferror@plt+0x1b860>
  407624:	and	w8, w0, #0x3ff
  407628:	add	x9, x9, #0xde0
  40762c:	ldr	x9, [x9, w8, uxtw #3]
  407630:	cbz	x9, 40764c <ferror@plt+0x4eac>
  407634:	ldr	w10, [x9, #36]
  407638:	cmp	w10, w0
  40763c:	csel	x8, x9, x8, eq  // eq = none
  407640:	b.eq	407654 <ferror@plt+0x4eb4>  // b.none
  407644:	ldr	x9, [x9]
  407648:	cbnz	x9, 407634 <ferror@plt+0x4e94>
  40764c:	mov	x0, xzr
  407650:	ret
  407654:	mov	x0, x8
  407658:	ret
  40765c:	stp	x29, x30, [sp, #-32]!
  407660:	str	x19, [sp, #16]
  407664:	mov	x29, sp
  407668:	mov	x19, x0
  40766c:	bl	407b48 <ferror@plt+0x53a8>
  407670:	mov	w1, #0x1                   	// #1
  407674:	mov	x0, x19
  407678:	bl	407b84 <ferror@plt+0x53e4>
  40767c:	ldr	x19, [sp, #16]
  407680:	ldp	x29, x30, [sp], #32
  407684:	ret
  407688:	stp	x29, x30, [sp, #-48]!
  40768c:	stp	x20, x19, [sp, #32]
  407690:	ldr	x8, [x2, #24]
  407694:	str	x21, [sp, #16]
  407698:	mov	x19, x2
  40769c:	mov	x20, x1
  4076a0:	mov	x21, x0
  4076a4:	mov	x29, sp
  4076a8:	cbz	x8, 4076c4 <ferror@plt+0x4f24>
  4076ac:	mov	x0, x8
  4076b0:	bl	407c58 <ferror@plt+0x54b8>
  4076b4:	mov	x2, x0
  4076b8:	mov	x0, x21
  4076bc:	mov	x1, x20
  4076c0:	bl	407bf4 <ferror@plt+0x5454>
  4076c4:	mov	x0, x21
  4076c8:	mov	x1, x20
  4076cc:	mov	x2, x19
  4076d0:	bl	407c60 <ferror@plt+0x54c0>
  4076d4:	ldp	x20, x19, [sp, #32]
  4076d8:	ldr	x21, [sp, #16]
  4076dc:	ldp	x29, x30, [sp], #48
  4076e0:	ret
  4076e4:	stp	x29, x30, [sp, #-32]!
  4076e8:	stp	x20, x19, [sp, #16]
  4076ec:	ldr	x8, [x1, #24]
  4076f0:	mov	x29, sp
  4076f4:	cbz	x8, 407728 <ferror@plt+0x4f88>
  4076f8:	mov	x20, x0
  4076fc:	mov	x0, x8
  407700:	mov	x19, x1
  407704:	bl	407c58 <ferror@plt+0x54b8>
  407708:	mov	x1, x0
  40770c:	mov	x0, x20
  407710:	mov	x2, xzr
  407714:	bl	407dfc <ferror@plt+0x565c>
  407718:	cbz	x0, 407728 <ferror@plt+0x4f88>
  40771c:	mov	x1, x20
  407720:	mov	x2, x19
  407724:	bl	407d5c <ferror@plt+0x55bc>
  407728:	ldp	x20, x19, [sp, #16]
  40772c:	ldp	x29, x30, [sp], #32
  407730:	ret
  407734:	stp	x29, x30, [sp, #-32]!
  407738:	str	x19, [sp, #16]
  40773c:	adrp	x19, 41e000 <ferror@plt+0x1b860>
  407740:	add	x19, x19, #0xdb8
  407744:	adrp	x2, 40c000 <ferror@plt+0x9860>
  407748:	mov	w3, w0
  40774c:	add	x2, x2, #0xee3
  407750:	mov	w1, #0x10                  	// #16
  407754:	mov	x0, x19
  407758:	mov	x29, sp
  40775c:	bl	402240 <snprintf@plt>
  407760:	mov	x0, x19
  407764:	ldr	x19, [sp, #16]
  407768:	ldp	x29, x30, [sp], #32
  40776c:	ret
  407770:	stp	x29, x30, [sp, #-32]!
  407774:	stp	x20, x19, [sp, #16]
  407778:	mov	x29, sp
  40777c:	cbz	w0, 407794 <ferror@plt+0x4ff4>
  407780:	mov	w19, w0
  407784:	bl	407620 <ferror@plt+0x4e80>
  407788:	cbz	x0, 4077a0 <ferror@plt+0x5000>
  40778c:	add	x20, x0, #0x40
  407790:	b	4077f4 <ferror@plt+0x5054>
  407794:	adrp	x20, 40c000 <ferror@plt+0x9860>
  407798:	add	x20, x20, #0xee8
  40779c:	b	4077f4 <ferror@plt+0x5054>
  4077a0:	mov	w1, w19
  4077a4:	bl	407804 <ferror@plt+0x5064>
  4077a8:	cmp	w0, w19
  4077ac:	b.ne	4077bc <ferror@plt+0x501c>  // b.any
  4077b0:	mov	w0, w19
  4077b4:	bl	407620 <ferror@plt+0x4e80>
  4077b8:	cbnz	x0, 40778c <ferror@plt+0x4fec>
  4077bc:	adrp	x20, 41e000 <ferror@plt+0x1b860>
  4077c0:	add	x20, x20, #0xdc8
  4077c4:	mov	w0, w19
  4077c8:	mov	x1, x20
  4077cc:	bl	402350 <if_indextoname@plt>
  4077d0:	cbnz	x0, 4077f4 <ferror@plt+0x5054>
  4077d4:	adrp	x20, 41e000 <ferror@plt+0x1b860>
  4077d8:	add	x20, x20, #0xdc8
  4077dc:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4077e0:	add	x2, x2, #0xee3
  4077e4:	mov	w1, #0x10                  	// #16
  4077e8:	mov	x0, x20
  4077ec:	mov	w3, w19
  4077f0:	bl	402240 <snprintf@plt>
  4077f4:	mov	x0, x20
  4077f8:	ldp	x20, x19, [sp, #16]
  4077fc:	ldp	x29, x30, [sp], #32
  407800:	ret
  407804:	stp	x29, x30, [sp, #-48]!
  407808:	str	x28, [sp, #16]
  40780c:	stp	x20, x19, [sp, #32]
  407810:	mov	x29, sp
  407814:	sub	sp, sp, #0x460
  407818:	mov	w20, w1
  40781c:	mov	x19, x0
  407820:	add	x0, sp, #0x40
  407824:	mov	w2, #0x420                 	// #1056
  407828:	mov	w1, wzr
  40782c:	bl	402360 <memset@plt>
  407830:	mov	x8, #0x20                  	// #32
  407834:	movk	x8, #0x12, lsl #32
  407838:	movk	x8, #0x1, lsl #48
  40783c:	movi	v0.2d, #0x0
  407840:	mov	x0, sp
  407844:	mov	w1, wzr
  407848:	str	w20, [sp, #84]
  40784c:	str	xzr, [sp, #48]
  407850:	str	x8, [sp, #64]
  407854:	stp	q0, q0, [sp, #16]
  407858:	str	q0, [sp]
  40785c:	bl	409dec <ferror@plt+0x764c>
  407860:	tbnz	w0, #31, 4078ec <ferror@plt+0x514c>
  407864:	add	x0, sp, #0x40
  407868:	mov	w1, #0x420                 	// #1056
  40786c:	mov	w2, #0x1d                  	// #29
  407870:	mov	w3, #0x9                   	// #9
  407874:	bl	40b4c4 <ferror@plt+0x8d24>
  407878:	cbz	x19, 4078b4 <ferror@plt+0x5114>
  40787c:	mov	x0, x19
  407880:	bl	405b84 <ferror@plt+0x33e4>
  407884:	cmp	w0, #0x0
  407888:	mov	w8, #0x35                  	// #53
  40788c:	mov	w9, #0x3                   	// #3
  407890:	mov	x0, x19
  407894:	csel	w20, w9, w8, eq  // eq = none
  407898:	bl	402120 <strlen@plt>
  40789c:	add	w4, w0, #0x1
  4078a0:	add	x0, sp, #0x40
  4078a4:	mov	w1, #0x420                 	// #1056
  4078a8:	mov	w2, w20
  4078ac:	mov	x3, x19
  4078b0:	bl	40b3e4 <ferror@plt+0x8c44>
  4078b4:	mov	x0, sp
  4078b8:	add	x1, sp, #0x40
  4078bc:	add	x2, x29, #0x18
  4078c0:	bl	40aeb0 <ferror@plt+0x8710>
  4078c4:	tbnz	w0, #31, 4078f4 <ferror@plt+0x5154>
  4078c8:	ldr	x0, [x29, #24]
  4078cc:	bl	407560 <ferror@plt+0x4dc0>
  4078d0:	mov	w19, w0
  4078d4:	cbnz	w0, 4078e0 <ferror@plt+0x5140>
  4078d8:	ldr	x8, [x29, #24]
  4078dc:	ldr	w19, [x8, #20]
  4078e0:	ldr	x0, [x29, #24]
  4078e4:	bl	402520 <free@plt>
  4078e8:	b	4078f8 <ferror@plt+0x5158>
  4078ec:	mov	w19, wzr
  4078f0:	b	407900 <ferror@plt+0x5160>
  4078f4:	mov	w19, wzr
  4078f8:	mov	x0, sp
  4078fc:	bl	409c1c <ferror@plt+0x747c>
  407900:	mov	w0, w19
  407904:	add	sp, sp, #0x460
  407908:	ldp	x20, x19, [sp, #32]
  40790c:	ldr	x28, [sp, #16]
  407910:	ldp	x29, x30, [sp], #48
  407914:	ret
  407918:	stp	x29, x30, [sp, #-16]!
  40791c:	mov	x29, sp
  407920:	cbz	w0, 407938 <ferror@plt+0x5198>
  407924:	bl	407620 <ferror@plt+0x4e80>
  407928:	cbz	x0, 407938 <ferror@plt+0x5198>
  40792c:	ldrh	w0, [x0, #40]
  407930:	ldp	x29, x30, [sp], #16
  407934:	ret
  407938:	mov	w0, #0xffffffff            	// #-1
  40793c:	ldp	x29, x30, [sp], #16
  407940:	ret
  407944:	stp	x29, x30, [sp, #-16]!
  407948:	mov	x29, sp
  40794c:	cbz	w0, 40795c <ferror@plt+0x51bc>
  407950:	bl	407620 <ferror@plt+0x4e80>
  407954:	cbz	x0, 407964 <ferror@plt+0x51c4>
  407958:	ldr	w0, [x0, #32]
  40795c:	ldp	x29, x30, [sp], #16
  407960:	ret
  407964:	mov	w0, #0xffffffff            	// #-1
  407968:	ldp	x29, x30, [sp], #16
  40796c:	ret
  407970:	stp	x29, x30, [sp, #-32]!
  407974:	str	x19, [sp, #16]
  407978:	mov	x29, sp
  40797c:	cbz	x0, 4079a8 <ferror@plt+0x5208>
  407980:	mov	x19, x0
  407984:	bl	4079cc <ferror@plt+0x522c>
  407988:	cbz	x0, 407994 <ferror@plt+0x51f4>
  40798c:	ldr	w0, [x0, #36]
  407990:	b	4079a8 <ferror@plt+0x5208>
  407994:	mov	x0, x19
  407998:	mov	w1, wzr
  40799c:	bl	407804 <ferror@plt+0x5064>
  4079a0:	cbz	w0, 4079b4 <ferror@plt+0x5214>
  4079a4:	cbz	w0, 4079c0 <ferror@plt+0x5220>
  4079a8:	ldr	x19, [sp, #16]
  4079ac:	ldp	x29, x30, [sp], #32
  4079b0:	ret
  4079b4:	mov	x0, x19
  4079b8:	bl	402670 <if_nametoindex@plt>
  4079bc:	cbnz	w0, 4079a8 <ferror@plt+0x5208>
  4079c0:	mov	x0, x19
  4079c4:	bl	407a34 <ferror@plt+0x5294>
  4079c8:	b	4079a8 <ferror@plt+0x5208>
  4079cc:	stp	x29, x30, [sp, #-48]!
  4079d0:	str	x21, [sp, #16]
  4079d4:	stp	x20, x19, [sp, #32]
  4079d8:	mov	x29, sp
  4079dc:	mov	x19, x0
  4079e0:	bl	407534 <ferror@plt+0x4d94>
  4079e4:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c68>
  4079e8:	and	w8, w0, #0x3ff
  4079ec:	add	x9, x9, #0xde0
  4079f0:	ldr	x21, [x9, w8, uxtw #3]
  4079f4:	cbz	x21, 407a1c <ferror@plt+0x527c>
  4079f8:	add	x0, x21, #0x30
  4079fc:	mov	x1, x19
  407a00:	bl	4024b0 <strcmp@plt>
  407a04:	sub	x8, x21, #0x10
  407a08:	cmp	w0, #0x0
  407a0c:	csel	x20, x8, x20, eq  // eq = none
  407a10:	cbz	w0, 407a20 <ferror@plt+0x5280>
  407a14:	ldr	x21, [x21]
  407a18:	cbnz	x21, 4079f8 <ferror@plt+0x5258>
  407a1c:	mov	x20, xzr
  407a20:	mov	x0, x20
  407a24:	ldp	x20, x19, [sp, #32]
  407a28:	ldr	x21, [sp, #16]
  407a2c:	ldp	x29, x30, [sp], #48
  407a30:	ret
  407a34:	sub	sp, sp, #0x20
  407a38:	stp	x29, x30, [sp, #16]
  407a3c:	add	x29, sp, #0x10
  407a40:	adrp	x1, 40c000 <ferror@plt+0x9860>
  407a44:	add	x1, x1, #0xee3
  407a48:	sub	x2, x29, #0x4
  407a4c:	bl	4026a0 <__isoc99_sscanf@plt>
  407a50:	ldur	w8, [x29, #-4]
  407a54:	ldp	x29, x30, [sp, #16]
  407a58:	cmp	w0, #0x1
  407a5c:	csel	w0, w8, wzr, eq  // eq = none
  407a60:	add	sp, sp, #0x20
  407a64:	ret
  407a68:	stp	x29, x30, [sp, #-32]!
  407a6c:	str	x19, [sp, #16]
  407a70:	mov	x29, sp
  407a74:	bl	407620 <ferror@plt+0x4e80>
  407a78:	cbz	x0, 407a94 <ferror@plt+0x52f4>
  407a7c:	mov	x19, x0
  407a80:	bl	407aa0 <ferror@plt+0x5300>
  407a84:	add	x0, x19, #0x10
  407a88:	bl	407aa0 <ferror@plt+0x5300>
  407a8c:	mov	x0, x19
  407a90:	bl	402520 <free@plt>
  407a94:	ldr	x19, [sp, #16]
  407a98:	ldp	x29, x30, [sp], #32
  407a9c:	ret
  407aa0:	ldp	x8, x9, [x0]
  407aa4:	str	x8, [x9]
  407aa8:	cbz	x8, 407ab0 <ferror@plt+0x5310>
  407aac:	str	x9, [x8, #8]
  407ab0:	ret
  407ab4:	stp	x29, x30, [sp, #-32]!
  407ab8:	stp	x20, x19, [sp, #16]
  407abc:	adrp	x20, 41e000 <ferror@plt+0x1b860>
  407ac0:	ldrb	w8, [x20, #3544]
  407ac4:	mov	x29, sp
  407ac8:	tbnz	w8, #0, 407b00 <ferror@plt+0x5360>
  407acc:	mov	w1, wzr
  407ad0:	mov	x19, x0
  407ad4:	bl	40a290 <ferror@plt+0x7af0>
  407ad8:	tbnz	w0, #31, 407b0c <ferror@plt+0x536c>
  407adc:	adrp	x1, 41d000 <ferror@plt+0x1a860>
  407ae0:	ldr	x1, [x1, #4008]
  407ae4:	mov	x0, x19
  407ae8:	mov	x2, xzr
  407aec:	mov	w3, wzr
  407af0:	bl	40a764 <ferror@plt+0x7fc4>
  407af4:	tbnz	w0, #31, 407b20 <ferror@plt+0x5380>
  407af8:	mov	w8, #0x1                   	// #1
  407afc:	strb	w8, [x20, #3544]
  407b00:	ldp	x20, x19, [sp, #16]
  407b04:	ldp	x29, x30, [sp], #32
  407b08:	ret
  407b0c:	adrp	x0, 40c000 <ferror@plt+0x9860>
  407b10:	add	x0, x0, #0x7ab
  407b14:	bl	402140 <perror@plt>
  407b18:	mov	w0, #0x1                   	// #1
  407b1c:	bl	402130 <exit@plt>
  407b20:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  407b24:	ldr	x8, [x8, #3992]
  407b28:	adrp	x0, 40c000 <ferror@plt+0x9860>
  407b2c:	add	x0, x0, #0x7c4
  407b30:	mov	w1, #0x10                  	// #16
  407b34:	ldr	x3, [x8]
  407b38:	mov	w2, #0x1                   	// #1
  407b3c:	bl	4025a0 <fwrite@plt>
  407b40:	mov	w0, #0x1                   	// #1
  407b44:	bl	402130 <exit@plt>
  407b48:	stp	x29, x30, [sp, #-32]!
  407b4c:	stp	x20, x19, [sp, #16]
  407b50:	ldr	x20, [x0, #48]
  407b54:	mov	x29, sp
  407b58:	mov	x19, x0
  407b5c:	sub	x0, x20, #0x30
  407b60:	cmp	x0, x19
  407b64:	b.eq	407b78 <ferror@plt+0x53d8>  // b.none
  407b68:	ldr	x20, [x20]
  407b6c:	mov	w1, wzr
  407b70:	bl	407b84 <ferror@plt+0x53e4>
  407b74:	b	407b5c <ferror@plt+0x53bc>
  407b78:	ldp	x20, x19, [sp, #16]
  407b7c:	ldp	x29, x30, [sp], #32
  407b80:	ret
  407b84:	stp	x29, x30, [sp, #-32]!
  407b88:	stp	x20, x19, [sp, #16]
  407b8c:	mov	x19, x0
  407b90:	add	x0, x0, #0x10
  407b94:	mov	x29, sp
  407b98:	mov	w20, w1
  407b9c:	bl	407aa0 <ferror@plt+0x5300>
  407ba0:	tbz	w20, #0, 407bb0 <ferror@plt+0x5410>
  407ba4:	mov	x0, x19
  407ba8:	bl	407aa0 <ferror@plt+0x5300>
  407bac:	b	407bb8 <ferror@plt+0x5418>
  407bb0:	add	x0, x19, #0x30
  407bb4:	bl	407bcc <ferror@plt+0x542c>
  407bb8:	mov	x0, x19
  407bbc:	bl	402520 <free@plt>
  407bc0:	ldp	x20, x19, [sp, #16]
  407bc4:	ldp	x29, x30, [sp], #32
  407bc8:	ret
  407bcc:	stp	x29, x30, [sp, #-16]!
  407bd0:	ldp	x1, x8, [x0]
  407bd4:	mov	x29, sp
  407bd8:	mov	x0, x8
  407bdc:	bl	407be8 <ferror@plt+0x5448>
  407be0:	ldp	x29, x30, [sp], #16
  407be4:	ret
  407be8:	str	x0, [x1, #8]
  407bec:	str	x1, [x0]
  407bf0:	ret
  407bf4:	stp	x29, x30, [sp, #-32]!
  407bf8:	stp	x20, x19, [sp, #16]
  407bfc:	ldr	w8, [x1, #8]
  407c00:	mov	x20, x0
  407c04:	mov	x1, x2
  407c08:	mov	x29, sp
  407c0c:	str	w8, [x0, #32]
  407c10:	add	x0, x0, #0x40
  407c14:	mov	x19, x2
  407c18:	bl	4024b0 <strcmp@plt>
  407c1c:	cbz	w0, 407c4c <ferror@plt+0x54ac>
  407c20:	add	x20, x20, #0x10
  407c24:	mov	x0, x20
  407c28:	bl	407aa0 <ferror@plt+0x5300>
  407c2c:	mov	x0, x19
  407c30:	bl	407534 <ferror@plt+0x4d94>
  407c34:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c68>
  407c38:	and	w8, w0, #0x3ff
  407c3c:	add	x9, x9, #0xde0
  407c40:	add	x1, x9, w8, uxtw #3
  407c44:	mov	x0, x20
  407c48:	bl	407d40 <ferror@plt+0x55a0>
  407c4c:	ldp	x20, x19, [sp, #16]
  407c50:	ldp	x29, x30, [sp], #32
  407c54:	ret
  407c58:	add	x0, x0, #0x4
  407c5c:	ret
  407c60:	stp	x29, x30, [sp, #-80]!
  407c64:	stp	x24, x23, [sp, #32]
  407c68:	stp	x22, x21, [sp, #48]
  407c6c:	stp	x20, x19, [sp, #64]
  407c70:	ldr	x8, [x2, #416]
  407c74:	mov	x21, x0
  407c78:	str	x25, [sp, #16]
  407c7c:	mov	x29, sp
  407c80:	cbz	x8, 407d20 <ferror@plt+0x5580>
  407c84:	ldrh	w9, [x8]
  407c88:	mov	x19, x2
  407c8c:	mov	x20, x1
  407c90:	cmp	w9, #0x8
  407c94:	b.cc	407d04 <ferror@plt+0x5564>  // b.lo, b.ul, b.last
  407c98:	ldr	x10, [x21, #48]
  407c9c:	add	x22, x8, #0x4
  407ca0:	sub	w23, w9, #0x4
  407ca4:	sub	x24, x10, #0x30
  407ca8:	b	407ccc <ferror@plt+0x552c>
  407cac:	ldr	x8, [x24, #48]
  407cb0:	sub	x24, x8, #0x30
  407cb4:	add	w8, w25, #0x3
  407cb8:	and	x8, x8, #0x1fffc
  407cbc:	sub	w23, w23, w8
  407cc0:	cmp	w23, #0x3
  407cc4:	add	x22, x22, x8
  407cc8:	b.le	407d04 <ferror@plt+0x5564>
  407ccc:	ldrh	w25, [x22]
  407cd0:	cmp	w25, #0x4
  407cd4:	b.cc	407d04 <ferror@plt+0x5564>  // b.lo, b.ul, b.last
  407cd8:	cmp	w23, w25
  407cdc:	b.lt	407d04 <ferror@plt+0x5564>  // b.tstop
  407ce0:	ldrh	w8, [x22, #2]
  407ce4:	cmp	w8, #0x35
  407ce8:	b.ne	407cb4 <ferror@plt+0x5514>  // b.any
  407cec:	cbz	x24, 407d04 <ferror@plt+0x5564>
  407cf0:	mov	x0, x22
  407cf4:	bl	407c58 <ferror@plt+0x54b8>
  407cf8:	add	x1, x24, #0x40
  407cfc:	bl	4024b0 <strcmp@plt>
  407d00:	cbz	w0, 407cac <ferror@plt+0x550c>
  407d04:	mov	x0, x21
  407d08:	bl	407b48 <ferror@plt+0x53a8>
  407d0c:	mov	x0, x21
  407d10:	mov	x1, x20
  407d14:	mov	x2, x19
  407d18:	bl	407d5c <ferror@plt+0x55bc>
  407d1c:	b	407d28 <ferror@plt+0x5588>
  407d20:	mov	x0, x21
  407d24:	bl	407b48 <ferror@plt+0x53a8>
  407d28:	ldp	x20, x19, [sp, #64]
  407d2c:	ldp	x22, x21, [sp, #48]
  407d30:	ldp	x24, x23, [sp, #32]
  407d34:	ldr	x25, [sp, #16]
  407d38:	ldp	x29, x30, [sp], #80
  407d3c:	ret
  407d40:	ldr	x8, [x1]
  407d44:	str	x8, [x0]
  407d48:	cbz	x8, 407d50 <ferror@plt+0x55b0>
  407d4c:	str	x0, [x8, #8]
  407d50:	str	x0, [x1]
  407d54:	str	x1, [x0, #8]
  407d58:	ret
  407d5c:	stp	x29, x30, [sp, #-48]!
  407d60:	stp	x22, x21, [sp, #16]
  407d64:	stp	x20, x19, [sp, #32]
  407d68:	ldr	x8, [x2, #416]
  407d6c:	mov	x29, sp
  407d70:	cbz	x8, 407dec <ferror@plt+0x564c>
  407d74:	ldrh	w9, [x8]
  407d78:	cmp	w9, #0x8
  407d7c:	b.cc	407dec <ferror@plt+0x564c>  // b.lo, b.ul, b.last
  407d80:	mov	x19, x1
  407d84:	mov	x20, x0
  407d88:	add	x21, x8, #0x4
  407d8c:	sub	w22, w9, #0x4
  407d90:	b	407db0 <ferror@plt+0x5610>
  407d94:	ldrh	w8, [x21]
  407d98:	add	w8, w8, #0x3
  407d9c:	and	x8, x8, #0x1fffc
  407da0:	sub	w22, w22, w8
  407da4:	cmp	w22, #0x3
  407da8:	add	x21, x21, x8
  407dac:	b.le	407dec <ferror@plt+0x564c>
  407db0:	ldrh	w8, [x21]
  407db4:	cmp	w8, #0x4
  407db8:	b.cc	407dec <ferror@plt+0x564c>  // b.lo, b.ul, b.last
  407dbc:	cmp	w22, w8
  407dc0:	b.lt	407dec <ferror@plt+0x564c>  // b.tstop
  407dc4:	ldrh	w8, [x21, #2]
  407dc8:	cmp	w8, #0x35
  407dcc:	b.ne	407d94 <ferror@plt+0x55f4>  // b.any
  407dd0:	mov	x0, x21
  407dd4:	bl	407c58 <ferror@plt+0x54b8>
  407dd8:	mov	x1, x0
  407ddc:	mov	x0, x19
  407de0:	mov	x2, x20
  407de4:	bl	407dfc <ferror@plt+0x565c>
  407de8:	b	407d94 <ferror@plt+0x55f4>
  407dec:	ldp	x20, x19, [sp, #32]
  407df0:	ldp	x22, x21, [sp, #16]
  407df4:	ldp	x29, x30, [sp], #48
  407df8:	ret
  407dfc:	stp	x29, x30, [sp, #-48]!
  407e00:	stp	x22, x21, [sp, #16]
  407e04:	mov	x22, x0
  407e08:	mov	x0, x1
  407e0c:	stp	x20, x19, [sp, #32]
  407e10:	mov	x29, sp
  407e14:	mov	x21, x2
  407e18:	mov	x20, x1
  407e1c:	bl	402120 <strlen@plt>
  407e20:	add	x0, x0, #0x41
  407e24:	bl	4022d0 <malloc@plt>
  407e28:	mov	x19, x0
  407e2c:	cbz	x0, 407eac <ferror@plt+0x570c>
  407e30:	ldr	w8, [x22, #4]
  407e34:	add	x0, x19, #0x40
  407e38:	mov	x1, x20
  407e3c:	str	w8, [x19, #36]
  407e40:	bl	4025e0 <strcpy@plt>
  407e44:	ldrh	w8, [x22, #2]
  407e48:	strh	w8, [x19, #40]
  407e4c:	ldr	w8, [x22, #8]
  407e50:	str	w8, [x19, #32]
  407e54:	cbz	x21, 407e68 <ferror@plt+0x56c8>
  407e58:	add	x0, x19, #0x30
  407e5c:	add	x1, x21, #0x30
  407e60:	bl	407ec0 <ferror@plt+0x5720>
  407e64:	b	407e8c <ferror@plt+0x56ec>
  407e68:	ldr	w8, [x22, #4]
  407e6c:	adrp	x9, 41e000 <ferror@plt+0x1b860>
  407e70:	add	x9, x9, #0xde0
  407e74:	mov	x0, x19
  407e78:	and	x8, x8, #0x3ff
  407e7c:	add	x1, x9, x8, lsl #3
  407e80:	bl	407d40 <ferror@plt+0x55a0>
  407e84:	add	x0, x19, #0x30
  407e88:	bl	407edc <ferror@plt+0x573c>
  407e8c:	mov	x0, x20
  407e90:	bl	407534 <ferror@plt+0x4d94>
  407e94:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c68>
  407e98:	and	w8, w0, #0x3ff
  407e9c:	add	x9, x9, #0xde0
  407ea0:	add	x0, x19, #0x10
  407ea4:	add	x1, x9, w8, uxtw #3
  407ea8:	bl	407d40 <ferror@plt+0x55a0>
  407eac:	mov	x0, x19
  407eb0:	ldp	x20, x19, [sp, #32]
  407eb4:	ldp	x22, x21, [sp, #16]
  407eb8:	ldp	x29, x30, [sp], #48
  407ebc:	ret
  407ec0:	stp	x29, x30, [sp, #-16]!
  407ec4:	mov	x2, x1
  407ec8:	ldr	x1, [x1, #8]
  407ecc:	mov	x29, sp
  407ed0:	bl	407ee4 <ferror@plt+0x5744>
  407ed4:	ldp	x29, x30, [sp], #16
  407ed8:	ret
  407edc:	stp	x0, x0, [x0]
  407ee0:	ret
  407ee4:	str	x0, [x2, #8]
  407ee8:	stp	x2, x1, [x0]
  407eec:	str	x0, [x1]
  407ef0:	ret
  407ef4:	stp	x29, x30, [sp, #-80]!
  407ef8:	stp	x22, x21, [sp, #48]
  407efc:	stp	x20, x19, [sp, #64]
  407f00:	mov	w20, w4
  407f04:	mov	x19, x3
  407f08:	mov	w22, w1
  407f0c:	cmp	w1, #0x10
  407f10:	mov	x21, x0
  407f14:	stp	x26, x25, [sp, #16]
  407f18:	stp	x24, x23, [sp, #32]
  407f1c:	mov	x29, sp
  407f20:	b.eq	407f5c <ferror@plt+0x57bc>  // b.none
  407f24:	cmp	w22, #0x4
  407f28:	b.ne	407fa0 <ferror@plt+0x5800>  // b.any
  407f2c:	sub	w8, w2, #0x300
  407f30:	cmp	w8, #0xa
  407f34:	b.hi	407f54 <ferror@plt+0x57b4>  // b.pmore
  407f38:	mov	w9, #0x1                   	// #1
  407f3c:	lsl	w8, w9, w8
  407f40:	mov	w9, #0x501                 	// #1281
  407f44:	tst	w8, w9
  407f48:	b.eq	407f54 <ferror@plt+0x57b4>  // b.none
  407f4c:	mov	w0, #0x2                   	// #2
  407f50:	b	407f70 <ferror@plt+0x57d0>
  407f54:	cmp	w22, #0x10
  407f58:	b.ne	407fa0 <ferror@plt+0x5800>  // b.any
  407f5c:	cmp	w2, #0x337
  407f60:	b.eq	407f6c <ferror@plt+0x57cc>  // b.none
  407f64:	cmp	w2, #0x301
  407f68:	b.ne	407fa0 <ferror@plt+0x5800>  // b.any
  407f6c:	mov	w0, #0xa                   	// #10
  407f70:	mov	x1, x21
  407f74:	mov	x2, x19
  407f78:	mov	w3, w20
  407f7c:	bl	402790 <inet_ntop@plt>
  407f80:	mov	x19, x0
  407f84:	mov	x0, x19
  407f88:	ldp	x20, x19, [sp, #64]
  407f8c:	ldp	x22, x21, [sp, #48]
  407f90:	ldp	x24, x23, [sp, #32]
  407f94:	ldp	x26, x25, [sp, #16]
  407f98:	ldp	x29, x30, [sp], #80
  407f9c:	ret
  407fa0:	ldrb	w3, [x21]
  407fa4:	adrp	x2, 40c000 <ferror@plt+0x9860>
  407fa8:	sxtw	x1, w20
  407fac:	add	x2, x2, #0xeeb
  407fb0:	mov	x0, x19
  407fb4:	bl	402240 <snprintf@plt>
  407fb8:	cmp	w22, #0x2
  407fbc:	b.lt	407f84 <ferror@plt+0x57e4>  // b.tstop
  407fc0:	cmp	w20, #0x3
  407fc4:	b.lt	407f84 <ferror@plt+0x57e4>  // b.tstop
  407fc8:	sxtw	x23, w22
  407fcc:	adrp	x22, 40c000 <ferror@plt+0x9860>
  407fd0:	sub	w24, w20, #0x2
  407fd4:	mov	w25, #0x2                   	// #2
  407fd8:	mov	w26, #0x1                   	// #1
  407fdc:	add	x22, x22, #0xeea
  407fe0:	ldrb	w3, [x21, x26]
  407fe4:	add	x0, x19, x25
  407fe8:	sxtw	x1, w24
  407fec:	mov	x2, x22
  407ff0:	bl	402240 <snprintf@plt>
  407ff4:	add	x26, x26, #0x1
  407ff8:	cmp	x26, x23
  407ffc:	b.ge	407f84 <ferror@plt+0x57e4>  // b.tcont
  408000:	add	x25, x25, #0x3
  408004:	cmp	w25, w20
  408008:	sub	w24, w24, #0x3
  40800c:	b.lt	407fe0 <ferror@plt+0x5840>  // b.tstop
  408010:	b	407f84 <ferror@plt+0x57e4>
  408014:	sub	sp, sp, #0x170
  408018:	stp	x22, x21, [sp, #336]
  40801c:	stp	x20, x19, [sp, #352]
  408020:	mov	w21, w1
  408024:	mov	x20, x0
  408028:	mov	w1, #0x2e                  	// #46
  40802c:	mov	x0, x2
  408030:	stp	x29, x30, [sp, #272]
  408034:	str	x28, [sp, #288]
  408038:	stp	x26, x25, [sp, #304]
  40803c:	stp	x24, x23, [sp, #320]
  408040:	add	x29, sp, #0x110
  408044:	mov	x19, x2
  408048:	bl	402580 <strchr@plt>
  40804c:	cbz	x0, 408074 <ferror@plt+0x58d4>
  408050:	add	x0, sp, #0x8
  408054:	mov	w2, #0x2                   	// #2
  408058:	mov	x1, x19
  40805c:	bl	405358 <ferror@plt+0x2bb8>
  408060:	cbnz	w0, 408160 <ferror@plt+0x59c0>
  408064:	cmp	w21, #0x4
  408068:	b.ge	408128 <ferror@plt+0x5988>  // b.tcont
  40806c:	mov	w0, #0xffffffff            	// #-1
  408070:	b	408140 <ferror@plt+0x59a0>
  408074:	cmp	w21, #0x1
  408078:	b.lt	408138 <ferror@plt+0x5998>  // b.tstop
  40807c:	adrp	x26, 41d000 <ferror@plt+0x1a860>
  408080:	ldr	x26, [x26, #3992]
  408084:	mov	w24, w21
  408088:	adrp	x21, 40c000 <ferror@plt+0x9860>
  40808c:	adrp	x22, 40c000 <ferror@plt+0x9860>
  408090:	mov	x25, xzr
  408094:	add	x21, x21, #0xf09
  408098:	add	x22, x22, #0xef0
  40809c:	mov	w1, #0x3a                  	// #58
  4080a0:	mov	x0, x19
  4080a4:	bl	402580 <strchr@plt>
  4080a8:	mov	x23, x0
  4080ac:	cbz	x0, 4080b4 <ferror@plt+0x5914>
  4080b0:	strb	wzr, [x23], #1
  4080b4:	add	x2, sp, #0x8
  4080b8:	mov	x0, x19
  4080bc:	mov	x1, x21
  4080c0:	bl	4026a0 <__isoc99_sscanf@plt>
  4080c4:	cmp	w0, #0x1
  4080c8:	b.ne	408100 <ferror@plt+0x5960>  // b.any
  4080cc:	ldr	w8, [sp, #8]
  4080d0:	cmp	w8, #0x100
  4080d4:	b.cs	408100 <ferror@plt+0x5960>  // b.hs, b.nlast
  4080d8:	cmp	x23, #0x0
  4080dc:	strb	w8, [x20, x25]
  4080e0:	cset	w8, eq  // eq = none
  4080e4:	csel	x19, x19, x23, eq  // eq = none
  4080e8:	lsl	w8, w8, #1
  4080ec:	cbnz	w8, 408118 <ferror@plt+0x5978>
  4080f0:	add	x25, x25, #0x1
  4080f4:	cmp	x24, x25
  4080f8:	b.ne	40809c <ferror@plt+0x58fc>  // b.any
  4080fc:	b	40813c <ferror@plt+0x599c>
  408100:	ldr	x0, [x26]
  408104:	mov	x1, x22
  408108:	mov	x2, x19
  40810c:	bl	402760 <fprintf@plt>
  408110:	mov	w8, #0x1                   	// #1
  408114:	cbz	w8, 4080f0 <ferror@plt+0x5950>
  408118:	cmp	w8, #0x2
  40811c:	b.ne	40806c <ferror@plt+0x58cc>  // b.any
  408120:	mov	w24, w25
  408124:	b	40813c <ferror@plt+0x599c>
  408128:	ldr	w8, [sp, #16]
  40812c:	mov	w0, #0x4                   	// #4
  408130:	str	w8, [x20]
  408134:	b	408140 <ferror@plt+0x59a0>
  408138:	mov	w24, wzr
  40813c:	add	w0, w24, #0x1
  408140:	ldp	x20, x19, [sp, #352]
  408144:	ldp	x22, x21, [sp, #336]
  408148:	ldp	x24, x23, [sp, #320]
  40814c:	ldp	x26, x25, [sp, #304]
  408150:	ldr	x28, [sp, #288]
  408154:	ldp	x29, x30, [sp, #272]
  408158:	add	sp, sp, #0x170
  40815c:	ret
  408160:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  408164:	ldr	x8, [x8, #3992]
  408168:	adrp	x1, 40c000 <ferror@plt+0x9860>
  40816c:	add	x1, x1, #0xef0
  408170:	mov	x2, x19
  408174:	ldr	x0, [x8]
  408178:	bl	402760 <fprintf@plt>
  40817c:	b	40806c <ferror@plt+0x58cc>
  408180:	stp	x29, x30, [sp, #-32]!
  408184:	str	x19, [sp, #16]
  408188:	mov	x19, x0
  40818c:	mov	w0, #0x10                  	// #16
  408190:	mov	x29, sp
  408194:	bl	4022d0 <malloc@plt>
  408198:	cbz	x0, 4081a8 <ferror@plt+0x5a08>
  40819c:	str	x19, [x0]
  4081a0:	str	wzr, [x0, #8]
  4081a4:	strh	wzr, [x0, #12]
  4081a8:	ldr	x19, [sp, #16]
  4081ac:	ldp	x29, x30, [sp], #32
  4081b0:	ret
  4081b4:	stp	x29, x30, [sp, #-32]!
  4081b8:	stp	x20, x19, [sp, #16]
  4081bc:	ldr	x20, [x0]
  4081c0:	mov	x29, sp
  4081c4:	ldr	w8, [x20, #8]
  4081c8:	cbnz	w8, 4081fc <ferror@plt+0x5a5c>
  4081cc:	ldr	x1, [x20]
  4081d0:	mov	x19, x0
  4081d4:	mov	w0, #0xa                   	// #10
  4081d8:	bl	402220 <fputc@plt>
  4081dc:	ldr	x0, [x20]
  4081e0:	bl	4025d0 <fflush@plt>
  4081e4:	mov	x0, x20
  4081e8:	bl	402520 <free@plt>
  4081ec:	str	xzr, [x19]
  4081f0:	ldp	x20, x19, [sp, #16]
  4081f4:	ldp	x29, x30, [sp], #32
  4081f8:	ret
  4081fc:	adrp	x0, 40c000 <ferror@plt+0x9860>
  408200:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408204:	adrp	x3, 40c000 <ferror@plt+0x9860>
  408208:	add	x0, x0, #0xf34
  40820c:	add	x1, x1, #0xf45
  408210:	add	x3, x3, #0xf53
  408214:	mov	w2, #0x6e                  	// #110
  408218:	bl	4026f0 <__assert_fail@plt>
  40821c:	and	w8, w1, #0x1
  408220:	strb	w8, [x0, #12]
  408224:	ret
  408228:	stp	x29, x30, [sp, #-32]!
  40822c:	stp	x20, x19, [sp, #16]
  408230:	mov	x29, sp
  408234:	mov	x20, x1
  408238:	mov	x19, x0
  40823c:	bl	408284 <ferror@plt+0x5ae4>
  408240:	mov	x0, x19
  408244:	bl	4082b8 <ferror@plt+0x5b18>
  408248:	mov	x0, x19
  40824c:	mov	x1, x20
  408250:	strb	wzr, [x19, #13]
  408254:	bl	4082f0 <ferror@plt+0x5b50>
  408258:	ldr	x1, [x19]
  40825c:	mov	w0, #0x3a                  	// #58
  408260:	bl	402200 <putc@plt>
  408264:	ldrb	w8, [x19, #12]
  408268:	cbz	w8, 408278 <ferror@plt+0x5ad8>
  40826c:	ldr	x1, [x19]
  408270:	mov	w0, #0x20                  	// #32
  408274:	bl	402200 <putc@plt>
  408278:	ldp	x20, x19, [sp, #16]
  40827c:	ldp	x29, x30, [sp], #32
  408280:	ret
  408284:	stp	x29, x30, [sp, #-32]!
  408288:	str	x19, [sp, #16]
  40828c:	mov	x19, x0
  408290:	ldrb	w0, [x0, #13]
  408294:	mov	x29, sp
  408298:	cbz	w0, 4082a4 <ferror@plt+0x5b04>
  40829c:	ldr	x1, [x19]
  4082a0:	bl	402200 <putc@plt>
  4082a4:	mov	w8, #0x2c                  	// #44
  4082a8:	strb	w8, [x19, #13]
  4082ac:	ldr	x19, [sp, #16]
  4082b0:	ldp	x29, x30, [sp], #32
  4082b4:	ret
  4082b8:	stp	x29, x30, [sp, #-32]!
  4082bc:	ldrb	w8, [x0, #12]
  4082c0:	str	x19, [sp, #16]
  4082c4:	mov	x29, sp
  4082c8:	cbz	w8, 4082e4 <ferror@plt+0x5b44>
  4082cc:	ldr	x1, [x0]
  4082d0:	mov	x19, x0
  4082d4:	mov	w0, #0xa                   	// #10
  4082d8:	bl	402200 <putc@plt>
  4082dc:	mov	x0, x19
  4082e0:	bl	408ac4 <ferror@plt+0x6324>
  4082e4:	ldr	x19, [sp, #16]
  4082e8:	ldp	x29, x30, [sp], #32
  4082ec:	ret
  4082f0:	stp	x29, x30, [sp, #-96]!
  4082f4:	stp	x28, x27, [sp, #16]
  4082f8:	stp	x26, x25, [sp, #32]
  4082fc:	stp	x24, x23, [sp, #48]
  408300:	stp	x22, x21, [sp, #64]
  408304:	stp	x20, x19, [sp, #80]
  408308:	ldr	x8, [x0]
  40830c:	mov	x19, x0
  408310:	mov	x20, x1
  408314:	mov	w0, #0x22                  	// #34
  408318:	mov	x1, x8
  40831c:	mov	x29, sp
  408320:	bl	402200 <putc@plt>
  408324:	adrp	x21, 40c000 <ferror@plt+0x9860>
  408328:	adrp	x22, 40c000 <ferror@plt+0x9860>
  40832c:	adrp	x23, 40c000 <ferror@plt+0x9860>
  408330:	adrp	x24, 40c000 <ferror@plt+0x9860>
  408334:	adrp	x25, 40c000 <ferror@plt+0x9860>
  408338:	adrp	x26, 40c000 <ferror@plt+0x9860>
  40833c:	adrp	x27, 40c000 <ferror@plt+0x9860>
  408340:	adrp	x28, 40c000 <ferror@plt+0x9860>
  408344:	add	x21, x21, #0xf0c
  408348:	add	x22, x22, #0xfad
  40834c:	add	x23, x23, #0xfa1
  408350:	add	x24, x24, #0xfa4
  408354:	add	x25, x25, #0xfaa
  408358:	add	x26, x26, #0xfa7
  40835c:	add	x27, x27, #0xfb3
  408360:	add	x28, x28, #0xfb6
  408364:	b	408374 <ferror@plt+0x5bd4>
  408368:	ldr	x1, [x19]
  40836c:	bl	402200 <putc@plt>
  408370:	add	x20, x20, #0x1
  408374:	ldrb	w0, [x20]
  408378:	cmp	w0, #0x27
  40837c:	b.hi	4083ac <ferror@plt+0x5c0c>  // b.pmore
  408380:	adr	x8, 408368 <ferror@plt+0x5bc8>
  408384:	ldrb	w9, [x21, x0]
  408388:	add	x8, x8, x9, lsl #2
  40838c:	br	x8
  408390:	ldr	x3, [x19]
  408394:	mov	w1, #0x2                   	// #2
  408398:	mov	w2, #0x1                   	// #1
  40839c:	mov	x0, x22
  4083a0:	bl	4025a0 <fwrite@plt>
  4083a4:	add	x20, x20, #0x1
  4083a8:	b	408374 <ferror@plt+0x5bd4>
  4083ac:	cmp	w0, #0x5c
  4083b0:	b.ne	408368 <ferror@plt+0x5bc8>  // b.any
  4083b4:	ldr	x3, [x19]
  4083b8:	adrp	x0, 40c000 <ferror@plt+0x9860>
  4083bc:	mov	w1, #0x2                   	// #2
  4083c0:	mov	w2, #0x1                   	// #1
  4083c4:	add	x0, x0, #0xfb0
  4083c8:	bl	4025a0 <fwrite@plt>
  4083cc:	add	x20, x20, #0x1
  4083d0:	b	408374 <ferror@plt+0x5bd4>
  4083d4:	ldr	x3, [x19]
  4083d8:	mov	w1, #0x2                   	// #2
  4083dc:	mov	w2, #0x1                   	// #1
  4083e0:	mov	x0, x23
  4083e4:	bl	4025a0 <fwrite@plt>
  4083e8:	add	x20, x20, #0x1
  4083ec:	b	408374 <ferror@plt+0x5bd4>
  4083f0:	ldr	x3, [x19]
  4083f4:	mov	w1, #0x2                   	// #2
  4083f8:	mov	w2, #0x1                   	// #1
  4083fc:	mov	x0, x24
  408400:	bl	4025a0 <fwrite@plt>
  408404:	add	x20, x20, #0x1
  408408:	b	408374 <ferror@plt+0x5bd4>
  40840c:	ldr	x3, [x19]
  408410:	mov	w1, #0x2                   	// #2
  408414:	mov	w2, #0x1                   	// #1
  408418:	mov	x0, x25
  40841c:	bl	4025a0 <fwrite@plt>
  408420:	add	x20, x20, #0x1
  408424:	b	408374 <ferror@plt+0x5bd4>
  408428:	ldr	x3, [x19]
  40842c:	mov	w1, #0x2                   	// #2
  408430:	mov	w2, #0x1                   	// #1
  408434:	mov	x0, x26
  408438:	bl	4025a0 <fwrite@plt>
  40843c:	add	x20, x20, #0x1
  408440:	b	408374 <ferror@plt+0x5bd4>
  408444:	ldr	x3, [x19]
  408448:	mov	w1, #0x2                   	// #2
  40844c:	mov	w2, #0x1                   	// #1
  408450:	mov	x0, x27
  408454:	bl	4025a0 <fwrite@plt>
  408458:	add	x20, x20, #0x1
  40845c:	b	408374 <ferror@plt+0x5bd4>
  408460:	ldr	x3, [x19]
  408464:	mov	w1, #0x2                   	// #2
  408468:	mov	w2, #0x1                   	// #1
  40846c:	mov	x0, x28
  408470:	bl	4025a0 <fwrite@plt>
  408474:	add	x20, x20, #0x1
  408478:	b	408374 <ferror@plt+0x5bd4>
  40847c:	ldr	x1, [x19]
  408480:	mov	w0, #0x22                  	// #34
  408484:	bl	402200 <putc@plt>
  408488:	ldp	x20, x19, [sp, #80]
  40848c:	ldp	x22, x21, [sp, #64]
  408490:	ldp	x24, x23, [sp, #48]
  408494:	ldp	x26, x25, [sp, #32]
  408498:	ldp	x28, x27, [sp, #16]
  40849c:	ldp	x29, x30, [sp], #96
  4084a0:	ret
  4084a4:	sub	sp, sp, #0x120
  4084a8:	stp	x29, x30, [sp, #240]
  4084ac:	add	x29, sp, #0xf0
  4084b0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4084b4:	mov	x9, sp
  4084b8:	sub	x10, x29, #0x70
  4084bc:	movk	x8, #0xff80, lsl #32
  4084c0:	add	x11, x29, #0x30
  4084c4:	add	x9, x9, #0x80
  4084c8:	add	x10, x10, #0x30
  4084cc:	str	x28, [sp, #256]
  4084d0:	stp	x20, x19, [sp, #272]
  4084d4:	mov	x19, x1
  4084d8:	mov	x20, x0
  4084dc:	stp	x2, x3, [x29, #-112]
  4084e0:	stp	x4, x5, [x29, #-96]
  4084e4:	stp	x6, x7, [x29, #-80]
  4084e8:	stp	q1, q2, [sp, #16]
  4084ec:	stp	q3, q4, [sp, #48]
  4084f0:	str	q0, [sp]
  4084f4:	stp	q5, q6, [sp, #80]
  4084f8:	str	q7, [sp, #112]
  4084fc:	stp	x9, x8, [x29, #-16]
  408500:	stp	x11, x10, [x29, #-32]
  408504:	bl	408284 <ferror@plt+0x5ae4>
  408508:	ldp	q0, q1, [x29, #-32]
  40850c:	ldr	x0, [x20]
  408510:	sub	x2, x29, #0x40
  408514:	mov	x1, x19
  408518:	stp	q0, q1, [x29, #-64]
  40851c:	bl	4026d0 <vfprintf@plt>
  408520:	ldp	x20, x19, [sp, #272]
  408524:	ldr	x28, [sp, #256]
  408528:	ldp	x29, x30, [sp, #240]
  40852c:	add	sp, sp, #0x120
  408530:	ret
  408534:	stp	x29, x30, [sp, #-16]!
  408538:	mov	w1, #0x7b                  	// #123
  40853c:	mov	x29, sp
  408540:	bl	40854c <ferror@plt+0x5dac>
  408544:	ldp	x29, x30, [sp], #16
  408548:	ret
  40854c:	stp	x29, x30, [sp, #-32]!
  408550:	stp	x20, x19, [sp, #16]
  408554:	mov	x29, sp
  408558:	mov	w19, w1
  40855c:	mov	x20, x0
  408560:	bl	408284 <ferror@plt+0x5ae4>
  408564:	ldr	x1, [x20]
  408568:	mov	w0, w19
  40856c:	bl	402200 <putc@plt>
  408570:	ldr	w8, [x20, #8]
  408574:	strb	wzr, [x20, #13]
  408578:	add	w8, w8, #0x1
  40857c:	str	w8, [x20, #8]
  408580:	ldp	x20, x19, [sp, #16]
  408584:	ldp	x29, x30, [sp], #32
  408588:	ret
  40858c:	stp	x29, x30, [sp, #-16]!
  408590:	mov	w1, #0x7d                  	// #125
  408594:	mov	x29, sp
  408598:	bl	4085a4 <ferror@plt+0x5e04>
  40859c:	ldp	x29, x30, [sp], #16
  4085a0:	ret
  4085a4:	stp	x29, x30, [sp, #-32]!
  4085a8:	stp	x20, x19, [sp, #16]
  4085ac:	ldr	w8, [x0, #8]
  4085b0:	mov	x29, sp
  4085b4:	cbz	w8, 4085f8 <ferror@plt+0x5e58>
  4085b8:	ldrb	w9, [x0, #13]
  4085bc:	mov	x19, x0
  4085c0:	mov	w20, w1
  4085c4:	sub	w8, w8, #0x1
  4085c8:	str	w8, [x0, #8]
  4085cc:	cbz	w9, 4085d8 <ferror@plt+0x5e38>
  4085d0:	mov	x0, x19
  4085d4:	bl	4082b8 <ferror@plt+0x5b18>
  4085d8:	ldr	x1, [x19]
  4085dc:	mov	w0, w20
  4085e0:	bl	402200 <putc@plt>
  4085e4:	mov	w8, #0x2c                  	// #44
  4085e8:	strb	w8, [x19, #13]
  4085ec:	ldp	x20, x19, [sp, #16]
  4085f0:	ldp	x29, x30, [sp], #32
  4085f4:	ret
  4085f8:	adrp	x0, 40c000 <ferror@plt+0x9860>
  4085fc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408600:	adrp	x3, 40c000 <ferror@plt+0x9860>
  408604:	add	x0, x0, #0xfb9
  408608:	add	x1, x1, #0xf45
  40860c:	add	x3, x3, #0xfc9
  408610:	mov	w2, #0x85                  	// #133
  408614:	bl	4026f0 <__assert_fail@plt>
  408618:	stp	x29, x30, [sp, #-32]!
  40861c:	mov	w1, #0x5b                  	// #91
  408620:	str	x19, [sp, #16]
  408624:	mov	x29, sp
  408628:	mov	x19, x0
  40862c:	bl	40854c <ferror@plt+0x5dac>
  408630:	ldrb	w8, [x19, #12]
  408634:	cbz	w8, 408644 <ferror@plt+0x5ea4>
  408638:	ldr	x1, [x19]
  40863c:	mov	w0, #0x20                  	// #32
  408640:	bl	402200 <putc@plt>
  408644:	ldr	x19, [sp, #16]
  408648:	ldp	x29, x30, [sp], #32
  40864c:	ret
  408650:	stp	x29, x30, [sp, #-32]!
  408654:	ldrb	w8, [x0, #12]
  408658:	str	x19, [sp, #16]
  40865c:	mov	x19, x0
  408660:	mov	x29, sp
  408664:	cbz	w8, 40867c <ferror@plt+0x5edc>
  408668:	ldrb	w8, [x19, #13]
  40866c:	cbz	w8, 40867c <ferror@plt+0x5edc>
  408670:	ldr	x1, [x19]
  408674:	mov	w0, #0x20                  	// #32
  408678:	bl	402200 <putc@plt>
  40867c:	mov	w1, #0x5d                  	// #93
  408680:	mov	x0, x19
  408684:	strb	wzr, [x19, #13]
  408688:	bl	4085a4 <ferror@plt+0x5e04>
  40868c:	ldr	x19, [sp, #16]
  408690:	ldp	x29, x30, [sp], #32
  408694:	ret
  408698:	stp	x29, x30, [sp, #-32]!
  40869c:	stp	x20, x19, [sp, #16]
  4086a0:	mov	x29, sp
  4086a4:	mov	x19, x1
  4086a8:	mov	x20, x0
  4086ac:	bl	408284 <ferror@plt+0x5ae4>
  4086b0:	mov	x0, x20
  4086b4:	mov	x1, x19
  4086b8:	bl	4082f0 <ferror@plt+0x5b50>
  4086bc:	ldp	x20, x19, [sp, #16]
  4086c0:	ldp	x29, x30, [sp], #32
  4086c4:	ret
  4086c8:	stp	x29, x30, [sp, #-16]!
  4086cc:	adrp	x8, 40c000 <ferror@plt+0x9860>
  4086d0:	adrp	x9, 40c000 <ferror@plt+0x9860>
  4086d4:	add	x8, x8, #0xf7d
  4086d8:	add	x9, x9, #0xf78
  4086dc:	tst	w1, #0x1
  4086e0:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4086e4:	csel	x2, x9, x8, ne  // ne = any
  4086e8:	add	x1, x1, #0xb19
  4086ec:	mov	x29, sp
  4086f0:	bl	4084a4 <ferror@plt+0x5d04>
  4086f4:	ldp	x29, x30, [sp], #16
  4086f8:	ret
  4086fc:	stp	x29, x30, [sp, #-16]!
  408700:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408704:	add	x1, x1, #0xf83
  408708:	mov	x29, sp
  40870c:	bl	4084a4 <ferror@plt+0x5d04>
  408710:	ldp	x29, x30, [sp], #16
  408714:	ret
  408718:	stp	x29, x30, [sp, #-16]!
  40871c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408720:	add	x1, x1, #0xf88
  408724:	mov	x29, sp
  408728:	bl	4084a4 <ferror@plt+0x5d04>
  40872c:	ldp	x29, x30, [sp], #16
  408730:	ret
  408734:	stp	x29, x30, [sp, #-16]!
  408738:	and	w2, w1, #0xff
  40873c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408740:	add	x1, x1, #0xf8b
  408744:	mov	x29, sp
  408748:	bl	4084a4 <ferror@plt+0x5d04>
  40874c:	ldp	x29, x30, [sp], #16
  408750:	ret
  408754:	stp	x29, x30, [sp, #-16]!
  408758:	and	w2, w1, #0xffff
  40875c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408760:	add	x1, x1, #0xf90
  408764:	mov	x29, sp
  408768:	bl	4084a4 <ferror@plt+0x5d04>
  40876c:	ldp	x29, x30, [sp], #16
  408770:	ret
  408774:	stp	x29, x30, [sp, #-16]!
  408778:	mov	w2, w1
  40877c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408780:	add	x1, x1, #0xff2
  408784:	mov	x29, sp
  408788:	bl	4084a4 <ferror@plt+0x5d04>
  40878c:	ldp	x29, x30, [sp], #16
  408790:	ret
  408794:	stp	x29, x30, [sp, #-16]!
  408798:	mov	x2, x1
  40879c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4087a0:	add	x1, x1, #0xf94
  4087a4:	mov	x29, sp
  4087a8:	bl	4084a4 <ferror@plt+0x5d04>
  4087ac:	ldp	x29, x30, [sp], #16
  4087b0:	ret
  4087b4:	stp	x29, x30, [sp, #-16]!
  4087b8:	mov	x2, x1
  4087bc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4087c0:	add	x1, x1, #0xf98
  4087c4:	mov	x29, sp
  4087c8:	bl	4084a4 <ferror@plt+0x5d04>
  4087cc:	ldp	x29, x30, [sp], #16
  4087d0:	ret
  4087d4:	stp	x29, x30, [sp, #-16]!
  4087d8:	mov	x2, x1
  4087dc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  4087e0:	add	x1, x1, #0xf94
  4087e4:	mov	x29, sp
  4087e8:	bl	4084a4 <ferror@plt+0x5d04>
  4087ec:	ldp	x29, x30, [sp], #16
  4087f0:	ret
  4087f4:	stp	x29, x30, [sp, #-16]!
  4087f8:	mov	x2, x1
  4087fc:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408800:	add	x1, x1, #0x7a6
  408804:	mov	x29, sp
  408808:	bl	4084a4 <ferror@plt+0x5d04>
  40880c:	ldp	x29, x30, [sp], #16
  408810:	ret
  408814:	stp	x29, x30, [sp, #-16]!
  408818:	mov	w2, w1
  40881c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408820:	add	x1, x1, #0x7a1
  408824:	mov	x29, sp
  408828:	bl	4084a4 <ferror@plt+0x5d04>
  40882c:	ldp	x29, x30, [sp], #16
  408830:	ret
  408834:	stp	x29, x30, [sp, #-16]!
  408838:	mov	x2, x1
  40883c:	adrp	x1, 40c000 <ferror@plt+0x9860>
  408840:	add	x1, x1, #0x393
  408844:	mov	x29, sp
  408848:	bl	4084a4 <ferror@plt+0x5d04>
  40884c:	ldp	x29, x30, [sp], #16
  408850:	ret
  408854:	stp	x29, x30, [sp, #-32]!
  408858:	stp	x20, x19, [sp, #16]
  40885c:	mov	x29, sp
  408860:	mov	x19, x2
  408864:	mov	x20, x0
  408868:	bl	408228 <ferror@plt+0x5a88>
  40886c:	mov	x0, x20
  408870:	mov	x1, x19
  408874:	bl	408698 <ferror@plt+0x5ef8>
  408878:	ldp	x20, x19, [sp, #16]
  40887c:	ldp	x29, x30, [sp], #32
  408880:	ret
  408884:	stp	x29, x30, [sp, #-32]!
  408888:	stp	x20, x19, [sp, #16]
  40888c:	mov	x29, sp
  408890:	mov	w19, w2
  408894:	mov	x20, x0
  408898:	bl	408228 <ferror@plt+0x5a88>
  40889c:	and	w1, w19, #0x1
  4088a0:	mov	x0, x20
  4088a4:	bl	4086c8 <ferror@plt+0x5f28>
  4088a8:	ldp	x20, x19, [sp, #16]
  4088ac:	ldp	x29, x30, [sp], #32
  4088b0:	ret
  4088b4:	str	d8, [sp, #-32]!
  4088b8:	stp	x29, x30, [sp, #8]
  4088bc:	str	x19, [sp, #24]
  4088c0:	mov	x29, sp
  4088c4:	mov	v8.16b, v0.16b
  4088c8:	mov	x19, x0
  4088cc:	bl	408228 <ferror@plt+0x5a88>
  4088d0:	mov	x0, x19
  4088d4:	mov	v0.16b, v8.16b
  4088d8:	bl	408718 <ferror@plt+0x5f78>
  4088dc:	ldr	x19, [sp, #24]
  4088e0:	ldp	x29, x30, [sp, #8]
  4088e4:	ldr	d8, [sp], #32
  4088e8:	ret
  4088ec:	stp	x29, x30, [sp, #-32]!
  4088f0:	stp	x20, x19, [sp, #16]
  4088f4:	mov	x29, sp
  4088f8:	mov	w19, w2
  4088fc:	mov	x20, x0
  408900:	bl	408228 <ferror@plt+0x5a88>
  408904:	mov	x0, x20
  408908:	mov	w1, w19
  40890c:	bl	408774 <ferror@plt+0x5fd4>
  408910:	ldp	x20, x19, [sp, #16]
  408914:	ldp	x29, x30, [sp], #32
  408918:	ret
  40891c:	stp	x29, x30, [sp, #-32]!
  408920:	stp	x20, x19, [sp, #16]
  408924:	mov	x29, sp
  408928:	mov	x19, x2
  40892c:	mov	x20, x0
  408930:	bl	408228 <ferror@plt+0x5a88>
  408934:	mov	x0, x20
  408938:	mov	x1, x19
  40893c:	bl	408794 <ferror@plt+0x5ff4>
  408940:	ldp	x20, x19, [sp, #16]
  408944:	ldp	x29, x30, [sp], #32
  408948:	ret
  40894c:	stp	x29, x30, [sp, #-32]!
  408950:	stp	x20, x19, [sp, #16]
  408954:	mov	x29, sp
  408958:	mov	x19, x2
  40895c:	mov	x20, x0
  408960:	bl	408228 <ferror@plt+0x5a88>
  408964:	mov	x0, x20
  408968:	mov	x1, x19
  40896c:	bl	4087b4 <ferror@plt+0x6014>
  408970:	ldp	x20, x19, [sp, #16]
  408974:	ldp	x29, x30, [sp], #32
  408978:	ret
  40897c:	stp	x29, x30, [sp, #-32]!
  408980:	stp	x20, x19, [sp, #16]
  408984:	mov	x29, sp
  408988:	mov	w19, w2
  40898c:	mov	x20, x0
  408990:	bl	408228 <ferror@plt+0x5a88>
  408994:	mov	x0, x20
  408998:	mov	w1, w19
  40899c:	bl	408734 <ferror@plt+0x5f94>
  4089a0:	ldp	x20, x19, [sp, #16]
  4089a4:	ldp	x29, x30, [sp], #32
  4089a8:	ret
  4089ac:	stp	x29, x30, [sp, #-32]!
  4089b0:	stp	x20, x19, [sp, #16]
  4089b4:	mov	x29, sp
  4089b8:	mov	w19, w2
  4089bc:	mov	x20, x0
  4089c0:	bl	408228 <ferror@plt+0x5a88>
  4089c4:	mov	x0, x20
  4089c8:	mov	w1, w19
  4089cc:	bl	408754 <ferror@plt+0x5fb4>
  4089d0:	ldp	x20, x19, [sp, #16]
  4089d4:	ldp	x29, x30, [sp], #32
  4089d8:	ret
  4089dc:	stp	x29, x30, [sp, #-32]!
  4089e0:	stp	x20, x19, [sp, #16]
  4089e4:	mov	x29, sp
  4089e8:	mov	x19, x2
  4089ec:	mov	x20, x0
  4089f0:	bl	408228 <ferror@plt+0x5a88>
  4089f4:	mov	x0, x20
  4089f8:	mov	x1, x19
  4089fc:	bl	4087d4 <ferror@plt+0x6034>
  408a00:	ldp	x20, x19, [sp, #16]
  408a04:	ldp	x29, x30, [sp], #32
  408a08:	ret
  408a0c:	stp	x29, x30, [sp, #-32]!
  408a10:	stp	x20, x19, [sp, #16]
  408a14:	mov	x29, sp
  408a18:	mov	x19, x2
  408a1c:	mov	x20, x0
  408a20:	bl	408228 <ferror@plt+0x5a88>
  408a24:	mov	x0, x20
  408a28:	mov	x1, x19
  408a2c:	bl	4087f4 <ferror@plt+0x6054>
  408a30:	ldp	x20, x19, [sp, #16]
  408a34:	ldp	x29, x30, [sp], #32
  408a38:	ret
  408a3c:	stp	x29, x30, [sp, #-32]!
  408a40:	stp	x20, x19, [sp, #16]
  408a44:	mov	x29, sp
  408a48:	mov	w19, w2
  408a4c:	mov	x20, x0
  408a50:	bl	408228 <ferror@plt+0x5a88>
  408a54:	mov	x0, x20
  408a58:	mov	w1, w19
  408a5c:	bl	408814 <ferror@plt+0x6074>
  408a60:	ldp	x20, x19, [sp, #16]
  408a64:	ldp	x29, x30, [sp], #32
  408a68:	ret
  408a6c:	stp	x29, x30, [sp, #-32]!
  408a70:	stp	x20, x19, [sp, #16]
  408a74:	mov	x29, sp
  408a78:	mov	x19, x2
  408a7c:	mov	x20, x0
  408a80:	bl	408228 <ferror@plt+0x5a88>
  408a84:	mov	x0, x20
  408a88:	mov	x1, x19
  408a8c:	bl	408834 <ferror@plt+0x6094>
  408a90:	ldp	x20, x19, [sp, #16]
  408a94:	ldp	x29, x30, [sp], #32
  408a98:	ret
  408a9c:	stp	x29, x30, [sp, #-32]!
  408aa0:	str	x19, [sp, #16]
  408aa4:	mov	x29, sp
  408aa8:	mov	x19, x0
  408aac:	bl	408228 <ferror@plt+0x5a88>
  408ab0:	mov	x0, x19
  408ab4:	bl	4086fc <ferror@plt+0x5f5c>
  408ab8:	ldr	x19, [sp, #16]
  408abc:	ldp	x29, x30, [sp], #32
  408ac0:	ret
  408ac4:	stp	x29, x30, [sp, #-48]!
  408ac8:	stp	x20, x19, [sp, #32]
  408acc:	ldr	w8, [x0, #8]
  408ad0:	str	x21, [sp, #16]
  408ad4:	mov	x29, sp
  408ad8:	cbz	w8, 408b10 <ferror@plt+0x6370>
  408adc:	adrp	x20, 40c000 <ferror@plt+0x9860>
  408ae0:	mov	x19, x0
  408ae4:	mov	w21, wzr
  408ae8:	add	x20, x20, #0xf9c
  408aec:	ldr	x3, [x19]
  408af0:	mov	w1, #0x4                   	// #4
  408af4:	mov	w2, #0x1                   	// #1
  408af8:	mov	x0, x20
  408afc:	bl	4025a0 <fwrite@plt>
  408b00:	ldr	w8, [x19, #8]
  408b04:	add	w21, w21, #0x1
  408b08:	cmp	w21, w8
  408b0c:	b.cc	408aec <ferror@plt+0x634c>  // b.lo, b.ul, b.last
  408b10:	ldp	x20, x19, [sp, #32]
  408b14:	ldr	x21, [sp, #16]
  408b18:	ldp	x29, x30, [sp], #48
  408b1c:	ret
  408b20:	stp	x29, x30, [sp, #-16]!
  408b24:	mov	w1, #0x1                   	// #1
  408b28:	mov	x29, sp
  408b2c:	bl	408b38 <ferror@plt+0x6398>
  408b30:	ldp	x29, x30, [sp], #16
  408b34:	ret
  408b38:	stp	x29, x30, [sp, #-32]!
  408b3c:	stp	x20, x19, [sp, #16]
  408b40:	mov	x29, sp
  408b44:	cbz	w0, 408b8c <ferror@plt+0x63ec>
  408b48:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  408b4c:	ldr	x8, [x8, #4016]
  408b50:	mov	w19, w1
  408b54:	ldr	x0, [x8]
  408b58:	bl	408180 <ferror@plt+0x59e0>
  408b5c:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408b60:	str	x0, [x20, #3552]
  408b64:	cbz	x0, 408b98 <ferror@plt+0x63f8>
  408b68:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  408b6c:	ldr	x8, [x8, #4056]
  408b70:	ldr	w8, [x8]
  408b74:	cbz	w8, 408b80 <ferror@plt+0x63e0>
  408b78:	mov	w1, #0x1                   	// #1
  408b7c:	bl	40821c <ferror@plt+0x5a7c>
  408b80:	tbz	w19, #0, 408b8c <ferror@plt+0x63ec>
  408b84:	ldr	x0, [x20, #3552]
  408b88:	bl	408618 <ferror@plt+0x5e78>
  408b8c:	ldp	x20, x19, [sp, #16]
  408b90:	ldp	x29, x30, [sp], #32
  408b94:	ret
  408b98:	adrp	x0, 40d000 <ferror@plt+0xa860>
  408b9c:	add	x0, x0, #0x2
  408ba0:	bl	402140 <perror@plt>
  408ba4:	mov	w0, #0x1                   	// #1
  408ba8:	bl	402130 <exit@plt>
  408bac:	stp	x29, x30, [sp, #-16]!
  408bb0:	mov	w0, #0x1                   	// #1
  408bb4:	mov	x29, sp
  408bb8:	bl	408bc4 <ferror@plt+0x6424>
  408bbc:	ldp	x29, x30, [sp], #16
  408bc0:	ret
  408bc4:	stp	x29, x30, [sp, #-16]!
  408bc8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408bcc:	ldr	x8, [x8, #3552]
  408bd0:	mov	x29, sp
  408bd4:	cbz	x8, 408bf0 <ferror@plt+0x6450>
  408bd8:	tbz	w0, #0, 408be4 <ferror@plt+0x6444>
  408bdc:	mov	x0, x8
  408be0:	bl	408650 <ferror@plt+0x5eb0>
  408be4:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408be8:	add	x0, x0, #0xde0
  408bec:	bl	4081b4 <ferror@plt+0x5a14>
  408bf0:	ldp	x29, x30, [sp], #16
  408bf4:	ret
  408bf8:	stp	x29, x30, [sp, #-16]!
  408bfc:	mov	w1, wzr
  408c00:	mov	x29, sp
  408c04:	bl	408b38 <ferror@plt+0x6398>
  408c08:	ldp	x29, x30, [sp], #16
  408c0c:	ret
  408c10:	stp	x29, x30, [sp, #-16]!
  408c14:	mov	w0, wzr
  408c18:	mov	x29, sp
  408c1c:	bl	408bc4 <ferror@plt+0x6424>
  408c20:	ldp	x29, x30, [sp], #16
  408c24:	ret
  408c28:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408c2c:	ldr	x8, [x8, #3552]
  408c30:	cmp	x8, #0x0
  408c34:	cset	w0, ne  // ne = any
  408c38:	ret
  408c3c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408c40:	ldr	x0, [x8, #3552]
  408c44:	ret
  408c48:	stp	x29, x30, [sp, #-32]!
  408c4c:	str	x19, [sp, #16]
  408c50:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408c54:	ldr	x8, [x19, #3552]
  408c58:	mov	x29, sp
  408c5c:	cbz	x8, 408c78 <ferror@plt+0x64d8>
  408c60:	mov	x1, x0
  408c64:	cbz	x0, 408c70 <ferror@plt+0x64d0>
  408c68:	mov	x0, x8
  408c6c:	bl	408228 <ferror@plt+0x5a88>
  408c70:	ldr	x0, [x19, #3552]
  408c74:	bl	408534 <ferror@plt+0x5d94>
  408c78:	ldr	x19, [sp, #16]
  408c7c:	ldp	x29, x30, [sp], #32
  408c80:	ret
  408c84:	stp	x29, x30, [sp, #-16]!
  408c88:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408c8c:	ldr	x0, [x8, #3552]
  408c90:	mov	x29, sp
  408c94:	cbz	x0, 408c9c <ferror@plt+0x64fc>
  408c98:	bl	40858c <ferror@plt+0x5dec>
  408c9c:	ldp	x29, x30, [sp], #16
  408ca0:	ret
  408ca4:	stp	x29, x30, [sp, #-32]!
  408ca8:	str	x19, [sp, #16]
  408cac:	tst	w0, #0x6
  408cb0:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408cb4:	mov	x29, sp
  408cb8:	b.eq	408cdc <ferror@plt+0x653c>  // b.none
  408cbc:	ldr	x8, [x19, #3552]
  408cc0:	cbz	x8, 408cdc <ferror@plt+0x653c>
  408cc4:	cbz	x1, 408cd0 <ferror@plt+0x6530>
  408cc8:	mov	x0, x8
  408ccc:	bl	408228 <ferror@plt+0x5a88>
  408cd0:	ldr	x0, [x19, #3552]
  408cd4:	bl	408618 <ferror@plt+0x5e78>
  408cd8:	b	408cfc <ferror@plt+0x655c>
  408cdc:	mov	w8, #0x5                   	// #5
  408ce0:	tst	w0, w8
  408ce4:	b.eq	408cfc <ferror@plt+0x655c>  // b.none
  408ce8:	ldr	x8, [x19, #3552]
  408cec:	cbnz	x8, 408cfc <ferror@plt+0x655c>
  408cf0:	adrp	x0, 40c000 <ferror@plt+0x9860>
  408cf4:	add	x0, x0, #0xb19
  408cf8:	bl	4026e0 <printf@plt>
  408cfc:	ldr	x19, [sp, #16]
  408d00:	ldp	x29, x30, [sp], #32
  408d04:	ret
  408d08:	stp	x29, x30, [sp, #-16]!
  408d0c:	tst	w0, #0x6
  408d10:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408d14:	mov	x29, sp
  408d18:	b.eq	408d34 <ferror@plt+0x6594>  // b.none
  408d1c:	ldr	x8, [x9, #3552]
  408d20:	cbz	x8, 408d34 <ferror@plt+0x6594>
  408d24:	mov	x0, x8
  408d28:	bl	408650 <ferror@plt+0x5eb0>
  408d2c:	ldp	x29, x30, [sp], #16
  408d30:	ret
  408d34:	mov	w8, #0x5                   	// #5
  408d38:	tst	w0, w8
  408d3c:	b.eq	408d54 <ferror@plt+0x65b4>  // b.none
  408d40:	ldr	x8, [x9, #3552]
  408d44:	cbnz	x8, 408d54 <ferror@plt+0x65b4>
  408d48:	adrp	x0, 40c000 <ferror@plt+0x9860>
  408d4c:	add	x0, x0, #0xb19
  408d50:	bl	4026e0 <printf@plt>
  408d54:	ldp	x29, x30, [sp], #16
  408d58:	ret
  408d5c:	stp	x29, x30, [sp, #-16]!
  408d60:	mov	w8, w0
  408d64:	tst	w0, #0x6
  408d68:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408d6c:	mov	x29, sp
  408d70:	b.eq	408d94 <ferror@plt+0x65f4>  // b.none
  408d74:	ldr	x0, [x9, #3552]
  408d78:	cbz	x0, 408d94 <ferror@plt+0x65f4>
  408d7c:	cbz	x2, 408dc8 <ferror@plt+0x6628>
  408d80:	mov	x1, x2
  408d84:	mov	w2, w4
  408d88:	bl	408a3c <ferror@plt+0x629c>
  408d8c:	ldp	x29, x30, [sp], #16
  408d90:	ret
  408d94:	mov	w10, #0x5                   	// #5
  408d98:	tst	w8, w10
  408d9c:	b.eq	408dc0 <ferror@plt+0x6620>  // b.none
  408da0:	ldr	x8, [x9, #3552]
  408da4:	cbnz	x8, 408dc0 <ferror@plt+0x6620>
  408da8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  408dac:	ldr	x8, [x8, #4016]
  408db0:	mov	x2, x3
  408db4:	mov	w3, w4
  408db8:	ldr	x0, [x8]
  408dbc:	bl	40970c <ferror@plt+0x6f6c>
  408dc0:	ldp	x29, x30, [sp], #16
  408dc4:	ret
  408dc8:	mov	w1, w4
  408dcc:	bl	408814 <ferror@plt+0x6074>
  408dd0:	ldp	x29, x30, [sp], #16
  408dd4:	ret
  408dd8:	stp	x29, x30, [sp, #-16]!
  408ddc:	mov	w8, w0
  408de0:	tst	w0, #0x6
  408de4:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408de8:	mov	x29, sp
  408dec:	b.eq	408e10 <ferror@plt+0x6670>  // b.none
  408df0:	ldr	x0, [x9, #3552]
  408df4:	cbz	x0, 408e10 <ferror@plt+0x6670>
  408df8:	cbz	x2, 408e44 <ferror@plt+0x66a4>
  408dfc:	mov	x1, x2
  408e00:	mov	x2, x4
  408e04:	bl	408a6c <ferror@plt+0x62cc>
  408e08:	ldp	x29, x30, [sp], #16
  408e0c:	ret
  408e10:	mov	w10, #0x5                   	// #5
  408e14:	tst	w8, w10
  408e18:	b.eq	408e3c <ferror@plt+0x669c>  // b.none
  408e1c:	ldr	x8, [x9, #3552]
  408e20:	cbnz	x8, 408e3c <ferror@plt+0x669c>
  408e24:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  408e28:	ldr	x8, [x8, #4016]
  408e2c:	mov	x2, x3
  408e30:	mov	x3, x4
  408e34:	ldr	x0, [x8]
  408e38:	bl	40970c <ferror@plt+0x6f6c>
  408e3c:	ldp	x29, x30, [sp], #16
  408e40:	ret
  408e44:	mov	x1, x4
  408e48:	bl	408834 <ferror@plt+0x6094>
  408e4c:	ldp	x29, x30, [sp], #16
  408e50:	ret
  408e54:	stp	x29, x30, [sp, #-16]!
  408e58:	mov	w8, w0
  408e5c:	tst	w0, #0x6
  408e60:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408e64:	mov	x29, sp
  408e68:	b.eq	408e8c <ferror@plt+0x66ec>  // b.none
  408e6c:	ldr	x0, [x9, #3552]
  408e70:	cbz	x0, 408e8c <ferror@plt+0x66ec>
  408e74:	cbz	x2, 408ec4 <ferror@plt+0x6724>
  408e78:	mov	x1, x2
  408e7c:	mov	w2, w4
  408e80:	bl	40897c <ferror@plt+0x61dc>
  408e84:	ldp	x29, x30, [sp], #16
  408e88:	ret
  408e8c:	mov	w10, #0x5                   	// #5
  408e90:	tst	w8, w10
  408e94:	b.eq	408ebc <ferror@plt+0x671c>  // b.none
  408e98:	ldr	x8, [x9, #3552]
  408e9c:	cbnz	x8, 408ebc <ferror@plt+0x671c>
  408ea0:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  408ea4:	ldr	x8, [x8, #4016]
  408ea8:	mov	x2, x3
  408eac:	ldr	x0, [x8]
  408eb0:	and	w8, w4, #0xff
  408eb4:	mov	w3, w8
  408eb8:	bl	40970c <ferror@plt+0x6f6c>
  408ebc:	ldp	x29, x30, [sp], #16
  408ec0:	ret
  408ec4:	mov	w1, w4
  408ec8:	bl	408734 <ferror@plt+0x5f94>
  408ecc:	ldp	x29, x30, [sp], #16
  408ed0:	ret
  408ed4:	stp	x29, x30, [sp, #-16]!
  408ed8:	mov	w8, w0
  408edc:	tst	w0, #0x6
  408ee0:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408ee4:	mov	x29, sp
  408ee8:	b.eq	408f0c <ferror@plt+0x676c>  // b.none
  408eec:	ldr	x0, [x9, #3552]
  408ef0:	cbz	x0, 408f0c <ferror@plt+0x676c>
  408ef4:	cbz	x2, 408f44 <ferror@plt+0x67a4>
  408ef8:	mov	x1, x2
  408efc:	mov	w2, w4
  408f00:	bl	4089ac <ferror@plt+0x620c>
  408f04:	ldp	x29, x30, [sp], #16
  408f08:	ret
  408f0c:	mov	w10, #0x5                   	// #5
  408f10:	tst	w8, w10
  408f14:	b.eq	408f3c <ferror@plt+0x679c>  // b.none
  408f18:	ldr	x8, [x9, #3552]
  408f1c:	cbnz	x8, 408f3c <ferror@plt+0x679c>
  408f20:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  408f24:	ldr	x8, [x8, #4016]
  408f28:	mov	x2, x3
  408f2c:	ldr	x0, [x8]
  408f30:	and	w8, w4, #0xffff
  408f34:	mov	w3, w8
  408f38:	bl	40970c <ferror@plt+0x6f6c>
  408f3c:	ldp	x29, x30, [sp], #16
  408f40:	ret
  408f44:	mov	w1, w4
  408f48:	bl	408754 <ferror@plt+0x5fb4>
  408f4c:	ldp	x29, x30, [sp], #16
  408f50:	ret
  408f54:	stp	x29, x30, [sp, #-16]!
  408f58:	mov	w8, w0
  408f5c:	tst	w0, #0x6
  408f60:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408f64:	mov	x29, sp
  408f68:	b.eq	408f8c <ferror@plt+0x67ec>  // b.none
  408f6c:	ldr	x0, [x9, #3552]
  408f70:	cbz	x0, 408f8c <ferror@plt+0x67ec>
  408f74:	cbz	x2, 408fc0 <ferror@plt+0x6820>
  408f78:	mov	x1, x2
  408f7c:	mov	w2, w4
  408f80:	bl	4088ec <ferror@plt+0x614c>
  408f84:	ldp	x29, x30, [sp], #16
  408f88:	ret
  408f8c:	mov	w10, #0x5                   	// #5
  408f90:	tst	w8, w10
  408f94:	b.eq	408fb8 <ferror@plt+0x6818>  // b.none
  408f98:	ldr	x8, [x9, #3552]
  408f9c:	cbnz	x8, 408fb8 <ferror@plt+0x6818>
  408fa0:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  408fa4:	ldr	x8, [x8, #4016]
  408fa8:	mov	x2, x3
  408fac:	mov	w3, w4
  408fb0:	ldr	x0, [x8]
  408fb4:	bl	40970c <ferror@plt+0x6f6c>
  408fb8:	ldp	x29, x30, [sp], #16
  408fbc:	ret
  408fc0:	mov	w1, w4
  408fc4:	bl	408774 <ferror@plt+0x5fd4>
  408fc8:	ldp	x29, x30, [sp], #16
  408fcc:	ret
  408fd0:	stp	x29, x30, [sp, #-16]!
  408fd4:	mov	w8, w0
  408fd8:	tst	w0, #0x6
  408fdc:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  408fe0:	mov	x29, sp
  408fe4:	b.eq	409008 <ferror@plt+0x6868>  // b.none
  408fe8:	ldr	x0, [x9, #3552]
  408fec:	cbz	x0, 409008 <ferror@plt+0x6868>
  408ff0:	cbz	x2, 40903c <ferror@plt+0x689c>
  408ff4:	mov	x1, x2
  408ff8:	mov	x2, x4
  408ffc:	bl	40891c <ferror@plt+0x617c>
  409000:	ldp	x29, x30, [sp], #16
  409004:	ret
  409008:	mov	w10, #0x5                   	// #5
  40900c:	tst	w8, w10
  409010:	b.eq	409034 <ferror@plt+0x6894>  // b.none
  409014:	ldr	x8, [x9, #3552]
  409018:	cbnz	x8, 409034 <ferror@plt+0x6894>
  40901c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  409020:	ldr	x8, [x8, #4016]
  409024:	mov	x2, x3
  409028:	mov	x3, x4
  40902c:	ldr	x0, [x8]
  409030:	bl	40970c <ferror@plt+0x6f6c>
  409034:	ldp	x29, x30, [sp], #16
  409038:	ret
  40903c:	mov	x1, x4
  409040:	bl	408794 <ferror@plt+0x5ff4>
  409044:	ldp	x29, x30, [sp], #16
  409048:	ret
  40904c:	stp	x29, x30, [sp, #-16]!
  409050:	mov	w8, w0
  409054:	tst	w0, #0x6
  409058:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40905c:	mov	x29, sp
  409060:	b.eq	409084 <ferror@plt+0x68e4>  // b.none
  409064:	ldr	x0, [x9, #3552]
  409068:	cbz	x0, 409084 <ferror@plt+0x68e4>
  40906c:	cbz	x2, 4090b8 <ferror@plt+0x6918>
  409070:	mov	x1, x2
  409074:	mov	x2, x4
  409078:	bl	4089dc <ferror@plt+0x623c>
  40907c:	ldp	x29, x30, [sp], #16
  409080:	ret
  409084:	mov	w10, #0x5                   	// #5
  409088:	tst	w8, w10
  40908c:	b.eq	4090b0 <ferror@plt+0x6910>  // b.none
  409090:	ldr	x8, [x9, #3552]
  409094:	cbnz	x8, 4090b0 <ferror@plt+0x6910>
  409098:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40909c:	ldr	x8, [x8, #4016]
  4090a0:	mov	x2, x3
  4090a4:	mov	x3, x4
  4090a8:	ldr	x0, [x8]
  4090ac:	bl	40970c <ferror@plt+0x6f6c>
  4090b0:	ldp	x29, x30, [sp], #16
  4090b4:	ret
  4090b8:	mov	x1, x4
  4090bc:	bl	4087d4 <ferror@plt+0x6034>
  4090c0:	ldp	x29, x30, [sp], #16
  4090c4:	ret
  4090c8:	stp	x29, x30, [sp, #-16]!
  4090cc:	mov	w8, w0
  4090d0:	tst	w0, #0x6
  4090d4:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4090d8:	mov	x29, sp
  4090dc:	b.eq	409100 <ferror@plt+0x6960>  // b.none
  4090e0:	ldr	x0, [x9, #3552]
  4090e4:	cbz	x0, 409100 <ferror@plt+0x6960>
  4090e8:	cbz	x2, 409134 <ferror@plt+0x6994>
  4090ec:	mov	x1, x2
  4090f0:	mov	x2, x4
  4090f4:	bl	408a0c <ferror@plt+0x626c>
  4090f8:	ldp	x29, x30, [sp], #16
  4090fc:	ret
  409100:	mov	w10, #0x5                   	// #5
  409104:	tst	w8, w10
  409108:	b.eq	40912c <ferror@plt+0x698c>  // b.none
  40910c:	ldr	x8, [x9, #3552]
  409110:	cbnz	x8, 40912c <ferror@plt+0x698c>
  409114:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  409118:	ldr	x8, [x8, #4016]
  40911c:	mov	x2, x3
  409120:	mov	x3, x4
  409124:	ldr	x0, [x8]
  409128:	bl	40970c <ferror@plt+0x6f6c>
  40912c:	ldp	x29, x30, [sp], #16
  409130:	ret
  409134:	mov	x1, x4
  409138:	bl	4087f4 <ferror@plt+0x6054>
  40913c:	ldp	x29, x30, [sp], #16
  409140:	ret
  409144:	stp	x29, x30, [sp, #-16]!
  409148:	mov	w8, w0
  40914c:	tst	w0, #0x6
  409150:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  409154:	mov	x29, sp
  409158:	b.eq	409178 <ferror@plt+0x69d8>  // b.none
  40915c:	ldr	x0, [x9, #3552]
  409160:	cbz	x0, 409178 <ferror@plt+0x69d8>
  409164:	cbz	x2, 4091a8 <ferror@plt+0x6a08>
  409168:	mov	x1, x2
  40916c:	bl	4088b4 <ferror@plt+0x6114>
  409170:	ldp	x29, x30, [sp], #16
  409174:	ret
  409178:	mov	w10, #0x5                   	// #5
  40917c:	tst	w8, w10
  409180:	b.eq	4091a0 <ferror@plt+0x6a00>  // b.none
  409184:	ldr	x8, [x9, #3552]
  409188:	cbnz	x8, 4091a0 <ferror@plt+0x6a00>
  40918c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  409190:	ldr	x8, [x8, #4016]
  409194:	mov	x2, x3
  409198:	ldr	x0, [x8]
  40919c:	bl	40970c <ferror@plt+0x6f6c>
  4091a0:	ldp	x29, x30, [sp], #16
  4091a4:	ret
  4091a8:	bl	408718 <ferror@plt+0x5f78>
  4091ac:	ldp	x29, x30, [sp], #16
  4091b0:	ret
  4091b4:	sub	sp, sp, #0x60
  4091b8:	stp	x20, x19, [sp, #80]
  4091bc:	mov	x20, x0
  4091c0:	adrp	x2, 40c000 <ferror@plt+0x9860>
  4091c4:	mov	w19, w1
  4091c8:	add	x2, x2, #0xfee
  4091cc:	mov	x0, sp
  4091d0:	mov	w1, #0x40                  	// #64
  4091d4:	mov	x3, x20
  4091d8:	stp	x29, x30, [sp, #64]
  4091dc:	add	x29, sp, #0x40
  4091e0:	bl	402240 <snprintf@plt>
  4091e4:	mov	x1, sp
  4091e8:	mov	x0, x20
  4091ec:	mov	w2, w19
  4091f0:	bl	409204 <ferror@plt+0x6a64>
  4091f4:	ldp	x20, x19, [sp, #80]
  4091f8:	ldp	x29, x30, [sp, #64]
  4091fc:	add	sp, sp, #0x60
  409200:	ret
  409204:	stp	x29, x30, [sp, #-16]!
  409208:	mov	w4, w2
  40920c:	mov	x3, x1
  409210:	mov	x2, x0
  409214:	mov	w0, #0x4                   	// #4
  409218:	mov	w1, #0x6                   	// #6
  40921c:	mov	x29, sp
  409220:	bl	408f54 <ferror@plt+0x67b4>
  409224:	ldp	x29, x30, [sp], #16
  409228:	ret
  40922c:	sub	sp, sp, #0x60
  409230:	stp	x20, x19, [sp, #80]
  409234:	mov	x20, x0
  409238:	adrp	x2, 40c000 <ferror@plt+0x9860>
  40923c:	mov	x19, x1
  409240:	add	x2, x2, #0xff5
  409244:	mov	x0, sp
  409248:	mov	w1, #0x40                  	// #64
  40924c:	mov	x3, x20
  409250:	stp	x29, x30, [sp, #64]
  409254:	add	x29, sp, #0x40
  409258:	bl	402240 <snprintf@plt>
  40925c:	mov	x2, sp
  409260:	mov	w0, #0x4                   	// #4
  409264:	mov	x1, x20
  409268:	mov	x3, x19
  40926c:	bl	409280 <ferror@plt+0x6ae0>
  409270:	ldp	x20, x19, [sp, #80]
  409274:	ldp	x29, x30, [sp, #64]
  409278:	add	sp, sp, #0x60
  40927c:	ret
  409280:	stp	x29, x30, [sp, #-16]!
  409284:	mov	x4, x3
  409288:	mov	x3, x2
  40928c:	mov	x2, x1
  409290:	mov	w1, #0x6                   	// #6
  409294:	mov	x29, sp
  409298:	bl	4092a4 <ferror@plt+0x6b04>
  40929c:	ldp	x29, x30, [sp], #16
  4092a0:	ret
  4092a4:	stp	x29, x30, [sp, #-16]!
  4092a8:	mov	w8, w0
  4092ac:	tst	w0, #0x6
  4092b0:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4092b4:	mov	x29, sp
  4092b8:	b.eq	4092dc <ferror@plt+0x6b3c>  // b.none
  4092bc:	ldr	x0, [x9, #3552]
  4092c0:	cbz	x0, 4092dc <ferror@plt+0x6b3c>
  4092c4:	cbz	x2, 409310 <ferror@plt+0x6b70>
  4092c8:	cbnz	x4, 409310 <ferror@plt+0x6b70>
  4092cc:	mov	x1, x2
  4092d0:	bl	408228 <ferror@plt+0x5a88>
  4092d4:	ldp	x29, x30, [sp], #16
  4092d8:	ret
  4092dc:	mov	w10, #0x5                   	// #5
  4092e0:	tst	w8, w10
  4092e4:	b.eq	409308 <ferror@plt+0x6b68>  // b.none
  4092e8:	ldr	x8, [x9, #3552]
  4092ec:	cbnz	x8, 409308 <ferror@plt+0x6b68>
  4092f0:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  4092f4:	ldr	x8, [x8, #4016]
  4092f8:	mov	x2, x3
  4092fc:	mov	x3, x4
  409300:	ldr	x0, [x8]
  409304:	bl	40970c <ferror@plt+0x6f6c>
  409308:	ldp	x29, x30, [sp], #16
  40930c:	ret
  409310:	cbnz	x2, 409328 <ferror@plt+0x6b88>
  409314:	cbz	x4, 409328 <ferror@plt+0x6b88>
  409318:	mov	x1, x4
  40931c:	bl	408698 <ferror@plt+0x5ef8>
  409320:	ldp	x29, x30, [sp], #16
  409324:	ret
  409328:	mov	x1, x2
  40932c:	mov	x2, x4
  409330:	bl	408854 <ferror@plt+0x60b4>
  409334:	ldp	x29, x30, [sp], #16
  409338:	ret
  40933c:	stp	x29, x30, [sp, #-16]!
  409340:	mov	w8, w0
  409344:	tst	w0, #0x6
  409348:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40934c:	mov	x29, sp
  409350:	b.eq	409378 <ferror@plt+0x6bd8>  // b.none
  409354:	ldr	x0, [x9, #3552]
  409358:	cbz	x0, 409378 <ferror@plt+0x6bd8>
  40935c:	cbz	x2, 4093c4 <ferror@plt+0x6c24>
  409360:	and	w8, w4, #0x1
  409364:	mov	x1, x2
  409368:	mov	w2, w8
  40936c:	bl	408884 <ferror@plt+0x60e4>
  409370:	ldp	x29, x30, [sp], #16
  409374:	ret
  409378:	mov	w10, #0x5                   	// #5
  40937c:	tst	w8, w10
  409380:	b.eq	4093bc <ferror@plt+0x6c1c>  // b.none
  409384:	ldr	x8, [x9, #3552]
  409388:	cbnz	x8, 4093bc <ferror@plt+0x6c1c>
  40938c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  409390:	ldr	x8, [x8, #4016]
  409394:	adrp	x9, 40c000 <ferror@plt+0x9860>
  409398:	add	x9, x9, #0xf78
  40939c:	tst	w4, #0x1
  4093a0:	ldr	x0, [x8]
  4093a4:	adrp	x8, 40c000 <ferror@plt+0x9860>
  4093a8:	add	x8, x8, #0xf7d
  4093ac:	csel	x8, x9, x8, ne  // ne = any
  4093b0:	mov	x2, x3
  4093b4:	mov	x3, x8
  4093b8:	bl	40970c <ferror@plt+0x6f6c>
  4093bc:	ldp	x29, x30, [sp], #16
  4093c0:	ret
  4093c4:	and	w1, w4, #0x1
  4093c8:	bl	4086c8 <ferror@plt+0x5f28>
  4093cc:	ldp	x29, x30, [sp], #16
  4093d0:	ret
  4093d4:	sub	sp, sp, #0x60
  4093d8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4093dc:	ldr	x8, [x8, #3552]
  4093e0:	tst	w0, #0x6
  4093e4:	stp	x29, x30, [sp, #64]
  4093e8:	str	x19, [sp, #80]
  4093ec:	add	x29, sp, #0x40
  4093f0:	b.eq	40942c <ferror@plt+0x6c8c>  // b.none
  4093f4:	cbz	x8, 40942c <ferror@plt+0x6c8c>
  4093f8:	mov	x19, x2
  4093fc:	adrp	x2, 40c000 <ferror@plt+0x9860>
  409400:	add	x2, x2, #0xffc
  409404:	mov	x0, sp
  409408:	mov	w1, #0x40                  	// #64
  40940c:	mov	x3, x4
  409410:	bl	402240 <snprintf@plt>
  409414:	mov	x3, sp
  409418:	mov	w0, #0x2                   	// #2
  40941c:	mov	x1, x19
  409420:	mov	x2, xzr
  409424:	bl	409280 <ferror@plt+0x6ae0>
  409428:	b	409454 <ferror@plt+0x6cb4>
  40942c:	mov	w9, #0x5                   	// #5
  409430:	tst	w0, w9
  409434:	b.eq	409454 <ferror@plt+0x6cb4>  // b.none
  409438:	cbnz	x8, 409454 <ferror@plt+0x6cb4>
  40943c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  409440:	ldr	x8, [x8, #4016]
  409444:	mov	x2, x3
  409448:	mov	x3, x4
  40944c:	ldr	x0, [x8]
  409450:	bl	40970c <ferror@plt+0x6f6c>
  409454:	ldr	x19, [sp, #80]
  409458:	ldp	x29, x30, [sp, #64]
  40945c:	add	sp, sp, #0x60
  409460:	ret
  409464:	sub	sp, sp, #0x60
  409468:	stp	x20, x19, [sp, #80]
  40946c:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c68>
  409470:	ldr	x8, [x20, #3552]
  409474:	tst	w0, #0x6
  409478:	stp	x29, x30, [sp, #64]
  40947c:	add	x29, sp, #0x40
  409480:	b.eq	4094bc <ferror@plt+0x6d1c>  // b.none
  409484:	cbz	x8, 4094bc <ferror@plt+0x6d1c>
  409488:	mov	x19, x2
  40948c:	adrp	x2, 40c000 <ferror@plt+0x9860>
  409490:	add	x2, x2, #0xf09
  409494:	mov	x0, sp
  409498:	mov	w1, #0x40                  	// #64
  40949c:	mov	w3, w4
  4094a0:	bl	402240 <snprintf@plt>
  4094a4:	ldr	x0, [x20, #3552]
  4094a8:	cbz	x19, 4094e8 <ferror@plt+0x6d48>
  4094ac:	mov	x2, sp
  4094b0:	mov	x1, x19
  4094b4:	bl	408854 <ferror@plt+0x60b4>
  4094b8:	b	4094f0 <ferror@plt+0x6d50>
  4094bc:	mov	w9, #0x5                   	// #5
  4094c0:	tst	w0, w9
  4094c4:	b.eq	4094f0 <ferror@plt+0x6d50>  // b.none
  4094c8:	cbnz	x8, 4094f0 <ferror@plt+0x6d50>
  4094cc:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  4094d0:	ldr	x8, [x8, #4016]
  4094d4:	mov	x2, x3
  4094d8:	mov	w3, w4
  4094dc:	ldr	x0, [x8]
  4094e0:	bl	40970c <ferror@plt+0x6f6c>
  4094e4:	b	4094f0 <ferror@plt+0x6d50>
  4094e8:	mov	x1, sp
  4094ec:	bl	408698 <ferror@plt+0x5ef8>
  4094f0:	ldp	x20, x19, [sp, #80]
  4094f4:	ldp	x29, x30, [sp, #64]
  4094f8:	add	sp, sp, #0x60
  4094fc:	ret
  409500:	stp	x29, x30, [sp, #-16]!
  409504:	mov	w8, w0
  409508:	tst	w0, #0x6
  40950c:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c68>
  409510:	mov	x29, sp
  409514:	b.eq	409534 <ferror@plt+0x6d94>  // b.none
  409518:	ldr	x0, [x9, #3552]
  40951c:	cbz	x0, 409534 <ferror@plt+0x6d94>
  409520:	cbz	x2, 409568 <ferror@plt+0x6dc8>
  409524:	mov	x1, x2
  409528:	bl	408a9c <ferror@plt+0x62fc>
  40952c:	ldp	x29, x30, [sp], #16
  409530:	ret
  409534:	mov	w10, #0x5                   	// #5
  409538:	tst	w8, w10
  40953c:	b.eq	409560 <ferror@plt+0x6dc0>  // b.none
  409540:	ldr	x8, [x9, #3552]
  409544:	cbnz	x8, 409560 <ferror@plt+0x6dc0>
  409548:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40954c:	ldr	x8, [x8, #4016]
  409550:	mov	x2, x3
  409554:	mov	x3, x4
  409558:	ldr	x0, [x8]
  40955c:	bl	40970c <ferror@plt+0x6f6c>
  409560:	ldp	x29, x30, [sp], #16
  409564:	ret
  409568:	bl	4086fc <ferror@plt+0x5f5c>
  40956c:	ldp	x29, x30, [sp], #16
  409570:	ret
  409574:	stp	x29, x30, [sp, #-16]!
  409578:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40957c:	ldr	x8, [x8, #3552]
  409580:	mov	x29, sp
  409584:	cbz	x8, 409590 <ferror@plt+0x6df0>
  409588:	ldp	x29, x30, [sp], #16
  40958c:	ret
  409590:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  409594:	ldr	x8, [x8, #4048]
  409598:	adrp	x0, 40c000 <ferror@plt+0x9860>
  40959c:	add	x0, x0, #0xb19
  4095a0:	ldr	x1, [x8]
  4095a4:	bl	4026e0 <printf@plt>
  4095a8:	ldp	x29, x30, [sp], #16
  4095ac:	ret
  4095b0:	stp	x29, x30, [sp, #-16]!
  4095b4:	mov	w8, w0
  4095b8:	mov	w0, wzr
  4095bc:	mov	x29, sp
  4095c0:	cbz	w8, 4095f0 <ferror@plt+0x6e50>
  4095c4:	cbnz	w1, 4095f0 <ferror@plt+0x6e50>
  4095c8:	cmp	w8, #0x2
  4095cc:	b.eq	4095e8 <ferror@plt+0x6e48>  // b.none
  4095d0:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  4095d4:	ldr	x8, [x8, #4016]
  4095d8:	ldr	x0, [x8]
  4095dc:	bl	402250 <fileno@plt>
  4095e0:	bl	402620 <isatty@plt>
  4095e4:	cbz	w0, 4095f0 <ferror@plt+0x6e50>
  4095e8:	bl	4095f8 <ferror@plt+0x6e58>
  4095ec:	mov	w0, #0x1                   	// #1
  4095f0:	ldp	x29, x30, [sp], #16
  4095f4:	ret
  4095f8:	stp	x29, x30, [sp, #-16]!
  4095fc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  409600:	mov	w9, #0x1                   	// #1
  409604:	mov	x29, sp
  409608:	strb	w9, [x8, #3560]
  40960c:	bl	409874 <ferror@plt+0x70d4>
  409610:	ldp	x29, x30, [sp], #16
  409614:	ret
  409618:	stp	x29, x30, [sp, #-48]!
  40961c:	str	x21, [sp, #16]
  409620:	stp	x20, x19, [sp, #32]
  409624:	mov	x29, sp
  409628:	cbz	x1, 40968c <ferror@plt+0x6eec>
  40962c:	mov	x19, x1
  409630:	mov	x20, x0
  409634:	bl	402120 <strlen@plt>
  409638:	add	x9, x0, #0x10
  40963c:	mov	x8, sp
  409640:	and	x9, x9, #0xfffffffffffffff0
  409644:	sub	x21, x8, x9
  409648:	add	x2, x0, #0x1
  40964c:	mov	sp, x21
  409650:	mov	x0, x21
  409654:	mov	x1, x20
  409658:	bl	4020f0 <memcpy@plt>
  40965c:	mov	w1, #0x3d                  	// #61
  409660:	mov	x0, x21
  409664:	bl	402680 <strchrnul@plt>
  409668:	ldrb	w8, [x0]
  40966c:	mov	x20, x0
  409670:	cbz	w8, 409678 <ferror@plt+0x6ed8>
  409674:	strb	wzr, [x20], #1
  409678:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40967c:	add	x1, x1, #0xe
  409680:	mov	x0, x21
  409684:	bl	405cd8 <ferror@plt+0x3538>
  409688:	tbz	w0, #0, 409694 <ferror@plt+0x6ef4>
  40968c:	mov	w0, wzr
  409690:	b	4096ec <ferror@plt+0x6f4c>
  409694:	ldrb	w8, [x20]
  409698:	cbz	w8, 4096e0 <ferror@plt+0x6f40>
  40969c:	adrp	x1, 40d000 <ferror@plt+0xa860>
  4096a0:	add	x1, x1, #0x15
  4096a4:	mov	x0, x20
  4096a8:	bl	4024b0 <strcmp@plt>
  4096ac:	cbz	w0, 4096e0 <ferror@plt+0x6f40>
  4096b0:	adrp	x1, 40d000 <ferror@plt+0xa860>
  4096b4:	add	x1, x1, #0x1c
  4096b8:	mov	x0, x20
  4096bc:	bl	4024b0 <strcmp@plt>
  4096c0:	cbz	w0, 409700 <ferror@plt+0x6f60>
  4096c4:	adrp	x1, 40d000 <ferror@plt+0xa860>
  4096c8:	add	x1, x1, #0x21
  4096cc:	mov	x0, x20
  4096d0:	bl	4024b0 <strcmp@plt>
  4096d4:	cbnz	w0, 40968c <ferror@plt+0x6eec>
  4096d8:	str	wzr, [x19]
  4096dc:	b	4096e8 <ferror@plt+0x6f48>
  4096e0:	mov	w8, #0x2                   	// #2
  4096e4:	str	w8, [x19]
  4096e8:	mov	w0, #0x1                   	// #1
  4096ec:	mov	sp, x29
  4096f0:	ldp	x20, x19, [sp, #32]
  4096f4:	ldr	x21, [sp, #16]
  4096f8:	ldp	x29, x30, [sp], #48
  4096fc:	ret
  409700:	mov	w0, #0x1                   	// #1
  409704:	str	w0, [x19]
  409708:	b	4096ec <ferror@plt+0x6f4c>
  40970c:	sub	sp, sp, #0x130
  409710:	stp	x29, x30, [sp, #240]
  409714:	add	x29, sp, #0xf0
  409718:	mov	x8, #0xffffffffffffffd8    	// #-40
  40971c:	mov	x9, sp
  409720:	sub	x10, x29, #0x68
  409724:	stp	x20, x19, [sp, #288]
  409728:	mov	x20, x2
  40972c:	mov	x19, x0
  409730:	movk	x8, #0xff80, lsl #32
  409734:	add	x11, x29, #0x40
  409738:	cmp	w1, #0x6
  40973c:	add	x9, x9, #0x80
  409740:	add	x10, x10, #0x28
  409744:	str	x28, [sp, #256]
  409748:	stp	x22, x21, [sp, #272]
  40974c:	stp	x3, x4, [x29, #-104]
  409750:	stp	x5, x6, [x29, #-88]
  409754:	stur	x7, [x29, #-72]
  409758:	stp	q1, q2, [sp, #16]
  40975c:	stp	q3, q4, [sp, #48]
  409760:	str	q0, [sp]
  409764:	stp	q5, q6, [sp, #80]
  409768:	str	q7, [sp, #112]
  40976c:	stp	x9, x8, [x29, #-16]
  409770:	stp	x11, x10, [x29, #-32]
  409774:	b.eq	409804 <ferror@plt+0x7064>  // b.none
  409778:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  40977c:	ldrb	w8, [x8, #3560]
  409780:	cbz	w8, 409804 <ferror@plt+0x7064>
  409784:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  409788:	ldrb	w8, [x8, #3564]
  40978c:	adrp	x9, 40d000 <ferror@plt+0xa860>
  409790:	adrp	x10, 40d000 <ferror@plt+0xa860>
  409794:	add	x9, x9, #0xb4
  409798:	add	x10, x10, #0x98
  40979c:	cmp	w8, #0x0
  4097a0:	csel	x8, x10, x9, ne  // ne = any
  4097a4:	ldr	w8, [x8, w1, uxtw #2]
  4097a8:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  4097ac:	add	x9, x9, #0xd10
  4097b0:	adrp	x21, 40c000 <ferror@plt+0x9860>
  4097b4:	ldr	x2, [x9, x8, lsl #3]
  4097b8:	add	x21, x21, #0xb19
  4097bc:	mov	x0, x19
  4097c0:	mov	x1, x21
  4097c4:	bl	402760 <fprintf@plt>
  4097c8:	ldp	q0, q1, [x29, #-32]
  4097cc:	mov	w22, w0
  4097d0:	sub	x2, x29, #0x40
  4097d4:	mov	x0, x19
  4097d8:	mov	x1, x20
  4097dc:	stp	q0, q1, [x29, #-64]
  4097e0:	bl	4026d0 <vfprintf@plt>
  4097e4:	adrp	x2, 40d000 <ferror@plt+0xa860>
  4097e8:	add	w20, w0, w22
  4097ec:	add	x2, x2, #0x93
  4097f0:	mov	x0, x19
  4097f4:	mov	x1, x21
  4097f8:	bl	402760 <fprintf@plt>
  4097fc:	add	w0, w20, w0
  409800:	b	40981c <ferror@plt+0x707c>
  409804:	ldp	q0, q1, [x29, #-32]
  409808:	sub	x2, x29, #0x40
  40980c:	mov	x0, x19
  409810:	mov	x1, x20
  409814:	stp	q0, q1, [x29, #-64]
  409818:	bl	4026d0 <vfprintf@plt>
  40981c:	ldp	x20, x19, [sp, #288]
  409820:	ldp	x22, x21, [sp, #272]
  409824:	ldr	x28, [sp, #256]
  409828:	ldp	x29, x30, [sp, #240]
  40982c:	add	sp, sp, #0x130
  409830:	ret
  409834:	and	w8, w0, #0xff
  409838:	mov	w9, #0x6                   	// #6
  40983c:	mov	w10, #0x3                   	// #3
  409840:	cmp	w8, #0xa
  409844:	csel	w9, w10, w9, eq  // eq = none
  409848:	cmp	w8, #0x2
  40984c:	csel	w0, w8, w9, eq  // eq = none
  409850:	ret
  409854:	and	w8, w0, #0xff
  409858:	mov	w9, #0x5                   	// #5
  40985c:	cmp	w8, #0x2
  409860:	cinc	w9, w9, ne  // ne = any
  409864:	cmp	w8, #0x6
  409868:	mov	w8, #0x4                   	// #4
  40986c:	csel	w0, w8, w9, eq  // eq = none
  409870:	ret
  409874:	stp	x29, x30, [sp, #-16]!
  409878:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40987c:	add	x0, x0, #0x27
  409880:	mov	x29, sp
  409884:	bl	402710 <getenv@plt>
  409888:	cbz	x0, 4098b0 <ferror@plt+0x7110>
  40988c:	mov	w1, #0x3b                  	// #59
  409890:	bl	402450 <strrchr@plt>
  409894:	cbz	x0, 4098b0 <ferror@plt+0x7110>
  409898:	ldrb	w8, [x0, #1]
  40989c:	sub	w9, w8, #0x30
  4098a0:	cmp	w9, #0x7
  4098a4:	b.cs	4098cc <ferror@plt+0x712c>  // b.hs, b.nlast
  4098a8:	ldrb	w8, [x0, #2]
  4098ac:	cbz	w8, 4098b8 <ferror@plt+0x7118>
  4098b0:	ldp	x29, x30, [sp], #16
  4098b4:	ret
  4098b8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c68>
  4098bc:	mov	w9, #0x1                   	// #1
  4098c0:	strb	w9, [x8, #3564]
  4098c4:	ldp	x29, x30, [sp], #16
  4098c8:	ret
  4098cc:	cmp	w8, #0x38
  4098d0:	b.eq	4098a8 <ferror@plt+0x7108>  // b.none
  4098d4:	b	4098b0 <ferror@plt+0x7110>
  4098d8:	stp	x29, x30, [sp, #-48]!
  4098dc:	stp	x22, x21, [sp, #16]
  4098e0:	stp	x20, x19, [sp, #32]
  4098e4:	mov	x29, sp
  4098e8:	mov	x19, x3
  4098ec:	mov	x20, x2
  4098f0:	mov	x21, x1
  4098f4:	mov	w22, w0
  4098f8:	bl	402700 <__errno_location@plt>
  4098fc:	cmp	w22, #0x1c
  409900:	mov	x8, x0
  409904:	b.ne	409920 <ferror@plt+0x7180>  // b.any
  409908:	mov	x0, x21
  40990c:	mov	x1, x20
  409910:	mov	x2, x19
  409914:	str	wzr, [x8]
  409918:	bl	40993c <ferror@plt+0x719c>
  40991c:	b	40992c <ferror@plt+0x718c>
  409920:	mov	x0, xzr
  409924:	mov	w9, #0x61                  	// #97
  409928:	str	w9, [x8]
  40992c:	ldp	x20, x19, [sp, #32]
  409930:	ldp	x22, x21, [sp, #16]
  409934:	ldp	x29, x30, [sp], #48
  409938:	ret
  40993c:	stp	x29, x30, [sp, #-80]!
  409940:	stp	x22, x21, [sp, #48]
  409944:	adrp	x21, 40c000 <ferror@plt+0x9860>
  409948:	str	x25, [sp, #16]
  40994c:	stp	x24, x23, [sp, #32]
  409950:	stp	x20, x19, [sp, #64]
  409954:	mov	x23, x2
  409958:	mov	x19, x1
  40995c:	mov	x20, x0
  409960:	add	x21, x21, #0xff2
  409964:	mov	w25, #0x2f                  	// #47
  409968:	mov	x22, x1
  40996c:	mov	x29, sp
  409970:	b	409980 <ferror@plt+0x71e0>
  409974:	mov	w8, #0x3                   	// #3
  409978:	add	x20, x20, #0x4
  40997c:	cbnz	w8, 4099e0 <ferror@plt+0x7240>
  409980:	ldr	w0, [x20]
  409984:	bl	409a14 <ferror@plt+0x7274>
  409988:	mov	w24, w0
  40998c:	lsr	w3, w0, #12
  409990:	mov	x0, x22
  409994:	mov	x1, x23
  409998:	mov	x2, x21
  40999c:	bl	402240 <snprintf@plt>
  4099a0:	sxtw	x8, w0
  4099a4:	cmp	x23, x8
  4099a8:	b.ls	409974 <ferror@plt+0x71d4>  // b.plast
  4099ac:	tbnz	w24, #8, 4099cc <ferror@plt+0x722c>
  4099b0:	subs	x9, x23, x8
  4099b4:	add	x22, x22, x8
  4099b8:	b.eq	4099d4 <ferror@plt+0x7234>  // b.none
  4099bc:	mov	w8, wzr
  4099c0:	strb	w25, [x22], #1
  4099c4:	sub	x23, x9, #0x1
  4099c8:	b	409978 <ferror@plt+0x71d8>
  4099cc:	mov	w8, #0x1                   	// #1
  4099d0:	b	409978 <ferror@plt+0x71d8>
  4099d4:	mov	x23, xzr
  4099d8:	mov	w8, wzr
  4099dc:	b	409978 <ferror@plt+0x71d8>
  4099e0:	cmp	w8, #0x3
  4099e4:	b.ne	4099f8 <ferror@plt+0x7258>  // b.any
  4099e8:	bl	402700 <__errno_location@plt>
  4099ec:	mov	x19, xzr
  4099f0:	mov	w8, #0xfffffff9            	// #-7
  4099f4:	str	w8, [x0]
  4099f8:	mov	x0, x19
  4099fc:	ldp	x20, x19, [sp, #64]
  409a00:	ldp	x22, x21, [sp, #48]
  409a04:	ldp	x24, x23, [sp, #32]
  409a08:	ldr	x25, [sp, #16]
  409a0c:	ldp	x29, x30, [sp], #80
  409a10:	ret
  409a14:	rev	w0, w0
  409a18:	ret
  409a1c:	stp	x29, x30, [sp, #-48]!
  409a20:	stp	x22, x21, [sp, #16]
  409a24:	stp	x20, x19, [sp, #32]
  409a28:	mov	x29, sp
  409a2c:	mov	x21, x3
  409a30:	mov	x19, x2
  409a34:	mov	x20, x1
  409a38:	mov	w22, w0
  409a3c:	bl	402700 <__errno_location@plt>
  409a40:	cmp	w22, #0x1c
  409a44:	b.ne	409a60 <ferror@plt+0x72c0>  // b.any
  409a48:	lsr	x2, x21, #2
  409a4c:	str	wzr, [x0]
  409a50:	mov	x0, x20
  409a54:	mov	x1, x19
  409a58:	bl	409a7c <ferror@plt+0x72dc>
  409a5c:	b	409a6c <ferror@plt+0x72cc>
  409a60:	mov	w8, #0x61                  	// #97
  409a64:	str	w8, [x0]
  409a68:	mov	w0, #0xffffffff            	// #-1
  409a6c:	ldp	x20, x19, [sp, #32]
  409a70:	ldp	x22, x21, [sp, #16]
  409a74:	ldp	x29, x30, [sp], #48
  409a78:	ret
  409a7c:	sub	sp, sp, #0x50
  409a80:	stp	x29, x30, [sp, #16]
  409a84:	stp	x24, x23, [sp, #32]
  409a88:	stp	x22, x21, [sp, #48]
  409a8c:	stp	x20, x19, [sp, #64]
  409a90:	add	x29, sp, #0x10
  409a94:	cbz	w2, 409b44 <ferror@plt+0x73a4>
  409a98:	mov	w19, w2
  409a9c:	mov	x20, x1
  409aa0:	mov	x21, x0
  409aa4:	b	409ab8 <ferror@plt+0x7318>
  409aa8:	mov	w22, w8
  409aac:	tbz	w8, #0, 409b68 <ferror@plt+0x73c8>
  409ab0:	subs	w19, w19, #0x1
  409ab4:	b.eq	409b44 <ferror@plt+0x73a4>  // b.none
  409ab8:	add	x1, sp, #0x8
  409abc:	mov	x0, x21
  409ac0:	mov	w2, wzr
  409ac4:	bl	402110 <strtoul@plt>
  409ac8:	lsr	x9, x0, #20
  409acc:	mov	w8, wzr
  409ad0:	cbnz	x9, 409aa8 <ferror@plt+0x7308>
  409ad4:	ldr	x24, [sp, #8]
  409ad8:	cmp	x24, x21
  409adc:	b.eq	409aa8 <ferror@plt+0x7308>  // b.none
  409ae0:	lsl	w0, w0, #12
  409ae4:	bl	409b84 <ferror@plt+0x73e4>
  409ae8:	str	w0, [x20]
  409aec:	ldrb	w8, [x24]
  409af0:	cmp	w8, #0x2f
  409af4:	b.eq	409b20 <ferror@plt+0x7380>  // b.none
  409af8:	cbnz	w8, 409b34 <ferror@plt+0x7394>
  409afc:	mov	w23, w0
  409b00:	mov	w0, #0x100                 	// #256
  409b04:	bl	409b84 <ferror@plt+0x73e4>
  409b08:	orr	w9, w0, w23
  409b0c:	mov	w22, #0x1                   	// #1
  409b10:	mov	w8, wzr
  409b14:	str	w9, [x20]
  409b18:	tbnz	wzr, #0, 409ab0 <ferror@plt+0x7310>
  409b1c:	b	409b68 <ferror@plt+0x73c8>
  409b20:	add	x21, x24, #0x1
  409b24:	add	x20, x20, #0x4
  409b28:	mov	w8, #0x1                   	// #1
  409b2c:	tbnz	w8, #0, 409ab0 <ferror@plt+0x7310>
  409b30:	b	409b68 <ferror@plt+0x73c8>
  409b34:	mov	w22, wzr
  409b38:	mov	w8, wzr
  409b3c:	tbnz	wzr, #0, 409ab0 <ferror@plt+0x7310>
  409b40:	b	409b68 <ferror@plt+0x73c8>
  409b44:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  409b48:	ldr	x8, [x8, #3992]
  409b4c:	adrp	x0, 40d000 <ferror@plt+0xa860>
  409b50:	add	x0, x0, #0xd0
  409b54:	mov	w1, #0x18                  	// #24
  409b58:	ldr	x3, [x8]
  409b5c:	mov	w2, #0x1                   	// #1
  409b60:	bl	4025a0 <fwrite@plt>
  409b64:	mov	w22, wzr
  409b68:	mov	w0, w22
  409b6c:	ldp	x20, x19, [sp, #64]
  409b70:	ldp	x22, x21, [sp, #48]
  409b74:	ldp	x24, x23, [sp, #32]
  409b78:	ldp	x29, x30, [sp, #16]
  409b7c:	add	sp, sp, #0x50
  409b80:	ret
  409b84:	rev	w0, w0
  409b88:	ret
  409b8c:	mov	w0, wzr
  409b90:	ret
  409b94:	mov	w0, wzr
  409b98:	ret
  409b9c:	stp	x29, x30, [sp, #-32]!
  409ba0:	mov	x29, sp
  409ba4:	mov	w8, #0x1                   	// #1
  409ba8:	str	w8, [x29, #28]
  409bac:	str	x19, [sp, #16]
  409bb0:	mov	x19, x0
  409bb4:	ldr	w0, [x0]
  409bb8:	add	x3, x29, #0x1c
  409bbc:	mov	w1, #0x10e                 	// #270
  409bc0:	mov	w2, #0xc                   	// #12
  409bc4:	mov	w4, #0x4                   	// #4
  409bc8:	bl	4022e0 <setsockopt@plt>
  409bcc:	tbnz	w0, #31, 409bdc <ferror@plt+0x743c>
  409bd0:	ldr	w8, [x19, #48]
  409bd4:	orr	w8, w8, #0x4
  409bd8:	str	w8, [x19, #48]
  409bdc:	ldr	x19, [sp, #16]
  409be0:	ldp	x29, x30, [sp], #32
  409be4:	ret
  409be8:	sub	sp, sp, #0x20
  409bec:	stp	x29, x30, [sp, #16]
  409bf0:	add	x29, sp, #0x10
  409bf4:	stur	w1, [x29, #-4]
  409bf8:	ldr	w0, [x0]
  409bfc:	sub	x3, x29, #0x4
  409c00:	mov	w1, #0x10e                 	// #270
  409c04:	mov	w2, #0x1                   	// #1
  409c08:	mov	w4, #0x4                   	// #4
  409c0c:	bl	4022e0 <setsockopt@plt>
  409c10:	ldp	x29, x30, [sp, #16]
  409c14:	add	sp, sp, #0x20
  409c18:	ret
  409c1c:	stp	x29, x30, [sp, #-32]!
  409c20:	str	x19, [sp, #16]
  409c24:	mov	x19, x0
  409c28:	ldr	w0, [x0]
  409c2c:	mov	x29, sp
  409c30:	tbnz	w0, #31, 409c40 <ferror@plt+0x74a0>
  409c34:	bl	402440 <close@plt>
  409c38:	mov	w8, #0xffffffff            	// #-1
  409c3c:	str	w8, [x19]
  409c40:	ldr	x19, [sp, #16]
  409c44:	ldp	x29, x30, [sp], #32
  409c48:	ret
  409c4c:	sub	sp, sp, #0x40
  409c50:	stp	x29, x30, [sp, #16]
  409c54:	stp	x20, x19, [sp, #48]
  409c58:	add	x29, sp, #0x10
  409c5c:	mov	w20, w1
  409c60:	mov	w8, #0x8000                	// #32768
  409c64:	mov	w9, #0x1                   	// #1
  409c68:	movi	v0.2d, #0x0
  409c6c:	mov	w1, #0x3                   	// #3
  409c70:	str	x21, [sp, #32]
  409c74:	mov	x19, x0
  409c78:	str	w8, [x29, #24]
  409c7c:	stur	w9, [x29, #-4]
  409c80:	stp	q0, q0, [x0, #16]
  409c84:	str	xzr, [x0, #48]
  409c88:	str	q0, [x0]
  409c8c:	str	w2, [x0, #36]
  409c90:	mov	w0, #0x10                  	// #16
  409c94:	movk	w1, #0x8, lsl #16
  409c98:	bl	4025c0 <socket@plt>
  409c9c:	str	w0, [x19]
  409ca0:	tbnz	w0, #31, 409d68 <ferror@plt+0x75c8>
  409ca4:	add	x3, x29, #0x18
  409ca8:	mov	w1, #0x1                   	// #1
  409cac:	mov	w2, #0x7                   	// #7
  409cb0:	mov	w4, #0x4                   	// #4
  409cb4:	bl	4022e0 <setsockopt@plt>
  409cb8:	tbnz	w0, #31, 409d74 <ferror@plt+0x75d4>
  409cbc:	adrp	x3, 41d000 <ferror@plt+0x1a860>
  409cc0:	ldr	w0, [x19]
  409cc4:	ldr	x3, [x3, #4024]
  409cc8:	mov	w1, #0x1                   	// #1
  409ccc:	mov	w2, #0x8                   	// #8
  409cd0:	mov	w4, #0x4                   	// #4
  409cd4:	bl	4022e0 <setsockopt@plt>
  409cd8:	tbnz	w0, #31, 409d80 <ferror@plt+0x75e0>
  409cdc:	ldr	w0, [x19]
  409ce0:	sub	x3, x29, #0x4
  409ce4:	mov	w1, #0x10e                 	// #270
  409ce8:	mov	w2, #0xb                   	// #11
  409cec:	mov	w4, #0x4                   	// #4
  409cf0:	bl	4022e0 <setsockopt@plt>
  409cf4:	mov	x21, x19
  409cf8:	str	xzr, [x21, #4]!
  409cfc:	mov	w8, #0x10                  	// #16
  409d00:	strh	w8, [x21]
  409d04:	ldr	w0, [x19]
  409d08:	mov	w2, #0xc                   	// #12
  409d0c:	mov	x1, x21
  409d10:	str	w20, [x19, #12]
  409d14:	mov	w20, #0xc                   	// #12
  409d18:	bl	4021c0 <bind@plt>
  409d1c:	tbnz	w0, #31, 409d8c <ferror@plt+0x75ec>
  409d20:	str	w20, [x29, #28]
  409d24:	ldr	w0, [x19]
  409d28:	add	x2, x29, #0x1c
  409d2c:	mov	x1, x21
  409d30:	bl	402730 <getsockname@plt>
  409d34:	tbnz	w0, #31, 409d98 <ferror@plt+0x75f8>
  409d38:	ldr	w2, [x29, #28]
  409d3c:	cmp	w2, #0xc
  409d40:	b.ne	409da8 <ferror@plt+0x7608>  // b.any
  409d44:	ldrh	w2, [x21]
  409d48:	cmp	w2, #0x10
  409d4c:	b.ne	409dbc <ferror@plt+0x761c>  // b.any
  409d50:	mov	x0, xzr
  409d54:	bl	4022c0 <time@plt>
  409d58:	mov	x8, x0
  409d5c:	mov	w0, wzr
  409d60:	str	w8, [x19, #28]
  409d64:	b	409dd8 <ferror@plt+0x7638>
  409d68:	adrp	x0, 40d000 <ferror@plt+0xa860>
  409d6c:	add	x0, x0, #0xe9
  409d70:	b	409da0 <ferror@plt+0x7600>
  409d74:	adrp	x0, 40d000 <ferror@plt+0xa860>
  409d78:	add	x0, x0, #0x104
  409d7c:	b	409da0 <ferror@plt+0x7600>
  409d80:	adrp	x0, 40d000 <ferror@plt+0xa860>
  409d84:	add	x0, x0, #0x10e
  409d88:	b	409da0 <ferror@plt+0x7600>
  409d8c:	adrp	x0, 40d000 <ferror@plt+0xa860>
  409d90:	add	x0, x0, #0x118
  409d94:	b	409da0 <ferror@plt+0x7600>
  409d98:	adrp	x0, 40d000 <ferror@plt+0xa860>
  409d9c:	add	x0, x0, #0x133
  409da0:	bl	402140 <perror@plt>
  409da4:	b	409dd4 <ferror@plt+0x7634>
  409da8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  409dac:	ldr	x8, [x8, #3992]
  409db0:	adrp	x1, 40d000 <ferror@plt+0xa860>
  409db4:	add	x1, x1, #0x146
  409db8:	b	409dcc <ferror@plt+0x762c>
  409dbc:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  409dc0:	ldr	x8, [x8, #3992]
  409dc4:	adrp	x1, 40d000 <ferror@plt+0xa860>
  409dc8:	add	x1, x1, #0x15f
  409dcc:	ldr	x0, [x8]
  409dd0:	bl	402760 <fprintf@plt>
  409dd4:	mov	w0, #0xffffffff            	// #-1
  409dd8:	ldp	x20, x19, [sp, #48]
  409ddc:	ldr	x21, [sp, #32]
  409de0:	ldp	x29, x30, [sp, #16]
  409de4:	add	sp, sp, #0x40
  409de8:	ret
  409dec:	stp	x29, x30, [sp, #-16]!
  409df0:	mov	w2, wzr
  409df4:	mov	x29, sp
  409df8:	bl	409c4c <ferror@plt+0x74ac>
  409dfc:	ldp	x29, x30, [sp], #16
  409e00:	ret
  409e04:	sub	sp, sp, #0xc0
  409e08:	mov	x8, #0x18                  	// #24
  409e0c:	movk	x8, #0x6a, lsl #32
  409e10:	movi	v0.2d, #0x0
  409e14:	movk	x8, #0x301, lsl #48
  409e18:	stp	x29, x30, [sp, #160]
  409e1c:	str	xzr, [sp, #144]
  409e20:	stp	q0, q0, [sp, #112]
  409e24:	stp	q0, q0, [sp, #80]
  409e28:	stp	q0, q0, [sp, #48]
  409e2c:	stp	q0, q0, [sp, #16]
  409e30:	str	q0, [sp]
  409e34:	str	x8, [sp]
  409e38:	ldr	w8, [x0, #28]
  409e3c:	str	x19, [sp, #176]
  409e40:	mov	x19, x0
  409e44:	add	x29, sp, #0xa0
  409e48:	add	w8, w8, #0x1
  409e4c:	stp	w8, w8, [x0, #28]
  409e50:	str	w8, [sp, #8]
  409e54:	strb	w1, [sp, #16]
  409e58:	cbz	x2, 409e6c <ferror@plt+0x76cc>
  409e5c:	mov	x0, sp
  409e60:	mov	w1, #0x98                  	// #152
  409e64:	blr	x2
  409e68:	cbnz	w0, 409e80 <ferror@plt+0x76e0>
  409e6c:	ldr	w0, [x19]
  409e70:	mov	x1, sp
  409e74:	mov	w2, #0x98                  	// #152
  409e78:	mov	w3, wzr
  409e7c:	bl	402550 <send@plt>
  409e80:	ldr	x19, [sp, #176]
  409e84:	ldp	x29, x30, [sp, #160]
  409e88:	add	sp, sp, #0xc0
  409e8c:	ret
  409e90:	sub	sp, sp, #0xc0
  409e94:	mov	x8, #0x18                  	// #24
  409e98:	movk	x8, #0x16, lsl #32
  409e9c:	movi	v0.2d, #0x0
  409ea0:	movk	x8, #0x301, lsl #48
  409ea4:	stp	x29, x30, [sp, #160]
  409ea8:	str	xzr, [sp, #144]
  409eac:	stp	q0, q0, [sp, #112]
  409eb0:	stp	q0, q0, [sp, #80]
  409eb4:	stp	q0, q0, [sp, #48]
  409eb8:	stp	q0, q0, [sp, #16]
  409ebc:	str	q0, [sp]
  409ec0:	str	x8, [sp]
  409ec4:	ldr	w8, [x0, #28]
  409ec8:	str	x19, [sp, #176]
  409ecc:	mov	x19, x0
  409ed0:	add	x29, sp, #0xa0
  409ed4:	add	w8, w8, #0x1
  409ed8:	stp	w8, w8, [x0, #28]
  409edc:	str	w8, [sp, #8]
  409ee0:	strb	w1, [sp, #16]
  409ee4:	cbz	x2, 409ef8 <ferror@plt+0x7758>
  409ee8:	mov	x0, sp
  409eec:	mov	w1, #0x98                  	// #152
  409ef0:	blr	x2
  409ef4:	cbnz	w0, 409f0c <ferror@plt+0x776c>
  409ef8:	ldr	w0, [x19]
  409efc:	mov	x1, sp
  409f00:	mov	w2, #0x98                  	// #152
  409f04:	mov	w3, wzr
  409f08:	bl	402550 <send@plt>
  409f0c:	ldr	x19, [sp, #176]
  409f10:	ldp	x29, x30, [sp, #160]
  409f14:	add	sp, sp, #0xc0
  409f18:	ret
  409f1c:	sub	sp, sp, #0x30
  409f20:	mov	x8, #0x1c                  	// #28
  409f24:	movk	x8, #0x4a, lsl #32
  409f28:	movk	x8, #0x301, lsl #48
  409f2c:	stp	x29, x30, [sp, #32]
  409f30:	str	x8, [sp]
  409f34:	ldr	w8, [x0, #28]
  409f38:	mov	w2, #0x1c                  	// #28
  409f3c:	mov	w3, wzr
  409f40:	add	x29, sp, #0x20
  409f44:	add	w8, w8, #0x1
  409f48:	stp	w8, w8, [x0, #28]
  409f4c:	stp	w8, wzr, [sp, #8]
  409f50:	strb	w1, [sp, #16]
  409f54:	stur	xzr, [sp, #17]
  409f58:	str	wzr, [sp, #24]
  409f5c:	ldr	w0, [x0]
  409f60:	mov	x1, sp
  409f64:	bl	402550 <send@plt>
  409f68:	ldp	x29, x30, [sp, #32]
  409f6c:	add	sp, sp, #0x30
  409f70:	ret
  409f74:	sub	sp, sp, #0xc0
  409f78:	mov	x8, #0x1c                  	// #28
  409f7c:	movk	x8, #0x1a, lsl #32
  409f80:	movi	v0.2d, #0x0
  409f84:	movk	x8, #0x301, lsl #48
  409f88:	stp	x29, x30, [sp, #160]
  409f8c:	stur	q0, [sp, #140]
  409f90:	stp	q0, q0, [sp, #112]
  409f94:	stp	q0, q0, [sp, #80]
  409f98:	stp	q0, q0, [sp, #48]
  409f9c:	stp	q0, q0, [sp, #16]
  409fa0:	str	q0, [sp]
  409fa4:	str	x8, [sp]
  409fa8:	ldr	w8, [x0, #28]
  409fac:	str	x19, [sp, #176]
  409fb0:	mov	x19, x0
  409fb4:	add	x29, sp, #0xa0
  409fb8:	add	w8, w8, #0x1
  409fbc:	stp	w8, w8, [x0, #28]
  409fc0:	str	w8, [sp, #8]
  409fc4:	strb	w1, [sp, #16]
  409fc8:	cbz	x2, 409fdc <ferror@plt+0x783c>
  409fcc:	mov	x0, sp
  409fd0:	mov	w1, #0x9c                  	// #156
  409fd4:	blr	x2
  409fd8:	cbnz	w0, 409ff0 <ferror@plt+0x7850>
  409fdc:	ldr	w0, [x19]
  409fe0:	mov	x1, sp
  409fe4:	mov	w2, #0x9c                  	// #156
  409fe8:	mov	w3, wzr
  409fec:	bl	402550 <send@plt>
  409ff0:	ldr	x19, [sp, #176]
  409ff4:	ldp	x29, x30, [sp, #160]
  409ff8:	add	sp, sp, #0xc0
  409ffc:	ret
  40a000:	sub	sp, sp, #0x30
  40a004:	mov	x8, #0x1c                  	// #28
  40a008:	movk	x8, #0x22, lsl #32
  40a00c:	movk	x8, #0x301, lsl #48
  40a010:	stp	x29, x30, [sp, #32]
  40a014:	str	x8, [sp]
  40a018:	ldr	w8, [x0, #28]
  40a01c:	mov	w2, #0x1c                  	// #28
  40a020:	mov	w3, wzr
  40a024:	add	x29, sp, #0x20
  40a028:	add	w8, w8, #0x1
  40a02c:	stp	w8, w8, [x0, #28]
  40a030:	stp	w8, wzr, [sp, #8]
  40a034:	strb	w1, [sp, #16]
  40a038:	stur	xzr, [sp, #17]
  40a03c:	str	wzr, [sp, #24]
  40a040:	ldr	w0, [x0]
  40a044:	mov	x1, sp
  40a048:	bl	402550 <send@plt>
  40a04c:	ldp	x29, x30, [sp, #32]
  40a050:	add	sp, sp, #0x30
  40a054:	ret
  40a058:	sub	sp, sp, #0x140
  40a05c:	mov	x8, sp
  40a060:	movi	v0.2d, #0x0
  40a064:	add	x8, x8, #0x10c
  40a068:	str	q0, [x8]
  40a06c:	mov	x8, #0x1c                  	// #28
  40a070:	movk	x8, #0x1e, lsl #32
  40a074:	movk	x8, #0x301, lsl #48
  40a078:	stp	x29, x30, [sp, #288]
  40a07c:	stp	x28, x19, [sp, #304]
  40a080:	stp	q0, q0, [sp, #224]
  40a084:	stp	q0, q0, [sp, #192]
  40a088:	stp	q0, q0, [sp, #160]
  40a08c:	stp	q0, q0, [sp, #128]
  40a090:	stp	q0, q0, [sp, #96]
  40a094:	stp	q0, q0, [sp, #64]
  40a098:	stp	q0, q0, [sp, #32]
  40a09c:	stp	q0, q0, [sp]
  40a0a0:	str	q0, [sp, #256]
  40a0a4:	str	x8, [sp]
  40a0a8:	ldr	w8, [x0, #28]
  40a0ac:	mov	x19, x0
  40a0b0:	add	x29, sp, #0x120
  40a0b4:	add	w8, w8, #0x1
  40a0b8:	stp	w8, w8, [x0, #28]
  40a0bc:	str	w8, [sp, #8]
  40a0c0:	strb	w1, [sp, #16]
  40a0c4:	cbz	x2, 40a0d8 <ferror@plt+0x7938>
  40a0c8:	mov	x0, sp
  40a0cc:	mov	w1, #0x11c                 	// #284
  40a0d0:	blr	x2
  40a0d4:	cbnz	w0, 40a0ec <ferror@plt+0x794c>
  40a0d8:	ldr	w0, [x19]
  40a0dc:	mov	x1, sp
  40a0e0:	mov	w2, #0x11c                 	// #284
  40a0e4:	mov	w3, wzr
  40a0e8:	bl	402550 <send@plt>
  40a0ec:	ldp	x28, x19, [sp, #304]
  40a0f0:	ldp	x29, x30, [sp, #288]
  40a0f4:	add	sp, sp, #0x140
  40a0f8:	ret
  40a0fc:	sub	sp, sp, #0x30
  40a100:	mov	x8, #0x14                  	// #20
  40a104:	movk	x8, #0x42, lsl #32
  40a108:	movk	x8, #0x301, lsl #48
  40a10c:	stp	x29, x30, [sp, #32]
  40a110:	str	x8, [sp, #8]
  40a114:	ldr	w8, [x0, #28]
  40a118:	mov	w2, #0x14                  	// #20
  40a11c:	mov	w3, wzr
  40a120:	add	x29, sp, #0x20
  40a124:	add	w8, w8, #0x1
  40a128:	stp	w8, w8, [x0, #28]
  40a12c:	stp	w8, wzr, [sp, #16]
  40a130:	strb	w1, [sp, #24]
  40a134:	strb	wzr, [sp, #25]
  40a138:	strh	wzr, [sp, #26]
  40a13c:	ldr	w0, [x0]
  40a140:	add	x1, sp, #0x8
  40a144:	bl	402550 <send@plt>
  40a148:	ldp	x29, x30, [sp, #32]
  40a14c:	add	sp, sp, #0x30
  40a150:	ret
  40a154:	sub	sp, sp, #0x30
  40a158:	mov	x8, #0x18                  	// #24
  40a15c:	movk	x8, #0x56, lsl #32
  40a160:	movk	x8, #0x301, lsl #48
  40a164:	stp	x29, x30, [sp, #32]
  40a168:	str	x8, [sp, #8]
  40a16c:	ldr	w8, [x0, #28]
  40a170:	mov	w2, #0x18                  	// #24
  40a174:	mov	w3, wzr
  40a178:	add	x29, sp, #0x20
  40a17c:	add	w8, w8, #0x1
  40a180:	stp	w8, w8, [x0, #28]
  40a184:	stp	w8, wzr, [sp, #16]
  40a188:	strb	w1, [sp, #24]
  40a18c:	str	wzr, [sp, #28]
  40a190:	ldr	w0, [x0]
  40a194:	add	x1, sp, #0x8
  40a198:	bl	402550 <send@plt>
  40a19c:	ldp	x29, x30, [sp, #32]
  40a1a0:	add	sp, sp, #0x30
  40a1a4:	ret
  40a1a8:	sub	sp, sp, #0x30
  40a1ac:	mov	x8, #0x14                  	// #20
  40a1b0:	movk	x8, #0x52, lsl #32
  40a1b4:	movk	x8, #0x301, lsl #48
  40a1b8:	stp	x29, x30, [sp, #32]
  40a1bc:	str	x8, [sp, #8]
  40a1c0:	ldr	w8, [x0, #28]
  40a1c4:	mov	w2, #0x14                  	// #20
  40a1c8:	mov	w3, wzr
  40a1cc:	add	x29, sp, #0x20
  40a1d0:	add	w8, w8, #0x1
  40a1d4:	stp	w8, w8, [x0, #28]
  40a1d8:	stp	w8, wzr, [sp, #16]
  40a1dc:	strb	w1, [sp, #24]
  40a1e0:	ldr	w0, [x0]
  40a1e4:	add	x1, sp, #0x8
  40a1e8:	bl	402550 <send@plt>
  40a1ec:	ldp	x29, x30, [sp, #32]
  40a1f0:	add	sp, sp, #0x30
  40a1f4:	ret
  40a1f8:	stp	x29, x30, [sp, #-48]!
  40a1fc:	stp	x28, x21, [sp, #16]
  40a200:	stp	x20, x19, [sp, #32]
  40a204:	mov	x29, sp
  40a208:	sub	sp, sp, #0x420
  40a20c:	mov	x20, x2
  40a210:	mov	w21, w1
  40a214:	mov	x19, x0
  40a218:	add	x0, sp, #0x8
  40a21c:	mov	w2, #0x414                 	// #1044
  40a220:	mov	w1, wzr
  40a224:	bl	402360 <memset@plt>
  40a228:	mov	x8, #0x14                  	// #20
  40a22c:	movk	x8, #0x5a, lsl #32
  40a230:	movk	x8, #0x301, lsl #48
  40a234:	str	x8, [sp, #8]
  40a238:	ldr	w8, [x19, #28]
  40a23c:	add	w8, w8, #0x1
  40a240:	stp	w8, w8, [x19, #28]
  40a244:	str	w8, [sp, #16]
  40a248:	strb	w21, [sp, #24]
  40a24c:	cbz	x20, 40a278 <ferror@plt+0x7ad8>
  40a250:	add	x0, sp, #0x8
  40a254:	mov	w1, #0x414                 	// #1044
  40a258:	blr	x20
  40a25c:	cbnz	w0, 40a27c <ferror@plt+0x7adc>
  40a260:	ldr	w0, [x19]
  40a264:	ldr	w2, [sp, #8]
  40a268:	add	x1, sp, #0x8
  40a26c:	mov	w3, wzr
  40a270:	bl	402550 <send@plt>
  40a274:	b	40a27c <ferror@plt+0x7adc>
  40a278:	mov	w0, #0xffffffea            	// #-22
  40a27c:	add	sp, sp, #0x420
  40a280:	ldp	x20, x19, [sp, #32]
  40a284:	ldp	x28, x21, [sp, #16]
  40a288:	ldp	x29, x30, [sp], #48
  40a28c:	ret
  40a290:	stp	x29, x30, [sp, #-16]!
  40a294:	mov	x29, sp
  40a298:	cbz	w1, 40a2a8 <ferror@plt+0x7b08>
  40a29c:	bl	40a330 <ferror@plt+0x7b90>
  40a2a0:	ldp	x29, x30, [sp], #16
  40a2a4:	ret
  40a2a8:	mov	w2, #0x1                   	// #1
  40a2ac:	bl	40a2b8 <ferror@plt+0x7b18>
  40a2b0:	ldp	x29, x30, [sp], #16
  40a2b4:	ret
  40a2b8:	sub	sp, sp, #0x40
  40a2bc:	cmp	w1, #0x7
  40a2c0:	stp	x29, x30, [sp, #48]
  40a2c4:	add	x29, sp, #0x30
  40a2c8:	b.eq	40a2d0 <ferror@plt+0x7b30>  // b.none
  40a2cc:	cbnz	w1, 40a320 <ferror@plt+0x7b80>
  40a2d0:	mov	x8, #0x28                  	// #40
  40a2d4:	movk	x8, #0x12, lsl #32
  40a2d8:	movk	x8, #0x301, lsl #48
  40a2dc:	str	x8, [sp, #8]
  40a2e0:	ldr	w8, [x0, #28]
  40a2e4:	mov	w9, #0x8                   	// #8
  40a2e8:	movk	w9, #0x1d, lsl #16
  40a2ec:	mov	w3, wzr
  40a2f0:	add	w8, w8, #0x1
  40a2f4:	stp	w8, w8, [x0, #28]
  40a2f8:	stp	w8, wzr, [sp, #16]
  40a2fc:	strb	w1, [sp, #24]
  40a300:	stur	xzr, [sp, #25]
  40a304:	str	xzr, [sp, #32]
  40a308:	stp	w9, w2, [sp, #40]
  40a30c:	ldr	w0, [x0]
  40a310:	add	x1, sp, #0x8
  40a314:	mov	w2, #0x28                  	// #40
  40a318:	bl	402550 <send@plt>
  40a31c:	b	40a324 <ferror@plt+0x7b84>
  40a320:	bl	40a330 <ferror@plt+0x7b90>
  40a324:	ldp	x29, x30, [sp, #48]
  40a328:	add	sp, sp, #0x40
  40a32c:	ret
  40a330:	sub	sp, sp, #0x30
  40a334:	mov	x8, #0x20                  	// #32
  40a338:	movk	x8, #0x12, lsl #32
  40a33c:	movk	x8, #0x301, lsl #48
  40a340:	stp	x29, x30, [sp, #32]
  40a344:	str	x8, [sp]
  40a348:	ldr	w8, [x0, #28]
  40a34c:	mov	w2, #0x20                  	// #32
  40a350:	mov	w3, wzr
  40a354:	add	x29, sp, #0x20
  40a358:	add	w8, w8, #0x1
  40a35c:	stp	w8, w8, [x0, #28]
  40a360:	stp	w8, wzr, [sp, #8]
  40a364:	strb	w1, [sp, #16]
  40a368:	stur	xzr, [sp, #17]
  40a36c:	str	xzr, [sp, #24]
  40a370:	ldr	w0, [x0]
  40a374:	mov	x1, sp
  40a378:	bl	402550 <send@plt>
  40a37c:	ldp	x29, x30, [sp, #32]
  40a380:	add	sp, sp, #0x30
  40a384:	ret
  40a388:	stp	x29, x30, [sp, #-48]!
  40a38c:	stp	x28, x21, [sp, #16]
  40a390:	stp	x20, x19, [sp, #32]
  40a394:	mov	x29, sp
  40a398:	sub	sp, sp, #0x420
  40a39c:	mov	x20, x2
  40a3a0:	mov	w21, w1
  40a3a4:	cmp	w1, #0x11
  40a3a8:	mov	x19, x0
  40a3ac:	b.eq	40a3b4 <ferror@plt+0x7c14>  // b.none
  40a3b0:	cbnz	w21, 40a414 <ferror@plt+0x7c74>
  40a3b4:	mov	x0, sp
  40a3b8:	mov	w2, #0x420                 	// #1056
  40a3bc:	mov	w1, wzr
  40a3c0:	bl	402360 <memset@plt>
  40a3c4:	mov	x8, #0x20                  	// #32
  40a3c8:	movk	x8, #0x12, lsl #32
  40a3cc:	movk	x8, #0x301, lsl #48
  40a3d0:	str	x8, [sp]
  40a3d4:	ldr	w8, [x19, #28]
  40a3d8:	add	w8, w8, #0x1
  40a3dc:	stp	w8, w8, [x19, #28]
  40a3e0:	str	w8, [sp, #8]
  40a3e4:	strb	w21, [sp, #16]
  40a3e8:	cbz	x20, 40a424 <ferror@plt+0x7c84>
  40a3ec:	mov	x0, sp
  40a3f0:	mov	w1, #0x420                 	// #1056
  40a3f4:	blr	x20
  40a3f8:	cbnz	w0, 40a428 <ferror@plt+0x7c88>
  40a3fc:	ldr	w0, [x19]
  40a400:	ldr	w2, [sp]
  40a404:	mov	x1, sp
  40a408:	mov	w3, wzr
  40a40c:	bl	402550 <send@plt>
  40a410:	b	40a428 <ferror@plt+0x7c88>
  40a414:	mov	x0, x19
  40a418:	mov	w1, w21
  40a41c:	bl	40a330 <ferror@plt+0x7b90>
  40a420:	b	40a428 <ferror@plt+0x7c88>
  40a424:	mov	w0, #0xffffffea            	// #-22
  40a428:	add	sp, sp, #0x420
  40a42c:	ldp	x20, x19, [sp, #32]
  40a430:	ldp	x28, x21, [sp, #16]
  40a434:	ldp	x29, x30, [sp], #48
  40a438:	ret
  40a43c:	sub	sp, sp, #0xc0
  40a440:	mov	x9, #0x20                  	// #32
  40a444:	movk	x9, #0x1e, lsl #32
  40a448:	movi	v0.2d, #0x0
  40a44c:	movk	x9, #0x301, lsl #48
  40a450:	stp	x29, x30, [sp, #160]
  40a454:	stp	q0, q0, [sp, #128]
  40a458:	stp	q0, q0, [sp, #96]
  40a45c:	stp	q0, q0, [sp, #64]
  40a460:	stp	q0, q0, [sp, #32]
  40a464:	stp	q0, q0, [sp]
  40a468:	str	x9, [sp]
  40a46c:	ldr	w9, [x0, #28]
  40a470:	str	x19, [sp, #176]
  40a474:	mov	x8, x1
  40a478:	mov	x19, x0
  40a47c:	add	w9, w9, #0x1
  40a480:	stp	w9, w9, [x0, #28]
  40a484:	str	w9, [sp, #8]
  40a488:	mov	w9, #0x7                   	// #7
  40a48c:	mov	x0, sp
  40a490:	mov	w1, #0xa0                  	// #160
  40a494:	add	x29, sp, #0xa0
  40a498:	strb	w9, [sp, #16]
  40a49c:	blr	x8
  40a4a0:	cbnz	w0, 40a4b8 <ferror@plt+0x7d18>
  40a4a4:	ldr	w0, [x19]
  40a4a8:	mov	x1, sp
  40a4ac:	mov	w2, #0xa0                  	// #160
  40a4b0:	mov	w3, wzr
  40a4b4:	bl	402550 <send@plt>
  40a4b8:	ldr	x19, [sp, #176]
  40a4bc:	ldp	x29, x30, [sp, #160]
  40a4c0:	add	sp, sp, #0xc0
  40a4c4:	ret
  40a4c8:	sub	sp, sp, #0x30
  40a4cc:	mov	x8, #0x1c                  	// #28
  40a4d0:	movk	x8, #0x5e, lsl #32
  40a4d4:	movk	x8, #0x301, lsl #48
  40a4d8:	stp	x29, x30, [sp, #32]
  40a4dc:	stp	xzr, xzr, [sp, #8]
  40a4e0:	str	wzr, [sp, #24]
  40a4e4:	str	x8, [sp]
  40a4e8:	ldr	w8, [x0, #28]
  40a4ec:	mov	w3, wzr
  40a4f0:	add	x29, sp, #0x20
  40a4f4:	add	w8, w8, #0x1
  40a4f8:	stp	w8, w8, [x0, #28]
  40a4fc:	stp	w8, wzr, [sp, #8]
  40a500:	strb	w1, [sp, #16]
  40a504:	str	w2, [sp, #24]
  40a508:	ldr	w0, [x0]
  40a50c:	mov	x1, sp
  40a510:	mov	w2, #0x1c                  	// #28
  40a514:	bl	402550 <send@plt>
  40a518:	ldp	x29, x30, [sp, #32]
  40a51c:	add	sp, sp, #0x30
  40a520:	ret
  40a524:	stp	x29, x30, [sp, #-16]!
  40a528:	ldr	w0, [x0]
  40a52c:	mov	w3, wzr
  40a530:	sxtw	x2, w2
  40a534:	mov	x29, sp
  40a538:	bl	402550 <send@plt>
  40a53c:	ldp	x29, x30, [sp], #16
  40a540:	ret
  40a544:	stp	x29, x30, [sp, #-32]!
  40a548:	stp	x28, x19, [sp, #16]
  40a54c:	mov	x29, sp
  40a550:	sub	sp, sp, #0x400
  40a554:	mov	x19, x0
  40a558:	ldr	w0, [x0]
  40a55c:	mov	w3, wzr
  40a560:	sxtw	x2, w2
  40a564:	bl	402550 <send@plt>
  40a568:	mov	x8, x0
  40a56c:	tbnz	w8, #31, 40a608 <ferror@plt+0x7e68>
  40a570:	ldr	w0, [x19]
  40a574:	mov	x1, sp
  40a578:	mov	w2, #0x400                 	// #1024
  40a57c:	mov	w3, #0x42                  	// #66
  40a580:	bl	402460 <recv@plt>
  40a584:	tbnz	w0, #31, 40a5d8 <ferror@plt+0x7e38>
  40a588:	cmp	w0, #0x10
  40a58c:	b.lt	40a5d0 <ferror@plt+0x7e30>  // b.tstop
  40a590:	mov	x9, sp
  40a594:	ldr	w10, [x9]
  40a598:	mov	w8, wzr
  40a59c:	cmp	w10, #0x10
  40a5a0:	b.cc	40a608 <ferror@plt+0x7e68>  // b.lo, b.ul, b.last
  40a5a4:	cmp	w10, w0
  40a5a8:	b.hi	40a608 <ferror@plt+0x7e68>  // b.pmore
  40a5ac:	ldrh	w8, [x9, #4]
  40a5b0:	cmp	w8, #0x2
  40a5b4:	b.eq	40a5ec <ferror@plt+0x7e4c>  // b.none
  40a5b8:	add	w8, w10, #0x3
  40a5bc:	and	w8, w8, #0xfffffffc
  40a5c0:	sub	w0, w0, w8
  40a5c4:	cmp	w0, #0xf
  40a5c8:	add	x9, x9, x8
  40a5cc:	b.gt	40a594 <ferror@plt+0x7df4>
  40a5d0:	mov	w8, wzr
  40a5d4:	b	40a608 <ferror@plt+0x7e68>
  40a5d8:	bl	402700 <__errno_location@plt>
  40a5dc:	ldr	w8, [x0]
  40a5e0:	cmp	w8, #0xb
  40a5e4:	csetm	w8, ne  // ne = any
  40a5e8:	b	40a608 <ferror@plt+0x7e68>
  40a5ec:	cmp	w10, #0x23
  40a5f0:	b.ls	40a61c <ferror@plt+0x7e7c>  // b.plast
  40a5f4:	ldr	w8, [x9, #16]
  40a5f8:	neg	w19, w8
  40a5fc:	bl	402700 <__errno_location@plt>
  40a600:	str	w19, [x0]
  40a604:	mov	w8, #0xffffffff            	// #-1
  40a608:	mov	w0, w8
  40a60c:	add	sp, sp, #0x400
  40a610:	ldp	x28, x19, [sp, #16]
  40a614:	ldp	x29, x30, [sp], #32
  40a618:	ret
  40a61c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40a620:	ldr	x8, [x8, #3992]
  40a624:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40a628:	add	x0, x0, #0x178
  40a62c:	mov	w1, #0x10                  	// #16
  40a630:	ldr	x3, [x8]
  40a634:	mov	w2, #0x1                   	// #1
  40a638:	bl	4025a0 <fwrite@plt>
  40a63c:	b	40a604 <ferror@plt+0x7e64>
  40a640:	sub	sp, sp, #0x90
  40a644:	stp	x29, x30, [sp, #128]
  40a648:	add	x29, sp, #0x80
  40a64c:	add	w8, w3, #0x10
  40a650:	mov	w9, #0x301                 	// #769
  40a654:	sturh	w1, [x29, #-12]
  40a658:	adrp	x10, 40d000 <ferror@plt+0xa860>
  40a65c:	stur	w8, [x29, #-16]
  40a660:	sturh	w9, [x29, #-10]
  40a664:	add	x10, x10, #0x480
  40a668:	ldr	w8, [x0, #28]
  40a66c:	ldr	x13, [x10]
  40a670:	ldr	w10, [x10, #8]
  40a674:	sub	x11, x29, #0x10
  40a678:	mov	w12, #0x10                  	// #16
  40a67c:	sxtw	x9, w3
  40a680:	add	w8, w8, #0x1
  40a684:	stp	w8, w8, [x0, #28]
  40a688:	stur	x13, [x29, #-32]
  40a68c:	sub	x13, x29, #0x20
  40a690:	stur	w10, [x29, #-24]
  40a694:	mov	w10, #0xc                   	// #12
  40a698:	stp	x11, x12, [sp, #64]
  40a69c:	add	x11, sp, #0x40
  40a6a0:	stp	x2, x9, [sp, #80]
  40a6a4:	mov	w9, #0x2                   	// #2
  40a6a8:	stp	w8, wzr, [x29, #-8]
  40a6ac:	str	x13, [sp, #8]
  40a6b0:	str	w10, [sp, #16]
  40a6b4:	stp	x11, x9, [sp, #24]
  40a6b8:	stp	xzr, xzr, [sp, #40]
  40a6bc:	str	wzr, [sp, #56]
  40a6c0:	ldr	w0, [x0]
  40a6c4:	add	x1, sp, #0x8
  40a6c8:	mov	w2, wzr
  40a6cc:	bl	4023b0 <sendmsg@plt>
  40a6d0:	ldp	x29, x30, [sp, #128]
  40a6d4:	add	sp, sp, #0x90
  40a6d8:	ret
  40a6dc:	sub	sp, sp, #0x70
  40a6e0:	adrp	x8, 40d000 <ferror@plt+0xa860>
  40a6e4:	add	x8, x8, #0x48c
  40a6e8:	ldr	x9, [x8]
  40a6ec:	ldr	w8, [x8, #8]
  40a6f0:	stp	x29, x30, [sp, #96]
  40a6f4:	add	x29, sp, #0x60
  40a6f8:	stur	x9, [x29, #-16]
  40a6fc:	stur	w8, [x29, #-8]
  40a700:	ldr	w8, [x1]
  40a704:	sub	x10, x29, #0x10
  40a708:	mov	w9, #0xc                   	// #12
  40a70c:	str	x10, [sp, #8]
  40a710:	sub	x10, x29, #0x20
  40a714:	str	w9, [sp, #16]
  40a718:	mov	w9, #0x1                   	// #1
  40a71c:	stp	x10, x9, [sp, #24]
  40a720:	mov	w9, #0x301                 	// #769
  40a724:	stp	xzr, xzr, [sp, #40]
  40a728:	str	wzr, [sp, #56]
  40a72c:	stp	x1, x8, [x29, #-32]
  40a730:	strh	w9, [x1, #6]
  40a734:	str	wzr, [x1, #12]
  40a738:	ldr	w8, [x0, #28]
  40a73c:	mov	w2, wzr
  40a740:	add	w8, w8, #0x1
  40a744:	stp	w8, w8, [x0, #28]
  40a748:	str	w8, [x1, #8]
  40a74c:	ldr	w0, [x0]
  40a750:	add	x1, sp, #0x8
  40a754:	bl	4023b0 <sendmsg@plt>
  40a758:	ldp	x29, x30, [sp, #96]
  40a75c:	add	sp, sp, #0x70
  40a760:	ret
  40a764:	sub	sp, sp, #0x40
  40a768:	stp	x1, x2, [sp]
  40a76c:	mov	x1, sp
  40a770:	stp	x29, x30, [sp, #48]
  40a774:	add	x29, sp, #0x30
  40a778:	strh	w3, [sp, #16]
  40a77c:	stp	xzr, xzr, [sp, #32]
  40a780:	str	xzr, [sp, #24]
  40a784:	bl	40a794 <ferror@plt+0x7ff4>
  40a788:	ldp	x29, x30, [sp, #48]
  40a78c:	add	sp, sp, #0x40
  40a790:	ret
  40a794:	sub	sp, sp, #0xd0
  40a798:	stp	x29, x30, [sp, #112]
  40a79c:	add	x29, sp, #0x70
  40a7a0:	stp	x28, x27, [sp, #128]
  40a7a4:	stp	x20, x19, [sp, #192]
  40a7a8:	mov	x19, x1
  40a7ac:	mov	x20, x0
  40a7b0:	mov	w28, wzr
  40a7b4:	sub	x8, x29, #0x10
  40a7b8:	mov	w9, #0xc                   	// #12
  40a7bc:	sub	x10, x29, #0x20
  40a7c0:	mov	w11, #0x1                   	// #1
  40a7c4:	stp	x26, x25, [sp, #144]
  40a7c8:	stp	x24, x23, [sp, #160]
  40a7cc:	stp	x22, x21, [sp, #176]
  40a7d0:	stp	xzr, xzr, [sp, #56]
  40a7d4:	str	wzr, [sp, #72]
  40a7d8:	str	x8, [sp, #24]
  40a7dc:	str	w9, [sp, #32]
  40a7e0:	stp	x10, x11, [sp, #40]
  40a7e4:	str	x1, [sp, #8]
  40a7e8:	b	40a800 <ferror@plt+0x8060>
  40a7ec:	mov	w21, #0x1                   	// #1
  40a7f0:	mov	w23, w24
  40a7f4:	orr	w8, w21, #0x2
  40a7f8:	cmp	w8, #0x2
  40a7fc:	b.ne	40a9f4 <ferror@plt+0x8254>  // b.any
  40a800:	ldr	w0, [x20]
  40a804:	add	x1, sp, #0x18
  40a808:	add	x2, sp, #0x10
  40a80c:	bl	40baf0 <ferror@plt+0x9350>
  40a810:	mov	w24, w0
  40a814:	tbnz	w0, #31, 40a7ec <ferror@plt+0x804c>
  40a818:	ldr	x3, [x20, #40]
  40a81c:	cbz	x3, 40a834 <ferror@plt+0x8094>
  40a820:	ldr	x0, [sp, #16]
  40a824:	add	w8, w24, #0x3
  40a828:	and	w2, w8, #0xfffffffc
  40a82c:	mov	w1, #0x1                   	// #1
  40a830:	bl	4025a0 <fwrite@plt>
  40a834:	ldr	x8, [x19]
  40a838:	cbz	x8, 40a964 <ferror@plt+0x81c4>
  40a83c:	mov	w22, wzr
  40a840:	ldr	x26, [sp, #16]
  40a844:	mov	w25, w24
  40a848:	cmp	w25, #0x10
  40a84c:	b.lt	40a950 <ferror@plt+0x81b0>  // b.tstop
  40a850:	ldr	w8, [x26]
  40a854:	cmp	w8, #0x10
  40a858:	b.cc	40a950 <ferror@plt+0x81b0>  // b.lo, b.ul, b.last
  40a85c:	cmp	w8, w25
  40a860:	b.hi	40a950 <ferror@plt+0x81b0>  // b.pmore
  40a864:	ldrh	w8, [x19, #16]
  40a868:	ldrh	w9, [x26, #6]
  40a86c:	bic	w8, w9, w8
  40a870:	strh	w8, [x26, #6]
  40a874:	ldur	w9, [x29, #-12]
  40a878:	cbnz	w9, 40a910 <ferror@plt+0x8170>
  40a87c:	ldr	w9, [x26, #12]
  40a880:	ldr	w10, [x20, #8]
  40a884:	cmp	w9, w10
  40a888:	b.ne	40a910 <ferror@plt+0x8170>  // b.any
  40a88c:	ldr	w9, [x26, #8]
  40a890:	ldr	w10, [x20, #32]
  40a894:	cmp	w9, w10
  40a898:	b.ne	40a910 <ferror@plt+0x8170>  // b.any
  40a89c:	ldrh	w9, [x26, #4]
  40a8a0:	tst	w8, #0x10
  40a8a4:	csinc	w28, w28, wzr, eq  // eq = none
  40a8a8:	cmp	w9, #0x2
  40a8ac:	b.eq	40a8d4 <ferror@plt+0x8134>  // b.none
  40a8b0:	cmp	w9, #0x3
  40a8b4:	b.ne	40a8f8 <ferror@plt+0x8158>  // b.any
  40a8b8:	mov	x0, x26
  40a8bc:	bl	40bbb4 <ferror@plt+0x9414>
  40a8c0:	tbnz	w0, #31, 40a8e0 <ferror@plt+0x8140>
  40a8c4:	mov	w21, #0x8                   	// #8
  40a8c8:	mov	w22, #0x1                   	// #1
  40a8cc:	cbz	w21, 40a848 <ferror@plt+0x80a8>
  40a8d0:	b	40a948 <ferror@plt+0x81a8>
  40a8d4:	mov	x0, x20
  40a8d8:	mov	x1, x26
  40a8dc:	bl	40bc6c <ferror@plt+0x94cc>
  40a8e0:	ldr	x0, [sp, #16]
  40a8e4:	bl	402520 <free@plt>
  40a8e8:	mov	w21, #0x1                   	// #1
  40a8ec:	mov	w23, #0xffffffff            	// #-1
  40a8f0:	cbz	w21, 40a848 <ferror@plt+0x80a8>
  40a8f4:	b	40a948 <ferror@plt+0x81a8>
  40a8f8:	ldr	x8, [x20, #40]
  40a8fc:	cbnz	x8, 40a910 <ferror@plt+0x8170>
  40a900:	ldp	x8, x1, [x19]
  40a904:	mov	x0, x26
  40a908:	blr	x8
  40a90c:	tbnz	w0, #31, 40a930 <ferror@plt+0x8190>
  40a910:	ldr	w8, [x26]
  40a914:	mov	w21, wzr
  40a918:	add	w8, w8, #0x3
  40a91c:	and	w8, w8, #0xfffffffc
  40a920:	sub	w25, w25, w8
  40a924:	add	x26, x26, x8
  40a928:	cbz	w21, 40a848 <ferror@plt+0x80a8>
  40a92c:	b	40a948 <ferror@plt+0x81a8>
  40a930:	mov	w27, w0
  40a934:	ldr	x0, [sp, #16]
  40a938:	bl	402520 <free@plt>
  40a93c:	mov	w21, #0x1                   	// #1
  40a940:	mov	w23, w27
  40a944:	cbz	w21, 40a848 <ferror@plt+0x80a8>
  40a948:	cmp	w21, #0x8
  40a94c:	b.ne	40a954 <ferror@plt+0x81b4>  // b.any
  40a950:	mov	w21, wzr
  40a954:	cbnz	w21, 40a998 <ferror@plt+0x81f8>
  40a958:	ldr	x8, [x19, #24]!
  40a95c:	cbnz	x8, 40a840 <ferror@plt+0x80a0>
  40a960:	b	40a96c <ferror@plt+0x81cc>
  40a964:	mov	w22, wzr
  40a968:	mov	w25, wzr
  40a96c:	ldr	x0, [sp, #16]
  40a970:	bl	402520 <free@plt>
  40a974:	cbz	w22, 40a988 <ferror@plt+0x81e8>
  40a978:	cbnz	w28, 40a9a0 <ferror@plt+0x8200>
  40a97c:	mov	w23, wzr
  40a980:	mov	w21, #0x1                   	// #1
  40a984:	b	40a998 <ferror@plt+0x81f8>
  40a988:	ldrb	w8, [sp, #72]
  40a98c:	tbnz	w8, #5, 40a9cc <ferror@plt+0x822c>
  40a990:	cbnz	w25, 40aa18 <ferror@plt+0x8278>
  40a994:	mov	w21, wzr
  40a998:	ldr	x19, [sp, #8]
  40a99c:	b	40a7f4 <ferror@plt+0x8054>
  40a9a0:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40a9a4:	ldr	x8, [x8, #3992]
  40a9a8:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40a9ac:	mov	w1, #0x2e                  	// #46
  40a9b0:	mov	w2, #0x1                   	// #1
  40a9b4:	ldr	x3, [x8]
  40a9b8:	add	x0, x0, #0x386
  40a9bc:	mov	w21, #0x1                   	// #1
  40a9c0:	bl	4025a0 <fwrite@plt>
  40a9c4:	mov	w23, wzr
  40a9c8:	b	40a998 <ferror@plt+0x81f8>
  40a9cc:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40a9d0:	ldr	x8, [x8, #3992]
  40a9d4:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40a9d8:	mov	w1, #0x12                  	// #18
  40a9dc:	mov	w2, #0x1                   	// #1
  40a9e0:	ldr	x3, [x8]
  40a9e4:	add	x0, x0, #0x21e
  40a9e8:	bl	4025a0 <fwrite@plt>
  40a9ec:	mov	w21, #0x2                   	// #2
  40a9f0:	b	40a998 <ferror@plt+0x81f8>
  40a9f4:	mov	w0, w23
  40a9f8:	ldp	x20, x19, [sp, #192]
  40a9fc:	ldp	x22, x21, [sp, #176]
  40aa00:	ldp	x24, x23, [sp, #160]
  40aa04:	ldp	x26, x25, [sp, #144]
  40aa08:	ldp	x28, x27, [sp, #128]
  40aa0c:	ldp	x29, x30, [sp, #112]
  40aa10:	add	sp, sp, #0xd0
  40aa14:	ret
  40aa18:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40aa1c:	ldr	x8, [x8, #3992]
  40aa20:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40aa24:	add	x1, x1, #0x231
  40aa28:	mov	w2, w25
  40aa2c:	ldr	x0, [x8]
  40aa30:	bl	402760 <fprintf@plt>
  40aa34:	mov	w0, #0x1                   	// #1
  40aa38:	bl	402130 <exit@plt>
  40aa3c:	stp	x29, x30, [sp, #-16]!
  40aa40:	mov	w3, #0x1                   	// #1
  40aa44:	mov	x29, sp
  40aa48:	bl	40aa54 <ferror@plt+0x82b4>
  40aa4c:	ldp	x29, x30, [sp], #16
  40aa50:	ret
  40aa54:	sub	sp, sp, #0x20
  40aa58:	stp	x29, x30, [sp, #16]
  40aa5c:	ldr	w9, [x1]
  40aa60:	mov	x8, x2
  40aa64:	and	w4, w3, #0x1
  40aa68:	mov	w2, #0x1                   	// #1
  40aa6c:	stp	x1, x9, [sp]
  40aa70:	mov	x1, sp
  40aa74:	mov	x3, x8
  40aa78:	add	x29, sp, #0x10
  40aa7c:	bl	40aaa4 <ferror@plt+0x8304>
  40aa80:	ldp	x29, x30, [sp, #16]
  40aa84:	add	sp, sp, #0x20
  40aa88:	ret
  40aa8c:	stp	x29, x30, [sp, #-16]!
  40aa90:	mov	w4, #0x1                   	// #1
  40aa94:	mov	x29, sp
  40aa98:	bl	40aaa4 <ferror@plt+0x8304>
  40aa9c:	ldp	x29, x30, [sp], #16
  40aaa0:	ret
  40aaa4:	sub	sp, sp, #0xf0
  40aaa8:	stp	x29, x30, [sp, #144]
  40aaac:	add	x29, sp, #0x90
  40aab0:	adrp	x8, 40d000 <ferror@plt+0xa860>
  40aab4:	sub	x9, x29, #0x10
  40aab8:	add	x8, x8, #0x4a4
  40aabc:	str	x9, [sp, #56]
  40aac0:	mov	w9, #0xc                   	// #12
  40aac4:	str	w9, [sp, #64]
  40aac8:	ldr	x9, [x8]
  40aacc:	ldr	w8, [x8, #8]
  40aad0:	stp	x22, x21, [sp, #208]
  40aad4:	stp	x20, x19, [sp, #224]
  40aad8:	mov	w22, w4
  40aadc:	mov	x19, x3
  40aae0:	mov	x20, x2
  40aae4:	mov	x21, x0
  40aae8:	stp	x28, x27, [sp, #160]
  40aaec:	stp	x26, x25, [sp, #176]
  40aaf0:	stp	x24, x23, [sp, #192]
  40aaf4:	stp	x1, x2, [sp, #72]
  40aaf8:	stp	xzr, xzr, [sp, #88]
  40aafc:	stur	x9, [x29, #-16]
  40ab00:	stur	w8, [x29, #-8]
  40ab04:	str	wzr, [sp, #104]
  40ab08:	cbz	x2, 40ab4c <ferror@plt+0x83ac>
  40ab0c:	ldr	w26, [x21, #28]
  40ab10:	mov	x8, x20
  40ab14:	b	40ab24 <ferror@plt+0x8384>
  40ab18:	subs	x8, x8, #0x1
  40ab1c:	add	x1, x1, #0x10
  40ab20:	b.eq	40ab44 <ferror@plt+0x83a4>  // b.none
  40ab24:	ldr	x9, [x1]
  40ab28:	add	w26, w26, #0x1
  40ab2c:	str	w26, [x9, #8]
  40ab30:	cbnz	x19, 40ab18 <ferror@plt+0x8378>
  40ab34:	ldrh	w10, [x9, #6]
  40ab38:	orr	w10, w10, #0x4
  40ab3c:	strh	w10, [x9, #6]
  40ab40:	b	40ab18 <ferror@plt+0x8378>
  40ab44:	str	w26, [x21, #28]
  40ab48:	b	40ab50 <ferror@plt+0x83b0>
  40ab4c:	mov	w26, wzr
  40ab50:	ldr	w0, [x21]
  40ab54:	add	x1, sp, #0x38
  40ab58:	mov	w2, wzr
  40ab5c:	bl	4023b0 <sendmsg@plt>
  40ab60:	tbnz	w0, #31, 40ae50 <ferror@plt+0x86b0>
  40ab64:	sub	x8, x29, #0x20
  40ab68:	mov	w9, #0x1                   	// #1
  40ab6c:	stp	x8, x9, [sp, #72]
  40ab70:	ldr	w0, [x21]
  40ab74:	add	x1, sp, #0x38
  40ab78:	add	x2, sp, #0x30
  40ab7c:	bl	40baf0 <ferror@plt+0x9350>
  40ab80:	mov	w23, w0
  40ab84:	tbnz	w0, #31, 40ae2c <ferror@plt+0x868c>
  40ab88:	mov	w8, w26
  40ab8c:	eor	w9, w22, #0x1
  40ab90:	adrp	x22, 40d000 <ferror@plt+0xa860>
  40ab94:	mov	w25, wzr
  40ab98:	str	w9, [sp, #12]
  40ab9c:	mov	w9, #0x1                   	// #1
  40aba0:	add	x22, x22, #0x1ed
  40aba4:	mov	w24, #0x7                   	// #7
  40aba8:	sub	x8, x8, x20
  40abac:	str	x20, [sp, #16]
  40abb0:	str	x8, [sp, #32]
  40abb4:	mov	w8, w25
  40abb8:	sxtw	x9, w9
  40abbc:	ldr	w2, [sp, #64]
  40abc0:	cmp	w2, #0xc
  40abc4:	b.ne	40ae78 <ferror@plt+0x86d8>  // b.any
  40abc8:	cmp	w23, #0x10
  40abcc:	mov	w25, w20
  40abd0:	str	x9, [sp, #40]
  40abd4:	b.cc	40adc8 <ferror@plt+0x8628>  // b.lo, b.ul, b.last
  40abd8:	ldr	x27, [sp, #48]
  40abdc:	mvn	w8, w8
  40abe0:	str	w8, [sp, #28]
  40abe4:	b	40abf0 <ferror@plt+0x8450>
  40abe8:	cmp	w23, #0xf
  40abec:	b.ls	40adc8 <ferror@plt+0x8628>  // b.plast
  40abf0:	ldr	w28, [x27]
  40abf4:	cmp	w28, w23
  40abf8:	b.gt	40acc4 <ferror@plt+0x8524>
  40abfc:	sub	w8, w28, #0x10
  40ac00:	tbnz	w8, #31, 40acc4 <ferror@plt+0x8524>
  40ac04:	ldur	w9, [x29, #-12]
  40ac08:	cbnz	w9, 40aca0 <ferror@plt+0x8500>
  40ac0c:	ldr	w9, [x27, #12]
  40ac10:	ldr	w10, [x21, #8]
  40ac14:	cmp	w9, w10
  40ac18:	b.ne	40aca0 <ferror@plt+0x8500>  // b.any
  40ac1c:	ldr	w9, [x27, #8]
  40ac20:	cmp	w9, w26
  40ac24:	b.hi	40aca0 <ferror@plt+0x8500>  // b.pmore
  40ac28:	ldr	x10, [sp, #32]
  40ac2c:	cmp	x10, x9
  40ac30:	b.hi	40aca0 <ferror@plt+0x8500>  // b.pmore
  40ac34:	ldrh	w9, [x27, #4]
  40ac38:	cmp	w9, #0x2
  40ac3c:	b.ne	40acfc <ferror@plt+0x855c>  // b.any
  40ac40:	mov	x28, x27
  40ac44:	ldr	w20, [x28, #16]!
  40ac48:	cmp	w8, #0x13
  40ac4c:	b.ls	40ad3c <ferror@plt+0x859c>  // b.plast
  40ac50:	cbz	w20, 40ac90 <ferror@plt+0x84f0>
  40ac54:	mov	x24, x22
  40ac58:	neg	w22, w20
  40ac5c:	bl	402700 <__errno_location@plt>
  40ac60:	str	w22, [x0]
  40ac64:	ldr	w8, [x21, #36]
  40ac68:	ldr	w9, [sp, #12]
  40ac6c:	mov	x22, x24
  40ac70:	mov	w24, #0x7                   	// #7
  40ac74:	cmp	w8, #0x4
  40ac78:	cset	w8, eq  // eq = none
  40ac7c:	orr	w8, w8, w9
  40ac80:	tbnz	w8, #0, 40ac90 <ferror@plt+0x84f0>
  40ac84:	mov	x0, x27
  40ac88:	mov	x1, x28
  40ac8c:	bl	40bdc0 <ferror@plt+0x9620>
  40ac90:	ldr	x0, [sp, #48]
  40ac94:	cbz	x19, 40ad14 <ferror@plt+0x8574>
  40ac98:	str	x0, [x19]
  40ac9c:	b	40ad18 <ferror@plt+0x8578>
  40aca0:	add	w8, w28, #0x3
  40aca4:	and	w8, w8, #0xfffffffc
  40aca8:	sub	w23, w23, w8
  40acac:	add	x27, x27, x8
  40acb0:	mov	w20, #0x9                   	// #9
  40acb4:	cbz	w20, 40abe8 <ferror@plt+0x8448>
  40acb8:	cmp	w20, #0x9
  40acbc:	b.eq	40abe8 <ferror@plt+0x8448>  // b.none
  40acc0:	b	40ad98 <ferror@plt+0x85f8>
  40acc4:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  40acc8:	ldrb	w8, [sp, #104]
  40accc:	ldr	x9, [x9, #3992]
  40acd0:	ldr	x3, [x9]
  40acd4:	tbz	w8, #5, 40ae64 <ferror@plt+0x86c4>
  40acd8:	mov	w1, #0x12                  	// #18
  40acdc:	mov	w2, #0x1                   	// #1
  40ace0:	mov	w20, #0x1                   	// #1
  40ace4:	mov	x0, x22
  40ace8:	bl	4025a0 <fwrite@plt>
  40acec:	ldr	x0, [sp, #48]
  40acf0:	bl	402520 <free@plt>
  40acf4:	mov	w25, #0xffffffff            	// #-1
  40acf8:	b	40acb4 <ferror@plt+0x8514>
  40acfc:	cbz	x19, 40ad60 <ferror@plt+0x85c0>
  40ad00:	ldr	x8, [sp, #48]
  40ad04:	mov	w25, wzr
  40ad08:	mov	w20, #0x1                   	// #1
  40ad0c:	str	x8, [x19]
  40ad10:	b	40acb4 <ferror@plt+0x8514>
  40ad14:	bl	402520 <free@plt>
  40ad18:	ldr	w8, [sp, #28]
  40ad1c:	ldr	x9, [sp, #16]
  40ad20:	ldr	x10, [sp, #40]
  40ad24:	cmp	w20, #0x0
  40ad28:	csel	w8, w8, wzr, ne  // ne = any
  40ad2c:	cmp	x10, x9
  40ad30:	csinc	w20, w24, wzr, cc  // cc = lo, ul, last
  40ad34:	csel	w25, w25, w8, cc  // cc = lo, ul, last
  40ad38:	b	40acb4 <ferror@plt+0x8514>
  40ad3c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40ad40:	ldr	x8, [x8, #3992]
  40ad44:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40ad48:	mov	w1, #0x10                  	// #16
  40ad4c:	mov	w2, #0x1                   	// #1
  40ad50:	ldr	x3, [x8]
  40ad54:	mov	w20, #0x1                   	// #1
  40ad58:	add	x0, x0, #0x178
  40ad5c:	b	40ace8 <ferror@plt+0x8548>
  40ad60:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40ad64:	ldr	x8, [x8, #3992]
  40ad68:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40ad6c:	mov	w1, #0x14                  	// #20
  40ad70:	mov	w2, #0x1                   	// #1
  40ad74:	ldr	x3, [x8]
  40ad78:	add	x0, x0, #0x453
  40ad7c:	bl	4025a0 <fwrite@plt>
  40ad80:	add	w8, w28, #0x3
  40ad84:	and	w8, w8, #0xfffffffc
  40ad88:	mov	w20, wzr
  40ad8c:	sub	w23, w23, w8
  40ad90:	add	x27, x27, x8
  40ad94:	b	40acb4 <ferror@plt+0x8514>
  40ad98:	cmp	w20, #0x7
  40ad9c:	b.ne	40ae28 <ferror@plt+0x8688>  // b.any
  40ada0:	ldr	w0, [x21]
  40ada4:	add	x1, sp, #0x38
  40ada8:	add	x2, sp, #0x30
  40adac:	mov	w20, w25
  40adb0:	bl	40baf0 <ferror@plt+0x9350>
  40adb4:	ldr	x8, [sp, #40]
  40adb8:	mov	w23, w0
  40adbc:	add	x9, x8, #0x1
  40adc0:	tbz	w0, #31, 40abbc <ferror@plt+0x841c>
  40adc4:	b	40ae2c <ferror@plt+0x868c>
  40adc8:	ldr	x0, [sp, #48]
  40adcc:	mov	w20, w25
  40add0:	bl	402520 <free@plt>
  40add4:	ldrb	w8, [sp, #104]
  40add8:	ldr	x25, [sp, #40]
  40addc:	tbnz	w8, #5, 40ae04 <ferror@plt+0x8664>
  40ade0:	cbnz	w23, 40ae8c <ferror@plt+0x86ec>
  40ade4:	ldr	w0, [x21]
  40ade8:	add	x1, sp, #0x38
  40adec:	add	x2, sp, #0x30
  40adf0:	bl	40baf0 <ferror@plt+0x9350>
  40adf4:	mov	w23, w0
  40adf8:	add	x9, x25, #0x1
  40adfc:	tbz	w0, #31, 40abb4 <ferror@plt+0x8414>
  40ae00:	b	40ae2c <ferror@plt+0x868c>
  40ae04:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40ae08:	ldr	x8, [x8, #3992]
  40ae0c:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40ae10:	mov	w1, #0x12                  	// #18
  40ae14:	mov	w2, #0x1                   	// #1
  40ae18:	ldr	x3, [x8]
  40ae1c:	add	x0, x0, #0x21e
  40ae20:	bl	4025a0 <fwrite@plt>
  40ae24:	b	40ade4 <ferror@plt+0x8644>
  40ae28:	mov	w23, w25
  40ae2c:	mov	w0, w23
  40ae30:	ldp	x20, x19, [sp, #224]
  40ae34:	ldp	x22, x21, [sp, #208]
  40ae38:	ldp	x24, x23, [sp, #192]
  40ae3c:	ldp	x26, x25, [sp, #176]
  40ae40:	ldp	x28, x27, [sp, #160]
  40ae44:	ldp	x29, x30, [sp, #144]
  40ae48:	add	sp, sp, #0xf0
  40ae4c:	ret
  40ae50:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40ae54:	add	x0, x0, #0x41d
  40ae58:	bl	402140 <perror@plt>
  40ae5c:	mov	w23, #0xffffffff            	// #-1
  40ae60:	b	40ae2c <ferror@plt+0x868c>
  40ae64:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40ae68:	add	x1, x1, #0x200
  40ae6c:	mov	x0, x3
  40ae70:	mov	w2, w28
  40ae74:	b	40aea4 <ferror@plt+0x8704>
  40ae78:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40ae7c:	ldr	x8, [x8, #3992]
  40ae80:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40ae84:	add	x1, x1, #0x436
  40ae88:	b	40aea0 <ferror@plt+0x8700>
  40ae8c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40ae90:	ldr	x8, [x8, #3992]
  40ae94:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40ae98:	add	x1, x1, #0x231
  40ae9c:	mov	w2, w23
  40aea0:	ldr	x0, [x8]
  40aea4:	bl	402760 <fprintf@plt>
  40aea8:	mov	w0, #0x1                   	// #1
  40aeac:	bl	402130 <exit@plt>
  40aeb0:	stp	x29, x30, [sp, #-16]!
  40aeb4:	mov	w3, wzr
  40aeb8:	mov	x29, sp
  40aebc:	bl	40aa54 <ferror@plt+0x82b4>
  40aec0:	ldp	x29, x30, [sp], #16
  40aec4:	ret
  40aec8:	stp	x29, x30, [sp, #-32]!
  40aecc:	mov	x29, sp
  40aed0:	mov	w8, #0x1                   	// #1
  40aed4:	str	w8, [x29, #28]
  40aed8:	str	x19, [sp, #16]
  40aedc:	mov	x19, x0
  40aee0:	ldr	w0, [x0]
  40aee4:	add	x3, x29, #0x1c
  40aee8:	mov	w1, #0x10e                 	// #270
  40aeec:	mov	w2, #0x8                   	// #8
  40aef0:	mov	w4, #0x4                   	// #4
  40aef4:	bl	4022e0 <setsockopt@plt>
  40aef8:	tbnz	w0, #31, 40af18 <ferror@plt+0x8778>
  40aefc:	ldr	w8, [x19, #48]
  40af00:	mov	w0, wzr
  40af04:	orr	w8, w8, #0x1
  40af08:	str	w8, [x19, #48]
  40af0c:	ldr	x19, [sp, #16]
  40af10:	ldp	x29, x30, [sp], #32
  40af14:	ret
  40af18:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40af1c:	add	x0, x0, #0x189
  40af20:	bl	402140 <perror@plt>
  40af24:	mov	w0, #0xffffffff            	// #-1
  40af28:	b	40af0c <ferror@plt+0x876c>
  40af2c:	stp	x29, x30, [sp, #-96]!
  40af30:	stp	x28, x27, [sp, #16]
  40af34:	stp	x26, x25, [sp, #32]
  40af38:	stp	x24, x23, [sp, #48]
  40af3c:	stp	x22, x21, [sp, #64]
  40af40:	stp	x20, x19, [sp, #80]
  40af44:	mov	x29, sp
  40af48:	sub	sp, sp, #0x6, lsl #12
  40af4c:	sub	sp, sp, #0x70
  40af50:	adrp	x8, 40d000 <ferror@plt+0xa860>
  40af54:	add	x8, x8, #0x498
  40af58:	ldr	x10, [x8]
  40af5c:	ldr	w8, [x8, #8]
  40af60:	sub	x9, x29, #0x18
  40af64:	sub	x22, x29, #0x60
  40af68:	stur	x9, [x29, #-96]
  40af6c:	mov	w9, #0xc                   	// #12
  40af70:	str	w9, [x22, #8]
  40af74:	sub	x9, x29, #0x28
  40af78:	stur	x10, [x29, #-24]
  40af7c:	mov	w10, #0x1                   	// #1
  40af80:	stp	x9, x10, [x29, #-80]
  40af84:	stp	xzr, xzr, [x29, #-64]
  40af88:	str	w8, [x22, #80]
  40af8c:	str	wzr, [x22, #48]
  40af90:	ldrb	w8, [x0, #48]
  40af94:	mov	x19, x2
  40af98:	mov	x20, x0
  40af9c:	mov	x21, x1
  40afa0:	tbz	w8, #0, 40afb0 <ferror@plt+0x8810>
  40afa4:	add	x8, sp, #0x10
  40afa8:	mov	w9, #0x2000                	// #8192
  40afac:	stp	x8, x9, [x29, #-64]
  40afb0:	add	x8, sp, #0x2, lsl #12
  40afb4:	add	x8, x8, #0x10
  40afb8:	mov	w24, #0x4000                	// #16384
  40afbc:	stur	x8, [x29, #-40]
  40afc0:	b	40aff8 <ferror@plt+0x8858>
  40afc4:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40afc8:	ldr	x8, [x8, #3992]
  40afcc:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40afd0:	mov	w1, #0xf                   	// #15
  40afd4:	mov	w2, #0x1                   	// #1
  40afd8:	ldr	x3, [x8]
  40afdc:	add	x0, x0, #0x1c0
  40afe0:	mov	w23, #0x1                   	// #1
  40afe4:	bl	4025a0 <fwrite@plt>
  40afe8:	mov	w26, #0xffffffff            	// #-1
  40afec:	orr	w8, w23, #0x2
  40aff0:	cmp	w8, #0x2
  40aff4:	b.ne	40b1c4 <ferror@plt+0x8a24>  // b.any
  40aff8:	stur	x24, [x29, #-32]
  40affc:	ldr	w0, [x20]
  40b000:	sub	x1, x29, #0x60
  40b004:	mov	w2, wzr
  40b008:	bl	402100 <recvmsg@plt>
  40b00c:	mov	x27, x0
  40b010:	tbnz	w27, #31, 40b0c8 <ferror@plt+0x8928>
  40b014:	cbz	w27, 40afc4 <ferror@plt+0x8824>
  40b018:	ldr	w2, [x22, #8]
  40b01c:	cmp	w2, #0xc
  40b020:	b.ne	40b1ec <ferror@plt+0x8a4c>  // b.any
  40b024:	ldrb	w8, [x20, #48]
  40b028:	tbnz	w8, #0, 40b13c <ferror@plt+0x899c>
  40b02c:	add	x28, sp, #0x2, lsl #12
  40b030:	add	x28, x28, #0x10
  40b034:	b	40b044 <ferror@plt+0x88a4>
  40b038:	mov	w23, #0x1                   	// #1
  40b03c:	mov	w26, w0
  40b040:	cbnz	w23, 40afec <ferror@plt+0x884c>
  40b044:	cmp	w27, #0x10
  40b048:	b.cc	40b128 <ferror@plt+0x8988>  // b.lo, b.ul, b.last
  40b04c:	ldr	w25, [x28]
  40b050:	cmp	w25, w27
  40b054:	b.gt	40b090 <ferror@plt+0x88f0>
  40b058:	sub	w8, w25, #0x10
  40b05c:	tbnz	w8, #31, 40b090 <ferror@plt+0x88f0>
  40b060:	add	x0, sp, #0x8
  40b064:	mov	x1, x28
  40b068:	mov	x2, x19
  40b06c:	blr	x21
  40b070:	tbnz	w0, #31, 40b038 <ferror@plt+0x8898>
  40b074:	add	w8, w25, #0x3
  40b078:	and	w8, w8, #0xfffffffc
  40b07c:	mov	w23, wzr
  40b080:	sub	w27, w27, w8
  40b084:	add	x28, x28, x8
  40b088:	cbz	wzr, 40b044 <ferror@plt+0x88a4>
  40b08c:	b	40afec <ferror@plt+0x884c>
  40b090:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  40b094:	ldrb	w8, [x22, #48]
  40b098:	ldr	x9, [x9, #3992]
  40b09c:	ldr	x3, [x9]
  40b0a0:	tbz	w8, #5, 40b200 <ferror@plt+0x8a60>
  40b0a4:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40b0a8:	mov	w1, #0x12                  	// #18
  40b0ac:	mov	w2, #0x1                   	// #1
  40b0b0:	add	x0, x0, #0x1ed
  40b0b4:	mov	w23, #0x1                   	// #1
  40b0b8:	bl	4025a0 <fwrite@plt>
  40b0bc:	mov	w26, #0xffffffff            	// #-1
  40b0c0:	cbz	w23, 40b044 <ferror@plt+0x88a4>
  40b0c4:	b	40afec <ferror@plt+0x884c>
  40b0c8:	bl	402700 <__errno_location@plt>
  40b0cc:	mov	x25, x0
  40b0d0:	ldr	w0, [x0]
  40b0d4:	mov	w23, #0x2                   	// #2
  40b0d8:	cmp	w0, #0x4
  40b0dc:	b.eq	40afec <ferror@plt+0x884c>  // b.none
  40b0e0:	cmp	w0, #0xb
  40b0e4:	b.eq	40afec <ferror@plt+0x884c>  // b.none
  40b0e8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40b0ec:	ldr	x8, [x8, #3992]
  40b0f0:	ldr	x27, [x8]
  40b0f4:	bl	402430 <strerror@plt>
  40b0f8:	ldr	w3, [x25]
  40b0fc:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40b100:	mov	x2, x0
  40b104:	mov	x0, x27
  40b108:	add	x1, x1, #0x1a1
  40b10c:	bl	402760 <fprintf@plt>
  40b110:	ldr	w8, [x25]
  40b114:	cmp	w8, #0x69
  40b118:	mov	w8, #0x1                   	// #1
  40b11c:	cinc	w23, w8, eq  // eq = none
  40b120:	csinv	w26, w26, wzr, eq  // eq = none
  40b124:	b	40afec <ferror@plt+0x884c>
  40b128:	ldrb	w8, [x22, #48]
  40b12c:	tbnz	w8, #5, 40b19c <ferror@plt+0x89fc>
  40b130:	cbnz	w27, 40b214 <ferror@plt+0x8a74>
  40b134:	mov	w23, wzr
  40b138:	b	40afec <ferror@plt+0x884c>
  40b13c:	ldur	x1, [x29, #-64]
  40b140:	mov	w8, #0xffffffff            	// #-1
  40b144:	str	w8, [sp, #8]
  40b148:	cbz	x1, 40b02c <ferror@plt+0x888c>
  40b14c:	ldur	x8, [x29, #-56]
  40b150:	cmp	x8, #0x10
  40b154:	b.cs	40b16c <ferror@plt+0x89cc>  // b.hs, b.nlast
  40b158:	b	40b02c <ferror@plt+0x888c>
  40b15c:	sub	x0, x29, #0x60
  40b160:	bl	402150 <__cmsg_nxthdr@plt>
  40b164:	mov	x1, x0
  40b168:	cbz	x0, 40b02c <ferror@plt+0x888c>
  40b16c:	ldr	w8, [x1, #8]
  40b170:	cmp	w8, #0x10e
  40b174:	b.ne	40b15c <ferror@plt+0x89bc>  // b.any
  40b178:	ldr	w8, [x1, #12]
  40b17c:	cmp	w8, #0x8
  40b180:	b.ne	40b15c <ferror@plt+0x89bc>  // b.any
  40b184:	ldr	x8, [x1]
  40b188:	cmp	x8, #0x14
  40b18c:	b.ne	40b15c <ferror@plt+0x89bc>  // b.any
  40b190:	ldr	w8, [x1, #16]
  40b194:	str	w8, [sp, #8]
  40b198:	b	40b15c <ferror@plt+0x89bc>
  40b19c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40b1a0:	ldr	x8, [x8, #3992]
  40b1a4:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40b1a8:	mov	w1, #0x12                  	// #18
  40b1ac:	mov	w2, #0x1                   	// #1
  40b1b0:	ldr	x3, [x8]
  40b1b4:	add	x0, x0, #0x21e
  40b1b8:	bl	4025a0 <fwrite@plt>
  40b1bc:	mov	w23, #0x2                   	// #2
  40b1c0:	b	40afec <ferror@plt+0x884c>
  40b1c4:	mov	w0, w26
  40b1c8:	add	sp, sp, #0x6, lsl #12
  40b1cc:	add	sp, sp, #0x70
  40b1d0:	ldp	x20, x19, [sp, #80]
  40b1d4:	ldp	x22, x21, [sp, #64]
  40b1d8:	ldp	x24, x23, [sp, #48]
  40b1dc:	ldp	x26, x25, [sp, #32]
  40b1e0:	ldp	x28, x27, [sp, #16]
  40b1e4:	ldp	x29, x30, [sp], #96
  40b1e8:	ret
  40b1ec:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40b1f0:	ldr	x8, [x8, #3992]
  40b1f4:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40b1f8:	add	x1, x1, #0x1d0
  40b1fc:	b	40b228 <ferror@plt+0x8a88>
  40b200:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40b204:	add	x1, x1, #0x200
  40b208:	mov	x0, x3
  40b20c:	mov	w2, w25
  40b210:	b	40b22c <ferror@plt+0x8a8c>
  40b214:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40b218:	ldr	x8, [x8, #3992]
  40b21c:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40b220:	add	x1, x1, #0x231
  40b224:	mov	w2, w27
  40b228:	ldr	x0, [x8]
  40b22c:	bl	402760 <fprintf@plt>
  40b230:	mov	w0, #0x1                   	// #1
  40b234:	bl	402130 <exit@plt>
  40b238:	stp	x29, x30, [sp, #-96]!
  40b23c:	stp	x28, x27, [sp, #16]
  40b240:	stp	x26, x25, [sp, #32]
  40b244:	stp	x24, x23, [sp, #48]
  40b248:	stp	x22, x21, [sp, #64]
  40b24c:	stp	x20, x19, [sp, #80]
  40b250:	mov	x29, sp
  40b254:	sub	sp, sp, #0x4, lsl #12
  40b258:	sub	sp, sp, #0x10
  40b25c:	adrp	x28, 41d000 <ferror@plt+0x1a860>
  40b260:	ldr	x28, [x28, #3992]
  40b264:	add	x8, sp, #0x8
  40b268:	adrp	x22, 40d000 <ferror@plt+0xa860>
  40b26c:	adrp	x23, 40d000 <ferror@plt+0xa860>
  40b270:	adrp	x25, 40d000 <ferror@plt+0xa860>
  40b274:	mov	x19, x2
  40b278:	mov	x20, x1
  40b27c:	mov	x21, x0
  40b280:	add	x22, x22, #0x281
  40b284:	add	x23, x23, #0x25e
  40b288:	add	x24, x8, #0x10
  40b28c:	add	x25, x25, #0x248
  40b290:	b	40b2b8 <ferror@plt+0x8b18>
  40b294:	add	x1, sp, #0x8
  40b298:	mov	x0, xzr
  40b29c:	mov	x2, x19
  40b2a0:	blr	x20
  40b2a4:	cmp	w0, #0x0
  40b2a8:	mvn	w8, w0
  40b2ac:	csel	w26, w0, w26, lt  // lt = tstop
  40b2b0:	lsr	w8, w8, #31
  40b2b4:	tbz	w8, #0, 40b3a0 <ferror@plt+0x8c00>
  40b2b8:	add	x0, sp, #0x8
  40b2bc:	mov	w1, #0x1                   	// #1
  40b2c0:	mov	w2, #0x10                  	// #16
  40b2c4:	mov	x3, x21
  40b2c8:	bl	4024f0 <fread@plt>
  40b2cc:	cmp	x0, #0x10
  40b2d0:	b.eq	40b2fc <ferror@plt+0x8b5c>  // b.none
  40b2d4:	mov	x27, x0
  40b2d8:	cbnz	x0, 40b334 <ferror@plt+0x8b94>
  40b2dc:	mov	x0, x21
  40b2e0:	bl	402490 <feof@plt>
  40b2e4:	cbz	w0, 40b2f4 <ferror@plt+0x8b54>
  40b2e8:	mov	w26, wzr
  40b2ec:	mov	w8, wzr
  40b2f0:	b	40b2b4 <ferror@plt+0x8b14>
  40b2f4:	cmp	x27, #0x10
  40b2f8:	b.ne	40b334 <ferror@plt+0x8b94>  // b.any
  40b2fc:	ldr	w27, [sp, #8]
  40b300:	cmp	w27, #0x4, lsl #12
  40b304:	b.hi	40b37c <ferror@plt+0x8bdc>  // b.pmore
  40b308:	sub	w8, w27, #0x10
  40b30c:	tbnz	w8, #31, 40b37c <ferror@plt+0x8bdc>
  40b310:	sub	w8, w27, #0xd
  40b314:	and	w27, w8, #0xfffffffc
  40b318:	mov	w1, #0x1                   	// #1
  40b31c:	mov	x0, x24
  40b320:	mov	x2, x27
  40b324:	mov	x3, x21
  40b328:	bl	4024f0 <fread@plt>
  40b32c:	cmp	x0, x27
  40b330:	b.eq	40b294 <ferror@plt+0x8af4>  // b.none
  40b334:	mov	x0, x21
  40b338:	bl	4027a0 <ferror@plt>
  40b33c:	cbnz	w0, 40b358 <ferror@plt+0x8bb8>
  40b340:	mov	x0, x21
  40b344:	bl	402490 <feof@plt>
  40b348:	cbnz	w0, 40b364 <ferror@plt+0x8bc4>
  40b34c:	mov	w8, wzr
  40b350:	mov	w26, #0xffffffff            	// #-1
  40b354:	b	40b2b4 <ferror@plt+0x8b14>
  40b358:	mov	x0, x25
  40b35c:	bl	402140 <perror@plt>
  40b360:	b	40b340 <ferror@plt+0x8ba0>
  40b364:	ldr	x3, [x28]
  40b368:	mov	w1, #0x22                  	// #34
  40b36c:	mov	w2, #0x1                   	// #1
  40b370:	mov	x0, x23
  40b374:	bl	4025a0 <fwrite@plt>
  40b378:	b	40b34c <ferror@plt+0x8bac>
  40b37c:	ldr	x26, [x28]
  40b380:	mov	x0, x21
  40b384:	bl	4021d0 <ftell@plt>
  40b388:	mov	x3, x0
  40b38c:	mov	x0, x26
  40b390:	mov	x1, x22
  40b394:	mov	w2, w27
  40b398:	bl	402760 <fprintf@plt>
  40b39c:	b	40b34c <ferror@plt+0x8bac>
  40b3a0:	mov	w0, w26
  40b3a4:	add	sp, sp, #0x4, lsl #12
  40b3a8:	add	sp, sp, #0x10
  40b3ac:	ldp	x20, x19, [sp, #80]
  40b3b0:	ldp	x22, x21, [sp, #64]
  40b3b4:	ldp	x24, x23, [sp, #48]
  40b3b8:	ldp	x26, x25, [sp, #32]
  40b3bc:	ldp	x28, x27, [sp, #16]
  40b3c0:	ldp	x29, x30, [sp], #96
  40b3c4:	ret
  40b3c8:	stp	x29, x30, [sp, #-16]!
  40b3cc:	mov	x3, xzr
  40b3d0:	mov	w4, wzr
  40b3d4:	mov	x29, sp
  40b3d8:	bl	40b3e4 <ferror@plt+0x8c44>
  40b3dc:	ldp	x29, x30, [sp], #16
  40b3e0:	ret
  40b3e4:	stp	x29, x30, [sp, #-32]!
  40b3e8:	stp	x20, x19, [sp, #16]
  40b3ec:	ldr	w9, [x0]
  40b3f0:	add	w10, w4, #0x7
  40b3f4:	and	w10, w10, #0xfffffffc
  40b3f8:	mov	x29, sp
  40b3fc:	add	w9, w9, #0x3
  40b400:	and	x9, x9, #0xfffffffc
  40b404:	add	w20, w9, w10
  40b408:	cmp	w20, w1
  40b40c:	b.hi	40b44c <ferror@plt+0x8cac>  // b.pmore
  40b410:	mov	x19, x0
  40b414:	add	x8, x0, x9
  40b418:	add	w9, w4, #0x4
  40b41c:	strh	w2, [x8, #2]
  40b420:	strh	w9, [x8]
  40b424:	cbz	w4, 40b438 <ferror@plt+0x8c98>
  40b428:	sxtw	x2, w4
  40b42c:	add	x0, x8, #0x4
  40b430:	mov	x1, x3
  40b434:	bl	4020f0 <memcpy@plt>
  40b438:	mov	w0, wzr
  40b43c:	str	w20, [x19]
  40b440:	ldp	x20, x19, [sp, #16]
  40b444:	ldp	x29, x30, [sp], #32
  40b448:	ret
  40b44c:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  40b450:	ldr	x9, [x9, #3992]
  40b454:	mov	w8, w1
  40b458:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40b45c:	add	x1, x1, #0x2a4
  40b460:	ldr	x0, [x9]
  40b464:	mov	w2, w8
  40b468:	bl	402760 <fprintf@plt>
  40b46c:	mov	w0, #0xffffffff            	// #-1
  40b470:	b	40b440 <ferror@plt+0x8ca0>
  40b474:	sub	sp, sp, #0x20
  40b478:	stp	x29, x30, [sp, #16]
  40b47c:	add	x29, sp, #0x10
  40b480:	sturb	w3, [x29, #-4]
  40b484:	sub	x3, x29, #0x4
  40b488:	mov	w4, #0x1                   	// #1
  40b48c:	bl	40b3e4 <ferror@plt+0x8c44>
  40b490:	ldp	x29, x30, [sp, #16]
  40b494:	add	sp, sp, #0x20
  40b498:	ret
  40b49c:	sub	sp, sp, #0x20
  40b4a0:	stp	x29, x30, [sp, #16]
  40b4a4:	add	x29, sp, #0x10
  40b4a8:	sturh	w3, [x29, #-4]
  40b4ac:	sub	x3, x29, #0x4
  40b4b0:	mov	w4, #0x2                   	// #2
  40b4b4:	bl	40b3e4 <ferror@plt+0x8c44>
  40b4b8:	ldp	x29, x30, [sp, #16]
  40b4bc:	add	sp, sp, #0x20
  40b4c0:	ret
  40b4c4:	sub	sp, sp, #0x20
  40b4c8:	stp	x29, x30, [sp, #16]
  40b4cc:	add	x29, sp, #0x10
  40b4d0:	stur	w3, [x29, #-4]
  40b4d4:	sub	x3, x29, #0x4
  40b4d8:	mov	w4, #0x4                   	// #4
  40b4dc:	bl	40b3e4 <ferror@plt+0x8c44>
  40b4e0:	ldp	x29, x30, [sp, #16]
  40b4e4:	add	sp, sp, #0x20
  40b4e8:	ret
  40b4ec:	sub	sp, sp, #0x20
  40b4f0:	str	x3, [sp, #8]
  40b4f4:	add	x3, sp, #0x8
  40b4f8:	mov	w4, #0x8                   	// #8
  40b4fc:	stp	x29, x30, [sp, #16]
  40b500:	add	x29, sp, #0x10
  40b504:	bl	40b3e4 <ferror@plt+0x8c44>
  40b508:	ldp	x29, x30, [sp, #16]
  40b50c:	add	sp, sp, #0x20
  40b510:	ret
  40b514:	stp	x29, x30, [sp, #-48]!
  40b518:	stp	x22, x21, [sp, #16]
  40b51c:	mov	x22, x0
  40b520:	mov	x0, x3
  40b524:	stp	x20, x19, [sp, #32]
  40b528:	mov	x29, sp
  40b52c:	mov	x19, x3
  40b530:	mov	w20, w2
  40b534:	mov	w21, w1
  40b538:	bl	402120 <strlen@plt>
  40b53c:	add	w4, w0, #0x1
  40b540:	mov	x0, x22
  40b544:	mov	w1, w21
  40b548:	mov	w2, w20
  40b54c:	mov	x3, x19
  40b550:	bl	40b3e4 <ferror@plt+0x8c44>
  40b554:	ldp	x20, x19, [sp, #32]
  40b558:	ldp	x22, x21, [sp, #16]
  40b55c:	ldp	x29, x30, [sp], #48
  40b560:	ret
  40b564:	stp	x29, x30, [sp, #-48]!
  40b568:	stp	x22, x21, [sp, #16]
  40b56c:	stp	x20, x19, [sp, #32]
  40b570:	ldr	w9, [x0]
  40b574:	add	w10, w3, #0x3
  40b578:	and	w22, w10, #0xfffffffc
  40b57c:	mov	x29, sp
  40b580:	add	w9, w9, #0x3
  40b584:	and	w9, w9, #0xfffffffc
  40b588:	add	w10, w9, w22
  40b58c:	cmp	w10, w1
  40b590:	b.hi	40b5f8 <ferror@plt+0x8e58>  // b.pmore
  40b594:	mov	w20, w3
  40b598:	sxtw	x21, w20
  40b59c:	mov	x19, x0
  40b5a0:	add	x0, x0, w9, uxtw
  40b5a4:	mov	x1, x2
  40b5a8:	mov	x2, x21
  40b5ac:	bl	4020f0 <memcpy@plt>
  40b5b0:	ldr	w8, [x19]
  40b5b4:	sub	w2, w22, w20
  40b5b8:	mov	w1, wzr
  40b5bc:	add	w8, w8, #0x3
  40b5c0:	and	w8, w8, #0xfffffffc
  40b5c4:	add	x8, x19, x8
  40b5c8:	add	x0, x8, x21
  40b5cc:	bl	402360 <memset@plt>
  40b5d0:	ldr	w8, [x19]
  40b5d4:	mov	w0, wzr
  40b5d8:	add	w8, w8, #0x3
  40b5dc:	and	w8, w8, #0xfffffffc
  40b5e0:	add	w8, w8, w22
  40b5e4:	str	w8, [x19]
  40b5e8:	ldp	x20, x19, [sp, #32]
  40b5ec:	ldp	x22, x21, [sp, #16]
  40b5f0:	ldp	x29, x30, [sp], #48
  40b5f4:	ret
  40b5f8:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  40b5fc:	ldr	x9, [x9, #3992]
  40b600:	mov	w8, w1
  40b604:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40b608:	add	x1, x1, #0x2d3
  40b60c:	ldr	x0, [x9]
  40b610:	mov	w2, w8
  40b614:	bl	402760 <fprintf@plt>
  40b618:	mov	w0, #0xffffffff            	// #-1
  40b61c:	b	40b5e8 <ferror@plt+0x8e48>
  40b620:	stp	x29, x30, [sp, #-32]!
  40b624:	ldr	w8, [x0]
  40b628:	mov	x3, xzr
  40b62c:	mov	w4, wzr
  40b630:	str	x19, [sp, #16]
  40b634:	add	w8, w8, #0x3
  40b638:	and	w8, w8, #0xfffffffc
  40b63c:	mov	x29, sp
  40b640:	add	x19, x0, x8
  40b644:	bl	40b3e4 <ferror@plt+0x8c44>
  40b648:	mov	x0, x19
  40b64c:	ldr	x19, [sp, #16]
  40b650:	ldp	x29, x30, [sp], #32
  40b654:	ret
  40b658:	ldr	w8, [x0]
  40b65c:	add	w9, w8, #0x3
  40b660:	and	w9, w9, #0xfffc
  40b664:	add	w9, w0, w9
  40b668:	sub	w9, w9, w1
  40b66c:	mov	w0, w8
  40b670:	strh	w9, [x1]
  40b674:	ret
  40b678:	stp	x29, x30, [sp, #-48]!
  40b67c:	stp	x22, x21, [sp, #16]
  40b680:	stp	x20, x19, [sp, #32]
  40b684:	ldr	w8, [x0]
  40b688:	mov	x29, sp
  40b68c:	mov	w19, w2
  40b690:	mov	w20, w1
  40b694:	add	w8, w8, #0x3
  40b698:	and	w8, w8, #0xfffffffc
  40b69c:	mov	x21, x0
  40b6a0:	add	x22, x0, x8
  40b6a4:	bl	40b3e4 <ferror@plt+0x8c44>
  40b6a8:	mov	x0, x21
  40b6ac:	mov	w1, w20
  40b6b0:	mov	w2, w19
  40b6b4:	bl	40b620 <ferror@plt+0x8e80>
  40b6b8:	mov	x0, x22
  40b6bc:	ldp	x20, x19, [sp, #32]
  40b6c0:	ldp	x22, x21, [sp, #16]
  40b6c4:	ldp	x29, x30, [sp], #48
  40b6c8:	ret
  40b6cc:	stp	x29, x30, [sp, #-32]!
  40b6d0:	ldr	w9, [x0]
  40b6d4:	ldrh	w8, [x1]
  40b6d8:	str	x19, [sp, #16]
  40b6dc:	mov	x19, x0
  40b6e0:	add	w9, w9, #0x3
  40b6e4:	add	w8, w8, #0x3
  40b6e8:	and	w9, w9, #0xfffc
  40b6ec:	and	x8, x8, #0x1fffc
  40b6f0:	add	w9, w19, w9
  40b6f4:	add	x8, x1, x8
  40b6f8:	sub	w9, w9, w1
  40b6fc:	strh	w9, [x1]
  40b700:	mov	x1, x8
  40b704:	mov	x29, sp
  40b708:	bl	40b658 <ferror@plt+0x8eb8>
  40b70c:	ldr	w0, [x19]
  40b710:	ldr	x19, [sp, #16]
  40b714:	ldp	x29, x30, [sp], #32
  40b718:	ret
  40b71c:	stp	x29, x30, [sp, #-16]!
  40b720:	ldrh	w9, [x0]
  40b724:	mov	x29, sp
  40b728:	add	w9, w9, #0x3
  40b72c:	and	x9, x9, #0x1fffc
  40b730:	add	w10, w9, #0x8
  40b734:	cmp	w10, w1
  40b738:	b.hi	40b770 <ferror@plt+0x8fd0>  // b.pmore
  40b73c:	add	x9, x0, x9
  40b740:	mov	w10, #0x8                   	// #8
  40b744:	strh	w2, [x9, #2]
  40b748:	strh	w10, [x9]
  40b74c:	str	w3, [x9, #4]
  40b750:	ldrh	w9, [x0]
  40b754:	mov	w8, wzr
  40b758:	add	w9, w9, #0xb
  40b75c:	and	w9, w9, #0xfffc
  40b760:	strh	w9, [x0]
  40b764:	mov	w0, w8
  40b768:	ldp	x29, x30, [sp], #16
  40b76c:	ret
  40b770:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  40b774:	ldr	x9, [x9, #3992]
  40b778:	mov	w8, w1
  40b77c:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40b780:	add	x1, x1, #0x301
  40b784:	ldr	x0, [x9]
  40b788:	mov	w2, w8
  40b78c:	bl	402760 <fprintf@plt>
  40b790:	mov	w8, #0xffffffff            	// #-1
  40b794:	b	40b764 <ferror@plt+0x8fc4>
  40b798:	stp	x29, x30, [sp, #-32]!
  40b79c:	stp	x20, x19, [sp, #16]
  40b7a0:	ldrh	w9, [x0]
  40b7a4:	add	w10, w4, #0x7
  40b7a8:	and	w20, w10, #0xfffffffc
  40b7ac:	mov	x29, sp
  40b7b0:	add	w9, w9, #0x3
  40b7b4:	and	x9, x9, #0x1fffc
  40b7b8:	add	w10, w9, w20
  40b7bc:	cmp	w10, w1
  40b7c0:	b.hi	40b810 <ferror@plt+0x9070>  // b.pmore
  40b7c4:	mov	x19, x0
  40b7c8:	add	x8, x0, x9
  40b7cc:	add	w9, w4, #0x4
  40b7d0:	strh	w2, [x8, #2]
  40b7d4:	strh	w9, [x8]
  40b7d8:	cbz	w4, 40b7ec <ferror@plt+0x904c>
  40b7dc:	sxtw	x2, w4
  40b7e0:	add	x0, x8, #0x4
  40b7e4:	mov	x1, x3
  40b7e8:	bl	4020f0 <memcpy@plt>
  40b7ec:	ldrh	w8, [x19]
  40b7f0:	mov	w0, wzr
  40b7f4:	add	w8, w8, #0x3
  40b7f8:	and	w8, w8, #0xfffc
  40b7fc:	add	w8, w8, w20
  40b800:	strh	w8, [x19]
  40b804:	ldp	x20, x19, [sp, #16]
  40b808:	ldp	x29, x30, [sp], #32
  40b80c:	ret
  40b810:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  40b814:	ldr	x9, [x9, #3992]
  40b818:	mov	w8, w1
  40b81c:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40b820:	add	x1, x1, #0x336
  40b824:	ldr	x0, [x9]
  40b828:	mov	w2, w8
  40b82c:	bl	402760 <fprintf@plt>
  40b830:	mov	w0, #0xffffffff            	// #-1
  40b834:	b	40b804 <ferror@plt+0x9064>
  40b838:	sub	sp, sp, #0x20
  40b83c:	stp	x29, x30, [sp, #16]
  40b840:	add	x29, sp, #0x10
  40b844:	sturb	w3, [x29, #-4]
  40b848:	sub	x3, x29, #0x4
  40b84c:	mov	w4, #0x1                   	// #1
  40b850:	bl	40b798 <ferror@plt+0x8ff8>
  40b854:	ldp	x29, x30, [sp, #16]
  40b858:	add	sp, sp, #0x20
  40b85c:	ret
  40b860:	sub	sp, sp, #0x20
  40b864:	stp	x29, x30, [sp, #16]
  40b868:	add	x29, sp, #0x10
  40b86c:	sturh	w3, [x29, #-4]
  40b870:	sub	x3, x29, #0x4
  40b874:	mov	w4, #0x2                   	// #2
  40b878:	bl	40b798 <ferror@plt+0x8ff8>
  40b87c:	ldp	x29, x30, [sp, #16]
  40b880:	add	sp, sp, #0x20
  40b884:	ret
  40b888:	sub	sp, sp, #0x20
  40b88c:	str	x3, [sp, #8]
  40b890:	add	x3, sp, #0x8
  40b894:	mov	w4, #0x8                   	// #8
  40b898:	stp	x29, x30, [sp, #16]
  40b89c:	add	x29, sp, #0x10
  40b8a0:	bl	40b798 <ferror@plt+0x8ff8>
  40b8a4:	ldp	x29, x30, [sp, #16]
  40b8a8:	add	sp, sp, #0x20
  40b8ac:	ret
  40b8b0:	stp	x29, x30, [sp, #-32]!
  40b8b4:	ldrh	w8, [x0]
  40b8b8:	mov	x3, xzr
  40b8bc:	mov	w4, wzr
  40b8c0:	str	x19, [sp, #16]
  40b8c4:	add	w8, w8, #0x3
  40b8c8:	and	x8, x8, #0x1fffc
  40b8cc:	mov	x29, sp
  40b8d0:	add	x19, x0, x8
  40b8d4:	bl	40b798 <ferror@plt+0x8ff8>
  40b8d8:	ldrh	w8, [x19, #2]
  40b8dc:	mov	x0, x19
  40b8e0:	orr	w8, w8, #0x8000
  40b8e4:	strh	w8, [x19, #2]
  40b8e8:	ldr	x19, [sp, #16]
  40b8ec:	ldp	x29, x30, [sp], #32
  40b8f0:	ret
  40b8f4:	ldrh	w8, [x0]
  40b8f8:	add	w8, w8, #0x3
  40b8fc:	and	w8, w8, #0xfffc
  40b900:	add	w8, w0, w8
  40b904:	sub	w8, w8, w1
  40b908:	strh	w8, [x1]
  40b90c:	ldrh	w0, [x0]
  40b910:	ret
  40b914:	stp	x29, x30, [sp, #-16]!
  40b918:	mov	w4, wzr
  40b91c:	mov	x29, sp
  40b920:	bl	40b930 <ferror@plt+0x9190>
  40b924:	mov	w0, wzr
  40b928:	ldp	x29, x30, [sp], #16
  40b92c:	ret
  40b930:	stp	x29, x30, [sp, #-64]!
  40b934:	add	w8, w1, #0x1
  40b938:	stp	x22, x21, [sp, #32]
  40b93c:	stp	x20, x19, [sp, #48]
  40b940:	mov	x20, x2
  40b944:	mov	w21, w1
  40b948:	sbfiz	x2, x8, #3, #32
  40b94c:	mov	w1, wzr
  40b950:	str	x23, [sp, #16]
  40b954:	mov	x29, sp
  40b958:	mov	w23, w4
  40b95c:	mov	w19, w3
  40b960:	mov	x22, x0
  40b964:	bl	402360 <memset@plt>
  40b968:	cmp	w19, #0x4
  40b96c:	b.lt	40b9c8 <ferror@plt+0x9228>  // b.tstop
  40b970:	mvn	w8, w23
  40b974:	b	40b990 <ferror@plt+0x91f0>
  40b978:	add	w9, w9, #0x3
  40b97c:	and	x9, x9, #0x1fffc
  40b980:	sub	w19, w19, w9
  40b984:	cmp	w19, #0x3
  40b988:	add	x20, x20, x9
  40b98c:	b.le	40b9c8 <ferror@plt+0x9228>
  40b990:	ldrh	w9, [x20]
  40b994:	cmp	w9, #0x4
  40b998:	b.cc	40b9c8 <ferror@plt+0x9228>  // b.lo, b.ul, b.last
  40b99c:	cmp	w19, w9
  40b9a0:	b.lt	40b9c8 <ferror@plt+0x9228>  // b.tstop
  40b9a4:	ldrh	w10, [x20, #2]
  40b9a8:	and	w10, w10, w8
  40b9ac:	cmp	w21, w10, uxth
  40b9b0:	b.lt	40b978 <ferror@plt+0x91d8>  // b.tstop
  40b9b4:	and	x10, x10, #0xffff
  40b9b8:	ldr	x11, [x22, x10, lsl #3]
  40b9bc:	cbnz	x11, 40b978 <ferror@plt+0x91d8>
  40b9c0:	str	x20, [x22, x10, lsl #3]
  40b9c4:	b	40b978 <ferror@plt+0x91d8>
  40b9c8:	cbnz	w19, 40b9e4 <ferror@plt+0x9244>
  40b9cc:	ldp	x20, x19, [sp, #48]
  40b9d0:	ldp	x22, x21, [sp, #32]
  40b9d4:	ldr	x23, [sp, #16]
  40b9d8:	mov	w0, wzr
  40b9dc:	ldp	x29, x30, [sp], #64
  40b9e0:	ret
  40b9e4:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40b9e8:	ldr	x8, [x8, #3992]
  40b9ec:	ldrh	w3, [x20]
  40b9f0:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40b9f4:	add	x1, x1, #0x36b
  40b9f8:	ldr	x0, [x8]
  40b9fc:	mov	w2, w19
  40ba00:	bl	402760 <fprintf@plt>
  40ba04:	b	40b9cc <ferror@plt+0x922c>
  40ba08:	stp	x29, x30, [sp, #-16]!
  40ba0c:	cmp	w2, #0x4
  40ba10:	mov	x29, sp
  40ba14:	b.lt	40ba50 <ferror@plt+0x92b0>  // b.tstop
  40ba18:	ldrh	w8, [x1]
  40ba1c:	cmp	w8, #0x4
  40ba20:	b.cc	40ba50 <ferror@plt+0x92b0>  // b.lo, b.ul, b.last
  40ba24:	cmp	w2, w8
  40ba28:	b.lt	40ba50 <ferror@plt+0x92b0>  // b.tstop
  40ba2c:	ldrh	w9, [x1, #2]
  40ba30:	cmp	w9, w0
  40ba34:	b.eq	40ba58 <ferror@plt+0x92b8>  // b.none
  40ba38:	add	w8, w8, #0x3
  40ba3c:	and	x8, x8, #0x1fffc
  40ba40:	sub	w2, w2, w8
  40ba44:	cmp	w2, #0x3
  40ba48:	add	x1, x1, x8
  40ba4c:	b.gt	40ba18 <ferror@plt+0x9278>
  40ba50:	cbnz	w2, 40ba64 <ferror@plt+0x92c4>
  40ba54:	mov	x1, xzr
  40ba58:	mov	x0, x1
  40ba5c:	ldp	x29, x30, [sp], #16
  40ba60:	ret
  40ba64:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40ba68:	ldr	x8, [x8, #3992]
  40ba6c:	ldrh	w3, [x1]
  40ba70:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40ba74:	add	x1, x1, #0x36b
  40ba78:	ldr	x0, [x8]
  40ba7c:	bl	402760 <fprintf@plt>
  40ba80:	b	40ba54 <ferror@plt+0x92b4>
  40ba84:	stp	x29, x30, [sp, #-16]!
  40ba88:	ldrh	w8, [x2]
  40ba8c:	mov	x29, sp
  40ba90:	sub	x8, x8, #0x4
  40ba94:	cmp	x8, w3, sxtw
  40ba98:	b.cs	40baa8 <ferror@plt+0x9308>  // b.hs, b.nlast
  40ba9c:	mov	w0, #0xffffffff            	// #-1
  40baa0:	ldp	x29, x30, [sp], #16
  40baa4:	ret
  40baa8:	add	w9, w3, #0x3
  40baac:	and	x9, x9, #0xfffffffc
  40bab0:	add	x10, x9, #0x4
  40bab4:	cmp	x8, x10
  40bab8:	b.cs	40bad0 <ferror@plt+0x9330>  // b.hs, b.nlast
  40babc:	add	w8, w1, #0x1
  40bac0:	sbfiz	x2, x8, #3, #32
  40bac4:	mov	w1, wzr
  40bac8:	bl	402360 <memset@plt>
  40bacc:	b	40bae4 <ferror@plt+0x9344>
  40bad0:	add	x8, x2, x9
  40bad4:	ldrh	w9, [x8, #4]
  40bad8:	add	x2, x8, #0x8
  40badc:	sub	w3, w9, #0x4
  40bae0:	bl	40b914 <ferror@plt+0x9174>
  40bae4:	mov	w0, wzr
  40bae8:	ldp	x29, x30, [sp], #16
  40baec:	ret
  40baf0:	stp	x29, x30, [sp, #-64]!
  40baf4:	stp	x24, x23, [sp, #16]
  40baf8:	stp	x22, x21, [sp, #32]
  40bafc:	stp	x20, x19, [sp, #48]
  40bb00:	ldr	x24, [x1, #16]
  40bb04:	mov	x19, x2
  40bb08:	mov	w2, #0x22                  	// #34
  40bb0c:	mov	x29, sp
  40bb10:	mov	x21, x1
  40bb14:	mov	w22, w0
  40bb18:	stp	xzr, xzr, [x24]
  40bb1c:	bl	40bcfc <ferror@plt+0x955c>
  40bb20:	mov	w20, w0
  40bb24:	tbnz	w0, #31, 40bb74 <ferror@plt+0x93d4>
  40bb28:	cmp	w20, #0x8, lsl #12
  40bb2c:	mov	w8, #0x8000                	// #32768
  40bb30:	csel	w20, w20, w8, gt
  40bb34:	mov	x0, x20
  40bb38:	bl	4022d0 <malloc@plt>
  40bb3c:	cbz	x0, 40bb8c <ferror@plt+0x93ec>
  40bb40:	mov	x23, x0
  40bb44:	stp	x0, x20, [x24]
  40bb48:	mov	w0, w22
  40bb4c:	mov	x1, x21
  40bb50:	mov	w2, wzr
  40bb54:	bl	40bcfc <ferror@plt+0x955c>
  40bb58:	mov	w20, w0
  40bb5c:	tbnz	w0, #31, 40bb6c <ferror@plt+0x93cc>
  40bb60:	cbz	x19, 40bb6c <ferror@plt+0x93cc>
  40bb64:	str	x23, [x19]
  40bb68:	b	40bb74 <ferror@plt+0x93d4>
  40bb6c:	mov	x0, x23
  40bb70:	bl	402520 <free@plt>
  40bb74:	mov	w0, w20
  40bb78:	ldp	x20, x19, [sp, #48]
  40bb7c:	ldp	x22, x21, [sp, #32]
  40bb80:	ldp	x24, x23, [sp, #16]
  40bb84:	ldp	x29, x30, [sp], #64
  40bb88:	ret
  40bb8c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40bb90:	ldr	x8, [x8, #3992]
  40bb94:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40bb98:	add	x0, x0, #0x3b5
  40bb9c:	mov	w1, #0x20                  	// #32
  40bba0:	ldr	x3, [x8]
  40bba4:	mov	w2, #0x1                   	// #1
  40bba8:	bl	4025a0 <fwrite@plt>
  40bbac:	mov	w20, #0xfffffff4            	// #-12
  40bbb0:	b	40bb74 <ferror@plt+0x93d4>
  40bbb4:	stp	x29, x30, [sp, #-32]!
  40bbb8:	stp	x20, x19, [sp, #16]
  40bbbc:	ldr	w8, [x0]
  40bbc0:	mov	x29, sp
  40bbc4:	cmp	w8, #0x13
  40bbc8:	b.ls	40bc28 <ferror@plt+0x9488>  // b.plast
  40bbcc:	ldr	w19, [x0, #16]
  40bbd0:	tbnz	w19, #31, 40bbdc <ferror@plt+0x943c>
  40bbd4:	mov	w0, wzr
  40bbd8:	b	40bc60 <ferror@plt+0x94c0>
  40bbdc:	neg	w20, w19
  40bbe0:	bl	402700 <__errno_location@plt>
  40bbe4:	str	w20, [x0]
  40bbe8:	cmn	w19, #0x2
  40bbec:	mov	w0, #0xffffffff            	// #-1
  40bbf0:	b.eq	40bc60 <ferror@plt+0x94c0>  // b.none
  40bbf4:	cmp	w20, #0x5f
  40bbf8:	b.eq	40bc60 <ferror@plt+0x94c0>  // b.none
  40bbfc:	cmp	w20, #0x5a
  40bc00:	b.ne	40bc50 <ferror@plt+0x94b0>  // b.any
  40bc04:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40bc08:	ldr	x8, [x8, #3992]
  40bc0c:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40bc10:	add	x0, x0, #0x3e6
  40bc14:	mov	w1, #0x24                  	// #36
  40bc18:	ldr	x3, [x8]
  40bc1c:	mov	w2, #0x1                   	// #1
  40bc20:	bl	4025a0 <fwrite@plt>
  40bc24:	b	40bc5c <ferror@plt+0x94bc>
  40bc28:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40bc2c:	ldr	x8, [x8, #3992]
  40bc30:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40bc34:	add	x0, x0, #0x3d6
  40bc38:	mov	w1, #0xf                   	// #15
  40bc3c:	ldr	x3, [x8]
  40bc40:	mov	w2, #0x1                   	// #1
  40bc44:	bl	4025a0 <fwrite@plt>
  40bc48:	mov	w0, #0xffffffff            	// #-1
  40bc4c:	b	40bc60 <ferror@plt+0x94c0>
  40bc50:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40bc54:	add	x0, x0, #0x40b
  40bc58:	bl	402140 <perror@plt>
  40bc5c:	mov	w0, w19
  40bc60:	ldp	x20, x19, [sp, #16]
  40bc64:	ldp	x29, x30, [sp], #32
  40bc68:	ret
  40bc6c:	stp	x29, x30, [sp, #-32]!
  40bc70:	stp	x20, x19, [sp, #16]
  40bc74:	ldr	w8, [x1]
  40bc78:	mov	x29, sp
  40bc7c:	cmp	w8, #0x23
  40bc80:	b.ls	40bcc8 <ferror@plt+0x9528>  // b.plast
  40bc84:	ldr	w8, [x1, #16]
  40bc88:	mov	x19, x0
  40bc8c:	neg	w20, w8
  40bc90:	bl	402700 <__errno_location@plt>
  40bc94:	str	w20, [x0]
  40bc98:	ldr	w8, [x19, #36]
  40bc9c:	cmp	w8, #0x4
  40bca0:	b.ne	40bcb4 <ferror@plt+0x9514>  // b.any
  40bca4:	cmp	w20, #0x2
  40bca8:	b.eq	40bcbc <ferror@plt+0x951c>  // b.none
  40bcac:	cmp	w20, #0x5f
  40bcb0:	b.eq	40bcbc <ferror@plt+0x951c>  // b.none
  40bcb4:	ldrb	w8, [x19, #48]
  40bcb8:	tbz	w8, #1, 40bcec <ferror@plt+0x954c>
  40bcbc:	ldp	x20, x19, [sp, #16]
  40bcc0:	ldp	x29, x30, [sp], #32
  40bcc4:	ret
  40bcc8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40bccc:	ldr	x8, [x8, #3992]
  40bcd0:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40bcd4:	add	x0, x0, #0x178
  40bcd8:	mov	w1, #0x10                  	// #16
  40bcdc:	ldr	x3, [x8]
  40bce0:	mov	w2, #0x1                   	// #1
  40bce4:	bl	4025a0 <fwrite@plt>
  40bce8:	b	40bcbc <ferror@plt+0x951c>
  40bcec:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40bcf0:	add	x0, x0, #0x40b
  40bcf4:	bl	402140 <perror@plt>
  40bcf8:	b	40bcbc <ferror@plt+0x951c>
  40bcfc:	stp	x29, x30, [sp, #-48]!
  40bd00:	stp	x22, x21, [sp, #16]
  40bd04:	stp	x20, x19, [sp, #32]
  40bd08:	mov	x29, sp
  40bd0c:	mov	w20, w2
  40bd10:	mov	x21, x1
  40bd14:	mov	w22, w0
  40bd18:	bl	402100 <recvmsg@plt>
  40bd1c:	tbnz	w0, #31, 40bd4c <ferror@plt+0x95ac>
  40bd20:	cbnz	w0, 40bdb0 <ferror@plt+0x9610>
  40bd24:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40bd28:	ldr	x8, [x8, #3992]
  40bd2c:	adrp	x0, 40d000 <ferror@plt+0xa860>
  40bd30:	add	x0, x0, #0x1c0
  40bd34:	mov	w1, #0xf                   	// #15
  40bd38:	ldr	x3, [x8]
  40bd3c:	mov	w2, #0x1                   	// #1
  40bd40:	bl	4025a0 <fwrite@plt>
  40bd44:	mov	w0, #0xffffffc3            	// #-61
  40bd48:	b	40bdb0 <ferror@plt+0x9610>
  40bd4c:	bl	402700 <__errno_location@plt>
  40bd50:	mov	x19, x0
  40bd54:	b	40bd6c <ferror@plt+0x95cc>
  40bd58:	mov	w0, w22
  40bd5c:	mov	x1, x21
  40bd60:	mov	w2, w20
  40bd64:	bl	402100 <recvmsg@plt>
  40bd68:	tbz	w0, #31, 40bd20 <ferror@plt+0x9580>
  40bd6c:	ldr	w0, [x19]
  40bd70:	cmp	w0, #0xb
  40bd74:	b.eq	40bd58 <ferror@plt+0x95b8>  // b.none
  40bd78:	cmp	w0, #0x4
  40bd7c:	b.eq	40bd58 <ferror@plt+0x95b8>  // b.none
  40bd80:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40bd84:	ldr	x8, [x8, #3992]
  40bd88:	ldr	x20, [x8]
  40bd8c:	bl	402430 <strerror@plt>
  40bd90:	ldr	w3, [x19]
  40bd94:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40bd98:	mov	x2, x0
  40bd9c:	add	x1, x1, #0x1a1
  40bda0:	mov	x0, x20
  40bda4:	bl	402760 <fprintf@plt>
  40bda8:	ldr	w8, [x19]
  40bdac:	neg	w0, w8
  40bdb0:	ldp	x20, x19, [sp, #32]
  40bdb4:	ldp	x22, x21, [sp, #16]
  40bdb8:	ldp	x29, x30, [sp], #48
  40bdbc:	ret
  40bdc0:	stp	x29, x30, [sp, #-32]!
  40bdc4:	str	x19, [sp, #16]
  40bdc8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40bdcc:	ldr	x8, [x8, #3992]
  40bdd0:	ldr	w9, [x1]
  40bdd4:	mov	x29, sp
  40bdd8:	ldr	x19, [x8]
  40bddc:	neg	w0, w9
  40bde0:	bl	402430 <strerror@plt>
  40bde4:	adrp	x1, 40d000 <ferror@plt+0xa860>
  40bde8:	mov	x2, x0
  40bdec:	add	x1, x1, #0x468
  40bdf0:	mov	x0, x19
  40bdf4:	bl	402760 <fprintf@plt>
  40bdf8:	ldr	x19, [sp, #16]
  40bdfc:	ldp	x29, x30, [sp], #32
  40be00:	ret
  40be04:	nop
  40be08:	stp	x29, x30, [sp, #-64]!
  40be0c:	mov	x29, sp
  40be10:	stp	x19, x20, [sp, #16]
  40be14:	adrp	x20, 41d000 <ferror@plt+0x1a860>
  40be18:	add	x20, x20, #0xd08
  40be1c:	stp	x21, x22, [sp, #32]
  40be20:	adrp	x21, 41d000 <ferror@plt+0x1a860>
  40be24:	add	x21, x21, #0xd00
  40be28:	sub	x20, x20, x21
  40be2c:	mov	w22, w0
  40be30:	stp	x23, x24, [sp, #48]
  40be34:	mov	x23, x1
  40be38:	mov	x24, x2
  40be3c:	bl	4020b8 <memcpy@plt-0x38>
  40be40:	cmp	xzr, x20, asr #3
  40be44:	b.eq	40be70 <ferror@plt+0x96d0>  // b.none
  40be48:	asr	x20, x20, #3
  40be4c:	mov	x19, #0x0                   	// #0
  40be50:	ldr	x3, [x21, x19, lsl #3]
  40be54:	mov	x2, x24
  40be58:	add	x19, x19, #0x1
  40be5c:	mov	x1, x23
  40be60:	mov	w0, w22
  40be64:	blr	x3
  40be68:	cmp	x20, x19
  40be6c:	b.ne	40be50 <ferror@plt+0x96b0>  // b.any
  40be70:	ldp	x19, x20, [sp, #16]
  40be74:	ldp	x21, x22, [sp, #32]
  40be78:	ldp	x23, x24, [sp, #48]
  40be7c:	ldp	x29, x30, [sp], #64
  40be80:	ret
  40be84:	nop
  40be88:	ret
  40be8c:	nop
  40be90:	mov	x2, x1
  40be94:	mov	w1, w0
  40be98:	mov	w0, #0x0                   	// #0
  40be9c:	b	402540 <__fxstat64@plt>

Disassembly of section .fini:

000000000040bea0 <.fini>:
  40bea0:	stp	x29, x30, [sp, #-16]!
  40bea4:	mov	x29, sp
  40bea8:	ldp	x29, x30, [sp], #16
  40beac:	ret
