---
date_content: 2013-03-01 14:14:44.000000
title_content: PHD positions in SAT/SMT-based Verification available in Trento
---
<p><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Doctoral Student Positions in Information and Communication Technologies</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">on the research project</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">"Advanced SMT Techniques for Word-level Formal Verification - (WOLF)"</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">are available at the International Doctorate School in Information and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Communication Technologies (</span><a href="http://www.ict.unitn.it/" target="_blank" style="color: #1155cc; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">http://www.ict.unitn.it/</a><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">) of the</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">University of Trento, Italy, under the joint supervision of</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">- Alessandro Cimatti, FBK, Trento, and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">- Roberto Sebastiani, DISI, University of Trento.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The research activity will be carried out jointly within the Embedded</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Systems (ES) Research Unit of the Center for Scientific and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Technological Research of the Fondazione Bruno Kessler (FBK), Trento,</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">and the Software Engineering &amp; Formal Methods (SE&amp;FM) Research</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Program, at Department of Information Engineering and Computer Science</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">(DISI) of University of Trento.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The research activity will aim at investigating and developing novel</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">techniques, methodologies and support tools for Satisfiability Modulo</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Theories (SMT) for the formal verification of systems. Â This work will</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">be part of the "Advanced SMT Techniques for Word-level Formal</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Verification - (WOLF)" project, a three-year research project</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">supported by SRC/GRC (</span><a href="http://www.src.org/compete/s201113/" target="_blank" style="color: #1155cc; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">http://www.src.org/compete/s201113/</a><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">), in strict</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">collaboration with the Formal Verification Group at Intel, Haifa, and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">other major HW companies.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The goal of the WOLF project is to provide a comprehensive SMT package</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">to support effective formal verification of systems ranging from RTL</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">circuits all the way up to high-level hardware description languages</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">(e.g. SystemC) and software. The package will be implemented on top of</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">the MathSAT.5 SMT platform (</span><a href="http://mathsat.fbk.eu/" target="_blank" style="color: #1155cc; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">http://mathsat.fbk.eu/</a><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">), and provided as an</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">API.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Ph.D. courses will start in Autumn 2013, and the thesis must be</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">completed in three or four years. People enrolled Ph.D. courses are</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">expected to move to Trento, and will receive monetary support during</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">phases of their activity.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Candidate Profile</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">=================</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The ideal candidate should have an MS or equivalent degree in computer</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">science, mathematics or electronic engineering, and combine solid</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">theoretical background and excellent software development skills</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">(in particular C/C++).</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The candidate should be able to work in a collaborative environment,</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">with a strong commitment to reaching research excellence and achieving</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">assigned objectives.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Background knowledge and/or previous experience in the following areas</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">(in order of preference), though not mandatory, will be considered</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">very favorably:</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">- Satisfiability Modulo Theory (SMT)</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">- Propositional Satisfiability (SAT)</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">- Model Checking</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">- Automated Reasoning</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">- Constraint Solving and Optimization</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">- Embedded Systems Design Languages (e.g. Verilog, VHDL)</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Applications and Inquiries</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">==========================</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Interested candidates should inquire for further information and/or</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">apply by sending email to </span><a href="mailto:wolf-recruit@disi.unitn.it" style="color: #1155cc; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">wolf-recruit@disi.unitn.it</a><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Applications should contain a statement of interest, with a Curriculum</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Vitae, and three reference persons. PDF format is strongly encouraged.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Emails will be automatically processed and should have</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> 'PHD ON WOLF PROJECT'</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">as subject.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Contact Person</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">==============</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Prof. ROBERTO SEBASTIANI</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> Software Engineering &amp; Formal Methods Research Program</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> DISI, University of Trento,</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> via Sommarive 14, I-38100 Povo, Trento, Italy</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> </span><a href="http://disi.unitn.it/~rseba/" target="_blank" style="color: #1155cc; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">http://disi.unitn.it/~rseba/</a><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> mailto: rseba[at]disi[dot]unitn[dot]it</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The Embedded Systems Research Unit at FBK</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">==============================</span><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">===========</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The Embedded Systems Unit consists of about 15 persons, including</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">researchers, post-Doc, Ph.D. students, and programmers. The</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Unit carries out research, tool development and technology transfer in</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">the fields of design and verification of embedded systems.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Current research directions include:</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">* Satisfiability Modulo Theory, and its application to the</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> verification of hardware, embedded critical software, and hybrid</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> systems (Verilog, SystemC, C/C++, StateFlow/Simulink).</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">* Formal Requirements Analysis based on techniques for temporal logics</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> (consistency checking, vacuity detection, input determinism,</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> cause-effect analysis, realizability and synthesis).</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">* Formal Safety Analysis, based on the integration of traditional</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> techniques (e.g. Fault-tree analysis, FMEA) with symbolic</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> verification techniques.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The Embedded Systems Unit is part of Fondazione Bruno Kessler,</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">formerly Istituto Trentino di Cultura, a public research institute of</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">the Autonomous Province of Trento (Italy), founded in 1976. The</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">institute, through its center for the scientific and technological</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">research, is active in the areas of Information Technology,</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Microsystems, and Physical Chemistry of Surfaces and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Interfaces. Today, FBK is an internationally recognized research</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">institute, collaborating with industries, universities, and public and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">private laboratories in Italy and abroad. The institute's applied and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">basic research activities aim at resolving real-world problems, driven</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">by the need for technological innovation in society and industry.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The SW Engineering &amp; Formal Methods Research Program at DISI</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">==============================</span><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">==============================</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The SW Engineering &amp; Formal Methods R. P. at DISI currently</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">consists on 5 faculties, various post-docs and PhD students. The</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Unit carries out research, tool development and technology transfer in</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">the fields of Goal-Oriented Requirements Engineering, Agent-oriented</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">SW engineering, Security, and Formal Methods.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Referring to formal methods, current research directions include:</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">* Satisfiability Modulo Theory, and its application to the</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> verification of hardware, embedded critical software, and hybrid</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> systems.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">* Advanced Model Checking Techniques for Formal Verification of</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> hardware, embedded critical software, and hybrid systems.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">* Applications of Propositional Satisfiability (SAT) to various</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;"> domains.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">The R.P. is part of the Department of Information Engineering and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Computer Science, DISI (</span><a href="http://disi.unitn.it/" target="_blank" style="color: #1155cc; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">http://disi.unitn.it/</a><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">) of University of Trento.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">University of Trento in the latest years has always been rated among the</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">top-three small&amp;medium-size universities in Italy.</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">DISI currently consists of 50 faculties, 68 research staff and support</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">people, 21 postdocs and 146 Doctoral students, plus administrative and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">technical staff. DISI covers all the different areas of information</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">technology (computer science, telecommunications, and electronics)</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">and their applications. These disciplines above are studied</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">individually but also with a strong focus on their integration,</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Location</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">========</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">Trento is a lively town of about 100.000 inhabitants, located 130 km</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">south of the border between Italy and Austria. It is well known for</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">the beauty of its mountains and lakes, and it offers the possibility</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">to practice a wide range of sports. Trento enjoys a rich cultural and</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">historical heritage, and it is the ideal starting point for day trips</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">to famous towns such as Venice or Verona, as well as to enjoy great</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">naturalistic journeys. Detailed information about Trento and its</span><br style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;" /><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">region can be found at </span><a href="http://www.trentino.to/home/index.html?_lang=en" target="_blank" style="color: #1155cc; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">http://www.trentino.to/home/index.html?_lang=en</a><span style="color: #222222; font-family: arial, sans-serif; font-size: 12.727272033691406px; line-height: normal;">.</span></p>