{"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement\/Equatable-Implementations","interfaceLanguage":"swift"},"kind":"article","schemaVersion":{"patch":0,"major":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement"]]},"metadata":{"title":"Equatable Implementations","modules":[{"name":"VHDLMachines"}],"roleHeading":"API Collection","role":"collectionGroup"},"sections":[],"topicSections":[{"title":"Operators","generated":true,"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement\/!=(_:_:)"]}],"variants":[{"paths":["\/documentation\/vhdlmachines\/afterstatement\/equatable-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement/!=(_:_:)":{"kind":"symbol","url":"\/documentation\/vhdlmachines\/afterstatement\/!=(_:_:)","type":"topic","abstract":[],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement\/!=(_:_:)","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"title":"!=(_:_:)"},"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"AfterStatement"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","kind":"symbol","abstract":[{"type":"text","text":"An after statement found commonly on "},{"code":"LLFSM","type":"codeVoice"},{"type":"text","text":" transitions."}],"url":"\/documentation\/vhdlmachines\/afterstatement","title":"AfterStatement","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"AfterStatement"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}