#include "assembler.h"

#include "util/hexdump.h"
#include "util/view.h"

namespace sdfjit::machinecode {

void Assembler::assemble() {
  for (const auto &instruction : mc.instructions) {
    assemble_instruction(instruction);
  }
}

void Assembler::assemble_instruction(const Instruction &instruction) {
#define ASSEMBLE_OP(name, ...)                                                 \
  case Op::name: {                                                             \
    name(instruction);                                                         \
    break;                                                                     \
  };

  size_t begin = buffer.size();
  switch (instruction.op) { FOREACH_MACHINE_OP(ASSEMBLE_OP); }
  size_t end = buffer.size();

  mark_instruction(begin, end - begin);
}

void Assembler::vminps(const Instruction &instruction) {
  binary_op<0x5d>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vmaxps(const Instruction &instruction) {
  binary_op<0x5f>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vmovaps(const Instruction &instruction) {
  auto &lhs = instruction.registers.at(0);
  auto &rhs = instruction.registers.at(1);

  Machine_Register reg;
  Memory_Reference mem;

  enum class Move_Direction { Load, Store };
  Move_Direction direction;

  if (lhs.is_machine() && rhs.is_memory()) {
    // vmovaps reg, [memory_location]
    direction = Move_Direction::Load;
    reg = lhs.machine_reg();
    mem = rhs.memory_ref();
  } else if (lhs.is_memory() && rhs.is_machine()) {
    // vmovaps [memory_location], reg
    direction = Move_Direction::Store;
    reg = rhs.machine_reg();
    mem = lhs.memory_ref();
  } else if (lhs.is_machine() && rhs.is_machine()) {
    // vmovaps reg, reg
    // we handle this all directly in here, since it's simple
    emit_byte(0xc5);
    emit_byte(0xfc);
    emit_byte(0x28);
    emit_byte(0xc0 | (register_number(lhs.machine_reg()) << 3) |
              register_number(rhs.machine_reg()));
    return;
  } else {
    // we don't handle these right now
    std::cerr << "Unhandled kind of access pair in vmovaps" << std::endl;
    abort();
  }

  auto mem_reg_num = register_number(mem.machine_reg());

  // we need to use the B field to extend if our memory base reg number doesn't
  // fit in 3 bits, meaning we need to use a 3-byte VEX prefix. otherwise, we
  // can use a 2-byte VEX prefix, which is obviously a bit more compact.
  if (mem_reg_num > 7) {
    auto mem_reg_bit = ~(mem_reg_num >> 3) & 1;

    emit_byte(0xc4);
    emit_byte(0xc0 | (mem_reg_bit << 5) | 1);
    emit_byte(0x7c); // XXX: do we have any need to compute this here?
  } else {
    emit_byte(0xc5);
    emit_byte(0xfc);
  }

  switch (direction) {
  case Move_Direction::Load: {
    emit_byte(0x28);
    break;
  }
  case Move_Direction::Store: {
    emit_byte(0x29);
    break;
  }
  }

  // the encoding is the same for loads and stores
  // (arg1 = register, arg2 = memory)
  //
  if (mem.offset == 0) {
    // offsets of zero don't need an immediate

    // mod r/m:
    emit_byte((register_number(reg) << 3) | (mem_reg_num & 7));
    // SIB, only for some registers:
    // XXX: technically more than rsp are required, but we don't use them.
    //      Maybe eventually we want to support them
    if (mem.machine_reg() == Machine_Register::rsp) {
      emit_byte((register_number(mem.machine_reg()) << 3) | (mem_reg_num & 7));
    }
  } else if (mem.offset < 0x80) {
    // offsets of less than 0x80 can use a 1-byte immediate

    // mod r/m:
    emit_byte(0x40 | (register_number(reg) << 3) | (mem_reg_num & 7));

    // SIB, only for some registers:
    // XXX: technically more than rsp are required, but we don't use them.
    //      Maybe eventually we want to support them
    if (mem.machine_reg() == Machine_Register::rsp) {
      emit_byte((register_number(mem.machine_reg()) << 3) |
                register_number(mem.machine_reg()));
    }

    // imm:
    emit_byte(mem.offset);
  } else if (mem.offset < 0xffffffff) {
    // offsets in this range use a dword immediate

    // mod r/m:
    emit_byte(0x80 | (register_number(reg) << 3) | (mem_reg_num & 7));

    // SIB, only for some registers:
    // XXX: technically more than rsp are required, but we don't use them.
    //      Maybe eventually we want to support them
    if (mem.machine_reg() == Machine_Register::rsp) {
      emit_byte((register_number(mem.machine_reg()) << 3) |
                register_number(mem.machine_reg()));
    }

    // imm:
    emit_dword(mem.offset);
  } else {
    std::cout << "unhandled offset size: " << mem.offset
              << " in instruction: " << instruction << std::endl;
    abort();
  }
}

void Assembler::vbroadcastss(const Instruction &instruction) {
  auto dst = instruction.registers.at(0).machine_reg();
  auto src = instruction.registers.at(1).memory_ref();

  emit_byte(0xc4);
  emit_byte(0xe2);
  emit_byte(0x7d);
  emit_byte(0x18);

  // XXX: we only handle broadcasts of constants here, which are all stored
  //      offset from rcx, so assert that we're only using rcx
  if (src.machine_reg() != Machine_Register::rcx) {
    abort();
  }

  if (src.offset == 0) {
    // zeros can be done with
    emit_byte((register_number(dst) << 3) | register_number(src.machine_reg()));
  } else if (src.offset < 0x80) {
    emit_byte(0x40 | (register_number(dst) << 3) |
              register_number(src.machine_reg()));
    emit_byte(src.offset);
  } else {
    std::cerr << "Unexpected offset for vbroadcastss: " << src.offset
              << std::endl;
    abort();
  }
}

void Assembler::vsqrtps(const Instruction &instruction) {
  auto dst = register_number(instruction.registers.at(0).machine_reg());
  auto src = register_number(instruction.registers.at(1).machine_reg());

  emit_byte(0xc5);
  emit_byte(0xfc);
  emit_byte(0x51);
  emit_byte(0xc0 | (dst << 3) | src);
}

void Assembler::vrsqrtps(const Instruction &instruction) {
  auto dst = register_number(instruction.registers.at(0).machine_reg());
  auto src = register_number(instruction.registers.at(1).machine_reg());

  emit_byte(0xc5);
  emit_byte(0xfc);
  emit_byte(0x52);
  emit_byte(0xc0 | (dst << 3) | src);
}

void Assembler::vaddps(const Instruction &instruction) {
  binary_op<0x58>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vsubps(const Instruction &instruction) {
  binary_op<0x5c>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vmulps(const Instruction &instruction) {

  binary_op<0x59>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vdivps(const Instruction &instruction) {
  binary_op<0x5e>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vandps(const Instruction &instruction) {
  binary_op<0x54>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vandnps(const Instruction &instruction) {
  binary_op<0x55>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vorps(const Instruction &instruction) {
  binary_op<0x56>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vxorps(const Instruction &instruction) {
  binary_op<0x57>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
}

void Assembler::vpslld(const Instruction &instruction) {
  auto dst = register_number(instruction.registers.at(0).machine_reg());
  auto src = register_number(instruction.registers.at(1).machine_reg());
  auto imm = uint32_t(instruction.registers.at(2).imm());

  if (imm > 0xff) {
    std::cerr << "Immediate to vpslld is too large: " << imm << std::endl;
    abort();
  }

  emit_byte(0xc5);
  emit_byte(0x80 | ((~dst & 0xf) << 3) | 0x5);
  emit_byte(0x72);
  emit_byte(0xf0 | src);
  emit_byte(imm);
}

void Assembler::vpsrld(const Instruction &instruction) {
  auto dst = register_number(instruction.registers.at(0).machine_reg());
  auto src = register_number(instruction.registers.at(1).machine_reg());
  auto imm = uint32_t(instruction.registers.at(2).imm());

  if (imm > 0xff) {
    std::cerr << "Immediate to vpsrld is too large: " << imm << std::endl;
    abort();
  }

  emit_byte(0xc5);
  emit_byte(0x80 | ((~dst & 0xf) << 3) | 0x5);
  emit_byte(0x72);
  emit_byte(0xd0 | src);
  emit_byte(imm);
}

void Assembler::vroundps(const Instruction &instruction) {
  auto dst = register_number(instruction.registers.at(0).machine_reg());
  auto src = register_number(instruction.registers.at(1).machine_reg());
  auto imm = uint32_t(instruction.registers.at(2).imm());

  if (imm > 0xff) {
    std::cerr << "Immediate to vroundps is too large: " << imm << std::endl;
    abort();
  }

  emit_byte(0xc4);
  emit_byte(0xe3);
  emit_byte(0x7d); // not sure if we need to set flags in here...
  emit_byte(0x08);
  emit_byte(0xc0 | (dst << 3) | src);
  emit_byte(imm);
}

void Assembler::vcmpps(const Instruction &instruction) {
  // vcmpps looks like any other binary instruction, but also takes an byte
  // immediate to tell it which comparison type to do
  binary_op<0xc2>(instruction.registers.at(0), instruction.registers.at(1),
                  instruction.registers.at(2));
  emit_byte(uint32_t(instruction.registers.at(3).imm()));
}

void Assembler::pop(const Instruction &instruction) {
  auto reg = register_number(instruction.registers.at(0).machine_reg());
  emit_byte(0x58 | reg);
}

void Assembler::push(const Instruction &instruction) {
  auto reg = register_number(instruction.registers.at(0).machine_reg());
  emit_byte(0x50 | reg);
}

void Assembler::nop(const Instruction &instruction) {
  (void)instruction;
  // right now we just quietly choose not to emit nops, so we don't have to do
  // an elimination pass. This seems fine, but maybe there's a chance we'll want
  // to pad stuff out with nops later...
}

void Assembler::ret(const Instruction &instruction) {
  (void)instruction;
  emit_byte(0xc3);
}

void Assembler::add(const Instruction &instruction) {
  auto dst = instruction.registers.at(0);
  auto src = instruction.registers.at(1);

  if (dst.is_machine() && src.is_immediate()) {
    if (dst.machine_reg() != Machine_Register::rsp) {
      // we only need this for rsp and I'd rather just fast-fail if we don't
      // have that and deal with figuring out whether it encodes the same until
      // then.
      abort();
    }

    emit_byte(0x48);
    auto imm = uint32_t(src.imm());
    if (imm <= 0x7f) {
      emit_byte(0x83);
      emit_byte(0xc0 | register_number(dst.machine_reg()));
      emit_byte(imm);
    } else if (imm <= 0xffffffff) {
      emit_byte(0x81);
      emit_byte(0xc0 | register_number(dst.machine_reg()));
      emit_dword(imm);
    } else {
      abort();
    }
  } else {
    // we don't support other kinds right now because i am lazy
    abort();
  }
}

void Assembler::sub(const Instruction &instruction) {
  auto dst = instruction.registers.at(0);
  auto src = instruction.registers.at(1);

  if (dst.is_machine() && src.is_immediate()) {
    if (dst.machine_reg() != Machine_Register::rsp) {
      // we only need this for rsp and I'd rather just fast-fail if we don't
      // have that and deal with figuring out whether it encodes the same until
      // then.
      abort();
    }

    emit_byte(0x48);
    auto imm = uint32_t(src.imm());
    if (imm <= 0x7f) {
      emit_byte(0x83);
      emit_byte(0xe8 | register_number(dst.machine_reg()));
      emit_byte(imm);
    } else if (uint32_t(imm) <= 0xffffffff) {
      emit_byte(0x81);
      emit_byte(0xe8 | register_number(dst.machine_reg()));
      emit_dword(imm);
    } else {
      abort();
    }
  } else {
    // we don't support other kinds right now because i am lazy
    abort();
  }
}

void Assembler::and64(const Instruction &instruction) {
  auto lhs = instruction.registers.at(0);
  auto rhs = instruction.registers.at(1);

  if (!lhs.is_machine() || !rhs.is_immediate()) {
    std::cerr << "unsupported operands to and64, aborting" << std::endl;
    abort();
  }

  auto reg = lhs.machine_reg();
  auto imm = uint64_t(rhs.imm());

  if (reg != Machine_Register::rsp || imm != 0xffffffffffffffe0) {
    std::cerr << "unsupported operands to and64, aborting" << std::endl;
    abort();
  }

  emit_byte(0x48);
  emit_byte(0x83);
  emit_byte(0xe4);
  emit_byte(0xe0);
}

void Assembler::mov(const Instruction &instruction) {
  auto dst = instruction.registers.at(0);
  auto src = instruction.registers.at(1);

  if (src.is_machine() && dst.is_machine()) {
    emit_byte(0x48);
    emit_byte(0x89);
    emit_byte(0xc0 | (register_number(src.machine_reg()) << 3) |
              register_number(dst.machine_reg()));
  } else {
    // we don't handle this right now
    abort();
  }
}

std::ostream &operator<<(std::ostream &os, const Assembler &assembler) {
  for (size_t i = 0; i < assembler.instruction_offsets_and_sizes.size(); i++) {
    const auto &instruction = assembler.mc.instructions.at(i);
    const auto [offset, size] = assembler.instruction_offsets_and_sizes.at(i);
    auto view = util::vector_view<uint8_t>{assembler.buffer, offset, size};
    os << instruction << std::endl;
    util::hexdump(os, view, offset);
  }
  return os;
}

} // namespace sdfjit::machinecode
