/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az105-93
+ date
Mon Apr 19 18:12:14 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1618855934
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Apr 19 2021 (17:43:58)
Run date:          Apr 19 2021 (18:12:15+0000)
Run host:          fv-az105-93.wy5h1aom0jgehahef1oyr10hrc.bx.internal.cloudapp.net (pid=108210)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az105-93
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121236KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b6581891-9d9a-a649-8e36-c6be7600660a, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1043-azure, OSVersion="#45-Ubuntu SMP Fri Mar 19 17:33:38 UTC 2021", HostName=fv-az105-93, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121236KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160415 sec
      iterations=10000000... time=0.0182175 sec
      iterations=100000000... time=0.163423 sec
      iterations=700000000... time=1.14645 sec
      iterations=700000000... time=1.15368 sec
      result: -193.568 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00373455 sec
      iterations=10000000... time=0.0365303 sec
      iterations=100000000... time=0.367186 sec
      iterations=300000000... time=1.12247 sec
      result: 8.55253 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00243593 sec
      iterations=10000000... time=0.024367 sec
      iterations=100000000... time=0.251387 sec
      iterations=400000000... time=0.986643 sec
      iterations=800000000... time=1.96959 sec
      result: 6.49882 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000183818 sec
      iterations=10000... time=0.00183818 sec
      iterations=100000... time=0.0180887 sec
      iterations=1000000... time=0.166607 sec
      iterations=7000000... time=1.15582 sec
      result: 1.65117 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000960091 sec
      iterations=10000... time=0.00933949 sec
      iterations=100000... time=0.102178 sec
      iterations=1000000... time=0.820141 sec
      iterations=2000000... time=1.61822 sec
      result: 8.0911 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=4.101e-06 sec
      iterations=100... time=3.7204e-05 sec
      iterations=1000... time=0.000368035 sec
      iterations=10000... time=0.00374826 sec
      iterations=100000... time=0.0372816 sec
      iterations=1000000... time=0.375464 sec
      iterations=3000000... time=1.14064 sec
      result: 64.6376 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.3503e-05 sec
      iterations=10... time=0.000247723 sec
      iterations=100... time=0.00204249 sec
      iterations=1000... time=0.020711 sec
      iterations=10000... time=0.207795 sec
      iterations=50000... time=1.00988 sec
      result: 38.9368 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.001e-06 sec
      iterations=10000... time=3.2503e-05 sec
      iterations=100000... time=0.000321331 sec
      iterations=1000000... time=0.00322571 sec
      iterations=10000000... time=0.0330215 sec
      iterations=100000000... time=0.333161 sec
      iterations=300000000... time=0.995681 sec
      iterations=600000000... time=1.97683 sec
      result: 0.411839 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.5804e-05 sec
      iterations=10000... time=0.000181918 sec
      iterations=100000... time=0.00182057 sec
      iterations=1000000... time=0.017916 sec
      iterations=10000000... time=0.186217 sec
      iterations=60000000... time=1.09833 sec
      result: 2.28818 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9.99999e-07 sec
      iterations=10... time=2.5e-06 sec
      iterations=100... time=1.9702e-05 sec
      iterations=1000... time=0.000190618 sec
      iterations=10000... time=0.00203499 sec
      iterations=100000... time=0.0195904 sec
      iterations=1000000... time=0.192786 sec
      iterations=6000000... time=1.16288 sec
      result: 126.802 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.7503e-05 sec
      iterations=10... time=0.000345733 sec
      iterations=100... time=0.00348083 sec
      iterations=1000... time=0.0340618 sec
      iterations=10000... time=0.33626 sec
      iterations=30000... time=0.990588 sec
      iterations=60000... time=1.84685 sec
      result: 25.5495 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.7501e-05 sec
      iterations=10... time=0.000253424 sec
      iterations=100... time=0.00243373 sec
      iterations=1000... time=0.0249357 sec
      iterations=10000... time=0.244989 sec
      iterations=40000... time=0.990694 sec
      iterations=80000... time=1.97049 sec
      result: 0.070155 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.00021102 sec
      iterations=10... time=0.00196479 sec
      iterations=100... time=0.0202995 sec
      iterations=1000... time=0.201188 sec
      iterations=5000... time=1.00634 sec
      result: 0.251669 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00514839 sec
      iterations=10... time=0.0487018 sec
      iterations=100... time=0.483511 sec
      iterations=200... time=0.973236 sec
      iterations=400... time=1.99907 sec
      result: 0.354476 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00165941 sec
      iterations=10000000... time=0.0161315 sec
      iterations=100000000... time=0.162302 sec
      iterations=700000000... time=1.15457 sec
      iterations=700000000... time=1.15744 sec
      result: -487.427 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00361094 sec
      iterations=10000000... time=0.0362433 sec
      iterations=100000000... time=0.364055 sec
      iterations=300000000... time=1.0963 sec
      result: 8.75673 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00245463 sec
      iterations=10000000... time=0.0243781 sec
      iterations=100000000... time=0.244527 sec
      iterations=400000000... time=0.982874 sec
      iterations=800000000... time=1.95531 sec
      result: 6.54629 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161415 sec
      iterations=10000... time=0.0016301 sec
      iterations=100000... time=0.0162678 sec
      iterations=1000000... time=0.162404 sec
      iterations=7000000... time=1.14623 sec
      result: 1.63747 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000725619 sec
      iterations=10000... time=0.00691416 sec
      iterations=100000... time=0.068383 sec
      iterations=1000000... time=0.692577 sec
      iterations=2000000... time=1.37991 sec
      result: 6.89953 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=4.05e-06 sec
      iterations=100... time=3.70535e-05 sec
      iterations=1000... time=0.000354633 sec
      iterations=10000... time=0.00369715 sec
      iterations=100000... time=0.0372544 sec
      iterations=1000000... time=0.375727 sec
      iterations=3000000... time=1.13711 sec
      result: 64.8378 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.62025e-05 sec
      iterations=10... time=0.00020022 sec
      iterations=100... time=0.00195824 sec
      iterations=1000... time=0.0208536 sec
      iterations=10000... time=0.201864 sec
      iterations=50000... time=1.00682 sec
      result: 39.0553 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.15e-06 sec
      iterations=10000... time=3.2553e-05 sec
      iterations=100000... time=0.00032158 sec
      iterations=1000000... time=0.00322381 sec
      iterations=10000000... time=0.0326716 sec
      iterations=100000000... time=0.334384 sec
      iterations=300000000... time=0.979239 sec
      iterations=600000000... time=1.96662 sec
      result: 0.409713 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.69535e-05 sec
      iterations=10000... time=0.000178717 sec
      iterations=100000... time=0.00175612 sec
      iterations=1000000... time=0.0172306 sec
      iterations=10000000... time=0.172649 sec
      iterations=60000000... time=1.04697 sec
      result: 2.18119 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.25e-06 sec
      iterations=100... time=1.87515e-05 sec
      iterations=1000... time=0.000184318 sec
      iterations=10000... time=0.00186608 sec
      iterations=100000... time=0.0188026 sec
      iterations=1000000... time=0.188678 sec
      iterations=6000000... time=1.12213 sec
      result: 131.407 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.53035e-05 sec
      iterations=10... time=0.000341033 sec
      iterations=100... time=0.00354954 sec
      iterations=1000... time=0.0336338 sec
      iterations=10000... time=0.289479 sec
      iterations=40000... time=1.04373 sec
      result: 30.1392 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.9005e-06 sec
      iterations=10... time=9.2359e-05 sec
      iterations=100... time=0.000921238 sec
      iterations=1000... time=0.00936034 sec
      iterations=10000... time=0.0935126 sec
      iterations=100000... time=0.948357 sec
      iterations=200000... time=1.8928 sec
      result: 0.0770286 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=0.000126012 sec
      iterations=10... time=0.00117656 sec
      iterations=100... time=0.0118113 sec
      iterations=1000... time=0.118318 sec
      iterations=9000... time=1.0637 sec
      result: 0.206356 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1150 nsec
    MPI bandwidth: 4.0253 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Apr 19 18:13:12 UTC 2021
+ echo Done.
Done.
  Elapsed time: 57.9 s
