
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    49060500                       # Number of ticks simulated
final_tick                                   49060500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170427                       # Simulator instruction rate (inst/s)
host_op_rate                                   177508                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15857125                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735512                       # Number of bytes of host memory used
host_seconds                                     3.09                       # Real time elapsed on the host
sim_insts                                      527279                       # Number of instructions simulated
sim_ops                                        549192                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         31296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         25024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        31296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst            489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 985                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        637906259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        510064105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         20872188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          2609024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         10436094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          7827071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          3913535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1304512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          7827071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          6522559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1304512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1304512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          5218047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1284944100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    637906259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     20872188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      2609024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     10436094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      3913535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      5218047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1304512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      7827071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1304512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1304512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        692695753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       637906259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       510064105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        20872188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         2609024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        10436094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         7827071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         3913535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1304512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         7827071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         6522559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1304512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1304512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         5218047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1284944100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         985                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  63040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      49020500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   985                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.934307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.724434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.990926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          152     55.47%     55.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     17.15%     72.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      9.49%     82.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      2.55%     84.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      2.92%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.28%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.46%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.09%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      6.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          274                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     17969000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                36437750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4925000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18242.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36992.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1284.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1284.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      49767.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1874880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1023000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6341400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31773510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               331500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               44395650                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            944.487820                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       435750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45085250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   173880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1021800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23075595                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7944750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35362260                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            752.748869                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     13072000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32359250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                  9980                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            7681                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             973                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               7331                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  4143                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           56.513436                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   936                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                549                       # Number of system calls
system.cpu00.numCycles                          98122                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            19367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        56212                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                      9980                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             5079                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       35437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2113                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    6538                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 619                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            55865                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.176730                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.593463                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  44552     79.75%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    841      1.51%     81.25% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   1188      2.13%     83.38% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    689      1.23%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                    876      1.57%     86.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    566      1.01%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                    954      1.71%     88.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   1196      2.14%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   5003      8.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              55865                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.101710                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.572879                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  15564                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               30174                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    8069                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                1306                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  752                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                944                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 315                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                57353                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1168                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  752                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  16401                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  2597                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        13607                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    8494                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               14014                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                55245                       # Number of instructions processed by rename
system.cpu00.rename.IQFullEvents                  520                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                  105                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                13007                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             62900                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              263086                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          72237                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               43752                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  19148                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              154                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          153                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    5252                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               7777                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              8528                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             560                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            562                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    51951                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               293                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   44805                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             548                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         13928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        40665                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           74                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        55865                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.802023                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.444337                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             40244     72.04%     72.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              3648      6.53%     78.57% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              2201      3.94%     82.51% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3              2333      4.18%     86.68% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4              7439     13.32%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         55865                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    5    100.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               28825     64.33%     64.33% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               1376      3.07%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.41% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               7024     15.68%     83.09% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              7577     16.91%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                44805                       # Type of FU issued
system.cpu00.iq.rate                         0.456625                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         5                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.000112                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           145972                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           66201                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        43045                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                44782                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            120                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2749                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1458                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          105                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  752                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  2042                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 533                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             52251                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             236                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                7777                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               8528                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              146                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 510                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          171                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          556                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                727                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               43959                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                6652                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             846                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                      14084                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   6170                       # Number of branches executed
system.cpu00.iew.exec_stores                     7432                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.448004                       # Inst execution rate
system.cpu00.iew.wb_sent                        43322                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       43073                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   24660                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   55271                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.438974                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.446165                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         13934                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           219                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             669                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        53724                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.713201                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.703825                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        41558     77.35%     77.35% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         4204      7.83%     85.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         2131      3.97%     89.15% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3          990      1.84%     90.99% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1926      3.58%     94.57% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          853      1.59%     96.16% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          657      1.22%     97.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          271      0.50%     97.89% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         1134      2.11%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        53724                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              32414                       # Number of instructions committed
system.cpu00.commit.committedOps                38316                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        12098                       # Number of memory references committed
system.cpu00.commit.loads                        5028                       # Number of loads committed
system.cpu00.commit.membars                       116                       # Number of memory barriers committed
system.cpu00.commit.branches                     5280                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   33654                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                349                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          24894     64.97%     64.97% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          1321      3.45%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     68.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     68.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     68.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.43% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          5028     13.12%     81.55% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         7070     18.45%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           38316                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                1134                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     104228                       # The number of ROB reads
system.cpu00.rob.rob_writes                    106650                       # The number of ROB writes
system.cpu00.timesIdled                           401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         42257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     32414                       # Number of Instructions Simulated
system.cpu00.committedOps                       38316                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             3.027149                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       3.027149                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.330344                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.330344                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  55631                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 25651                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  150012                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  23592                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 15387                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              81                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         191.426241                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              9742                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             406                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           23.995074                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   191.426241                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.373879                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.373879                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          325                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           27005                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          27005                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         5945                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          5945                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3666                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3666                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         9611                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           9611                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         9616                       # number of overall hits
system.cpu00.dcache.overall_hits::total          9616                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          297                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          297                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         3252                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         3252                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         3549                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3549                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         3549                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3549                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     17139724                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     17139724                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    241771757                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    241771757                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       180000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       180000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        42501                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        42501                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    258911481                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    258911481                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    258911481                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    258911481                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         6242                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         6242                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         6918                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         6918                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        13160                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        13160                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        13165                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        13165                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.047581                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.047581                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.470078                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.470078                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.269681                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.269681                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.269578                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.269578                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 57709.508418                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 57709.508418                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 74345.558733                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 74345.558733                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        45000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        45000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        14167                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        14167                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 72953.361792                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 72953.361792                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 72953.361792                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 72953.361792                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          687                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    49.071429                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           44                       # number of writebacks
system.cpu00.dcache.writebacks::total              44                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          126                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2951                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2951                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         3077                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         3077                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         3077                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         3077                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          171                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          301                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          301                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          472                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          472                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     11271526                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     11271526                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     23661983                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     23661983                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       173000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       173000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     34933509                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     34933509                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     34933509                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     34933509                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.027395                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.027395                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.043510                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.043510                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.035866                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.035866                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.035853                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.035853                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 65915.356725                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 65915.356725                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 78611.239203                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 78611.239203                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        43250                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        43250                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 12666.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 12666.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 74011.671610                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 74011.671610                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 74011.671610                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 74011.671610                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             217                       # number of replacements
system.cpu00.icache.tags.tagsinuse         245.985658                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              5748                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             596                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            9.644295                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   245.985658                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.480441                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.480441                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           13672                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          13672                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         5748                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          5748                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         5748                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           5748                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         5748                       # number of overall hits
system.cpu00.icache.overall_hits::total          5748                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          790                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          790                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          790                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          790                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          790                       # number of overall misses
system.cpu00.icache.overall_misses::total          790                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     52811232                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     52811232                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     52811232                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     52811232                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     52811232                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     52811232                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         6538                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         6538                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         6538                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         6538                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         6538                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         6538                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.120832                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.120832                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.120832                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.120832                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.120832                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.120832                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 66849.660759                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 66849.660759                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 66849.660759                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 66849.660759                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 66849.660759                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 66849.660759                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          656                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          656                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          192                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          192                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          192                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          598                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          598                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          598                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          598                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     41083019                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     41083019                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     41083019                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     41083019                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     41083019                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     41083019                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.091465                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.091465                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.091465                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.091465                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.091465                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.091465                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 68700.700669                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 68700.700669                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 68700.700669                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 68700.700669                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 68700.700669                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 68700.700669                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 10959                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           10329                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             158                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               8183                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  5643                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           68.960039                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   268                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          18818                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             2892                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        48463                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     10959                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             5911                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       12672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   415                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                    1699                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            15779                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.231954                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.779939                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                   8688     55.06%     55.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    257      1.63%     56.69% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                     73      0.46%     57.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    268      1.70%     58.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    197      1.25%     60.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    225      1.43%     61.52% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    169      1.07%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                    353      2.24%     64.83% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   5549     35.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              15779                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.582368                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      2.575353                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   4004                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                5241                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    2504                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                3849                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  180                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                300                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                47520                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  180                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   4349                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                   807                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         2039                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    5962                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2441                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                46568                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 2192                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands             79344                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              226121                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          63800                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               71195                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   8134                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               69                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    6301                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               6973                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1289                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             534                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            558                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    45654                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               116                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   42833                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             384                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          4713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        16076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        15779                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       2.714557                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.783830                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              4258     26.99%     26.99% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1               653      4.14%     31.12% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2               491      3.11%     34.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3               310      1.96%     36.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             10067     63.80%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         15779                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               34314     80.11%     80.11% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                772      1.80%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.91% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               6732     15.72%     97.63% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1015      2.37%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                42833                       # Type of FU issued
system.cpu01.iq.rate                         2.276172                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.000070                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           101832                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           50493                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        42379                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                42836                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          752                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          402                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  180                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   491                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             45773                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              56                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                6973                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1289                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               55                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           66                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                135                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               42706                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                6695                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             127                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                       7675                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   9276                       # Number of branches executed
system.cpu01.iew.exec_stores                      980                       # Number of stores executed
system.cpu01.iew.exec_rate                   2.269423                       # Inst execution rate
system.cpu01.iew.wb_sent                        42451                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       42379                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   30778                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   60983                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     2.252046                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.504698                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          4643                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           102                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             131                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        15121                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.715230                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.544339                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         4641     30.69%     30.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         2085     13.79%     44.48% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          322      2.13%     46.61% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         3085     20.40%     67.01% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          128      0.85%     67.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3257     21.54%     89.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          189      1.25%     90.65% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          170      1.12%     91.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         1244      8.23%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        15121                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              39739                       # Number of instructions committed
system.cpu01.commit.committedOps                41057                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         7108                       # Number of memory references committed
system.cpu01.commit.loads                        6221                       # Number of loads committed
system.cpu01.commit.membars                        51                       # Number of memory barriers committed
system.cpu01.commit.branches                     9050                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   32234                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                139                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          33178     80.81%     80.81% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           771      1.88%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.69% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          6221     15.15%     97.84% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          887      2.16%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           41057                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                1244                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      59031                       # The number of ROB reads
system.cpu01.rob.rob_writes                     92131                       # The number of ROB writes
system.cpu01.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      79303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     39739                       # Number of Instructions Simulated
system.cpu01.committedOps                       41057                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.473540                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.473540                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             2.111755                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       2.111755                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  58191                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 19941                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  147453                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  53383                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  8405                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           7.851409                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              7226                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              65                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          111.169231                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     7.851409                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.015335                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.015335                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.126953                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           14950                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          14950                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         6376                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          6376                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          850                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          850                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data         7226                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           7226                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         7228                       # number of overall hits
system.cpu01.dcache.overall_hits::total          7228                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          155                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          155                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            3                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            6                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          180                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          180                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          183                       # number of overall misses
system.cpu01.dcache.overall_misses::total          183                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      6686458                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      6686458                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      2417748                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      2417748                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        45000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        45000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      9104206                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      9104206                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      9104206                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      9104206                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         6531                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6531                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          875                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          875                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         7406                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         7406                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         7411                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         7411                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.023733                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.023733                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.028571                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.028571                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.024305                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.024305                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.024693                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.024693                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 43138.438710                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 43138.438710                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 96709.920000                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 96709.920000                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         5000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         5000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         2000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 50578.922222                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 50578.922222                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 49749.759563                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 49749.759563                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          390                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    15.916667                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          390                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           82                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           97                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           97                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           73                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            9                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            6                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           83                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           85                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      1627026                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      1627026                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       675501                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       675501                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        31500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        31500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        11500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        11500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      2302527                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      2302527                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      2316527                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      2316527                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.011177                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.011177                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.011429                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.011429                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.011207                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.011207                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.011469                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.011469                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 22288.027397                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 22288.027397                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 67550.100000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 67550.100000                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         3500                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3500                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         1250                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 27741.289157                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 27741.289157                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 27253.258824                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 27253.258824                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse           7.592869                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              1625                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           31.862745                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     7.592869                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.014830                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.014830                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3449                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3449                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         1625                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1625                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         1625                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1625                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         1625                       # number of overall hits
system.cpu01.icache.overall_hits::total          1625                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           74                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           74                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           74                       # number of overall misses
system.cpu01.icache.overall_misses::total           74                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      4617145                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      4617145                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      4617145                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      4617145                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      4617145                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      4617145                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         1699                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1699                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         1699                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1699                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         1699                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1699                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.043555                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.043555                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.043555                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.043555                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.043555                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.043555                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 62393.851351                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 62393.851351                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 62393.851351                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 62393.851351                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 62393.851351                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 62393.851351                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           23                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           23                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           23                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           51                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           51                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      2983570                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      2983570                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      2983570                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      2983570                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      2983570                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      2983570                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.030018                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.030018                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.030018                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.030018                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.030018                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.030018                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 58501.372549                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 58501.372549                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 58501.372549                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 58501.372549                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 58501.372549                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 58501.372549                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 11007                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           10375                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             160                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               7834                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  5655                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           72.185346                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   263                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          18268                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             2850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        48696                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     11007                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             5918                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       12776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   421                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                    1707                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            15844                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.235357                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.780870                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                   8715     55.01%     55.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    260      1.64%     56.65% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                     76      0.48%     57.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    267      1.69%     58.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    202      1.27%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    221      1.39%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    171      1.08%     62.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    347      2.19%     64.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   5585     35.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              15844                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.602529                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.665645                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   3903                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                5378                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    2494                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3887                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  181                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                300                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                47738                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 117                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  181                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   4262                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                   826                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         2057                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    5975                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2542                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                46786                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 2269                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                   12                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands             79666                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              227254                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          64115                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               71593                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   8062                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               66                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           65                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    6471                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               7010                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1312                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             542                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            596                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    45905                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               114                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   43240                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             365                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          4755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        16215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        15844                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       2.729109                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.777913                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              4231     26.70%     26.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1               628      3.96%     30.67% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2               497      3.14%     33.80% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3               334      2.11%     35.91% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             10154     64.09%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         15844                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               34489     79.76%     79.76% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                772      1.79%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.55% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               6953     16.08%     97.63% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1026      2.37%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                43240                       # Type of FU issued
system.cpu02.iq.rate                         2.366981                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000023                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           102690                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           50788                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        42611                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                43241                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          763                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          426                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          255                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  181                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   582                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             46022                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              42                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                7010                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1312                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               53                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           66                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                135                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               43103                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                6900                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             137                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       7890                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   9325                       # Number of branches executed
system.cpu02.iew.exec_stores                      990                       # Number of stores executed
system.cpu02.iew.exec_rate                   2.359481                       # Inst execution rate
system.cpu02.iew.wb_sent                        42685                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       42611                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   30930                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   61259                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     2.332549                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.504905                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          4693                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             131                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        15176                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.719030                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.537364                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         4649     30.63%     30.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         2059     13.57%     44.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          319      2.10%     46.30% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         3137     20.67%     66.97% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          129      0.85%     67.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         3287     21.66%     89.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          196      1.29%     90.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          171      1.13%     91.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         1229      8.10%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        15176                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              39946                       # Number of instructions committed
system.cpu02.commit.committedOps                41264                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         7133                       # Number of memory references committed
system.cpu02.commit.loads                        6247                       # Number of loads committed
system.cpu02.commit.membars                        51                       # Number of memory barriers committed
system.cpu02.commit.branches                     9102                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   32389                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                139                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          33360     80.85%     80.85% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           771      1.87%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.71% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          6247     15.14%     97.85% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          886      2.15%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           41264                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                1229                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      59358                       # The number of ROB reads
system.cpu02.rob.rob_writes                     92647                       # The number of ROB writes
system.cpu02.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      79853                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     39946                       # Number of Instructions Simulated
system.cpu02.committedOps                       41264                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.457317                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.457317                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             2.186665                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       2.186665                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  58717                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 20054                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  148758                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  53649                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  8475                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           7.981035                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              7273                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          110.196970                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     7.981035                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.015588                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.015588                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           15016                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          15016                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         6427                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          6427                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          847                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          847                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data         7274                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           7274                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         7276                       # number of overall hits
system.cpu02.dcache.overall_hits::total          7276                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          141                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          141                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           28                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            3                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            8                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            6                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          169                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          169                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          172                       # number of overall misses
system.cpu02.dcache.overall_misses::total          172                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      5851728                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      5851728                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      2797998                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      2797998                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        42997                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        42997                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        21000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        21000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data      8649726                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total      8649726                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data      8649726                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total      8649726                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         6568                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         6568                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          875                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          875                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         7443                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7443                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         7448                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7448                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.021468                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.021468                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.032000                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.032000                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.022706                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022706                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.023093                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.023093                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 41501.617021                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 41501.617021                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 99928.500000                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 99928.500000                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  5374.625000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  5374.625000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         2000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 51181.810651                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 51181.810651                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 50289.104651                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 50289.104651                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          298                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          298                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           71                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           18                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           89                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           89                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           70                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            6                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           80                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           82                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      1394761                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      1394761                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data       820751                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total       820751                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        29003                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        29003                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      2215512                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      2215512                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      2220512                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      2220512                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.010658                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.010658                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.011429                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.011429                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.010748                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.010748                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.011010                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.011010                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 19925.157143                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 19925.157143                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 82075.100000                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 82075.100000                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  3625.375000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3625.375000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         1250                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 27693.900000                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 27693.900000                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 27079.414634                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 27079.414634                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           7.805337                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              1631                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           30.203704                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     7.805337                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.015245                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.015245                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            3468                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           3468                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         1631                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          1631                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         1631                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           1631                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         1631                       # number of overall hits
system.cpu02.icache.overall_hits::total          1631                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           76                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           76                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           76                       # number of overall misses
system.cpu02.icache.overall_misses::total           76                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      4377389                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      4377389                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      4377389                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      4377389                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      4377389                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      4377389                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         1707                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         1707                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         1707                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         1707                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         1707                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         1707                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.044523                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.044523                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.044523                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.044523                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.044523                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.044523                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 57597.223684                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 57597.223684                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 57597.223684                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 57597.223684                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 57597.223684                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 57597.223684                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           22                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           22                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           22                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           54                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           54                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           54                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      2789324                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      2789324                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      2789324                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      2789324                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      2789324                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      2789324                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.031634                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.031634                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.031634                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.031634                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.031634                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.031634                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 51654.148148                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 51654.148148                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 51654.148148                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 51654.148148                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 51654.148148                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 51654.148148                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 11199                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           10580                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             156                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               7972                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  5749                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           72.114902                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   264                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          17928                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             2738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        49397                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     11199                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             6013                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       12827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   413                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                    1685                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  74                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            15779                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.291527                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.791557                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                   8555     54.22%     54.22% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    283      1.79%     56.01% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                     74      0.47%     56.48% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    261      1.65%     58.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    195      1.24%     59.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    209      1.32%     60.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    172      1.09%     61.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    374      2.37%     64.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   5656     35.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              15779                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.624665                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.755299                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   4003                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                5129                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    2486                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                3982                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  178                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                292                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                48466                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  178                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   4342                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   626                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         2018                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6083                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2531                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                47562                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 2268                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                   16                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands             81248                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              231019                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          65196                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               73206                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   8040                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               64                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           63                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    6435                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               7114                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1289                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             530                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            572                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    46716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               109                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   43952                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             386                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        15826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        15779                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       2.785474                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.754426                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              3989     25.28%     25.28% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1               636      4.03%     29.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2               496      3.14%     32.45% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3               308      1.95%     34.41% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             10350     65.59%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         15779                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               35244     80.19%     80.19% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                772      1.76%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.94% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6904     15.71%     97.65% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1032      2.35%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                43952                       # Type of FU issued
system.cpu03.iq.rate                         2.451584                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000046                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           104071                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           51521                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        43487                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                43954                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          756                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          393                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  178                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   501                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             46828                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                7114                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1289                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               51                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           67                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                132                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               43832                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6867                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             120                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                       7868                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   9536                       # Number of branches executed
system.cpu03.iew.exec_stores                     1001                       # Number of stores executed
system.cpu03.iew.exec_rate                   2.444891                       # Inst execution rate
system.cpu03.iew.wb_sent                        43561                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       43487                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   31590                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   62572                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     2.425647                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.504858                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4676                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            99                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             128                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        15113                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.788262                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.527174                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         4393     29.07%     29.07% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         2041     13.50%     42.57% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          318      2.10%     44.68% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         3238     21.43%     66.10% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          130      0.86%     66.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3376     22.34%     89.30% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          203      1.34%     90.64% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          182      1.20%     91.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         1232      8.15%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        15113                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              40802                       # Number of instructions committed
system.cpu03.commit.committedOps                42139                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7254                       # Number of memory references committed
system.cpu03.commit.loads                        6358                       # Number of loads committed
system.cpu03.commit.membars                        51                       # Number of memory barriers committed
system.cpu03.commit.branches                     9316                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   33054                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                141                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          34114     80.96%     80.96% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           771      1.83%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          6358     15.09%     97.87% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          896      2.13%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           42139                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                1232                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      60137                       # The number of ROB reads
system.cpu03.rob.rob_writes                     94308                       # The number of ROB writes
system.cpu03.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      80193                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     40802                       # Number of Instructions Simulated
system.cpu03.committedOps                       42139                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.439390                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.439390                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             2.275881                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       2.275881                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  59736                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 20395                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  151278                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  54945                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  8578                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               1                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           7.789337                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              7400                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          112.121212                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     7.789337                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.015214                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.015214                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.126953                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           15270                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          15270                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         6541                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          6541                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          860                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          860                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data            1                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         7401                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7401                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         7403                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7403                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          148                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          148                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           28                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            3                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          176                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          176                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          179                       # number of overall misses
system.cpu03.dcache.overall_misses::total          179                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      5154711                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      5154711                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      2692498                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      2692498                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        16500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data         8500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      7847209                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      7847209                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      7847209                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      7847209                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         6689                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         6689                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          888                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          888                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7577                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7577                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7582                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7582                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.022126                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.022126                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.031532                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.031532                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.023228                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.023228                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.023609                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.023609                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 34829.128378                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 34829.128378                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 96160.642857                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 96160.642857                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         4125                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  2833.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  2833.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 44586.414773                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 44586.414773                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 43839.156425                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 43839.156425                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs          203                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          200                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    14.500000                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          200                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           76                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           18                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           94                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           94                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           72                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           82                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           84                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      1380770                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      1380770                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data       731001                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total       731001                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      2111771                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      2111771                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      2116771                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      2116771                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.010764                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.010764                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.011261                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.011261                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.010822                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.010822                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.011079                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.011079                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 19177.361111                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 19177.361111                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 73100.100000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 73100.100000                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 25753.304878                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 25753.304878                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 25199.654762                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 25199.654762                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           7.912271                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              1604                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           29.163636                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     7.912271                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.015454                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.015454                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            3425                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           3425                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         1604                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          1604                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         1604                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           1604                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         1604                       # number of overall hits
system.cpu03.icache.overall_hits::total          1604                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           81                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           81                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           81                       # number of overall misses
system.cpu03.icache.overall_misses::total           81                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      4190648                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      4190648                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      4190648                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      4190648                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      4190648                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      4190648                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         1685                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         1685                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         1685                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         1685                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         1685                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         1685                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.048071                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.048071                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.048071                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.048071                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.048071                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.048071                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 51736.395062                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 51736.395062                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 51736.395062                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 51736.395062                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 51736.395062                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 51736.395062                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           26                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           26                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           26                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           55                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           55                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           55                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2539566                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2539566                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2539566                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2539566                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2539566                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2539566                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.032641                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.032641                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.032641                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.032641                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.032641                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.032641                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 46173.927273                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 46173.927273                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 46173.927273                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 46173.927273                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 46173.927273                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 46173.927273                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 11154                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           10524                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             156                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               8409                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  5735                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           68.200737                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   265                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          17334                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             2578                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        49298                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     11154                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             6000                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       12957                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   409                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                    1693                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  73                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            15747                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.292818                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.791673                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   8553     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    253      1.61%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                     71      0.45%     56.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    269      1.71%     58.08% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    198      1.26%     59.34% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    224      1.42%     60.76% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    172      1.09%     61.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    350      2.22%     64.08% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   5657     35.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              15747                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.643475                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.844006                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   3914                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                5230                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    2467                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                3959                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  176                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                296                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                48184                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 116                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  176                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   4259                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   551                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         2213                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6035                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2512                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                47297                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 2257                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.RenamedOperands             80739                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              229680                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          64835                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               72593                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   8143                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               70                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    6466                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               7107                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1290                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             530                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            559                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    46456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               112                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   43669                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             436                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        16216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        15747                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       2.773163                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.760522                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4024     25.55%     25.55% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1               649      4.12%     29.68% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2               502      3.19%     32.86% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3               272      1.73%     34.59% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4             10300     65.41%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         15747                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               34976     80.09%     80.09% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                772      1.77%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.86% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6901     15.80%     97.66% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              1020      2.34%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                43669                       # Type of FU issued
system.cpu04.iq.rate                         2.519268                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000069                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           103524                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           51342                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        43149                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                43672                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          792                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          400                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  176                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   510                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   4                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             46571                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                7107                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1290                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               57                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           67                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                132                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               43549                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6876                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             120                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       7863                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   9456                       # Number of branches executed
system.cpu04.iew.exec_stores                      987                       # Number of stores executed
system.cpu04.iew.exec_rate                   2.512346                       # Inst execution rate
system.cpu04.iew.wb_sent                        43215                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       43149                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   31368                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   62202                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     2.489270                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.504292                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4759                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             128                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        15077                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.772567                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.534442                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         4411     29.26%     29.26% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         2097     13.91%     43.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          314      2.08%     45.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         3177     21.07%     66.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          132      0.88%     67.20% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         3333     22.11%     89.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          194      1.29%     90.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          163      1.08%     91.67% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         1256      8.33%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        15077                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              40484                       # Number of instructions committed
system.cpu04.commit.committedOps                41802                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7205                       # Number of memory references committed
system.cpu04.commit.loads                        6315                       # Number of loads committed
system.cpu04.commit.membars                        51                       # Number of memory barriers committed
system.cpu04.commit.branches                     9236                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   32793                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                139                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          33826     80.92%     80.92% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           771      1.84%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.76% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          6315     15.11%     97.87% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          890      2.13%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           41802                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                1256                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      59836                       # The number of ROB reads
system.cpu04.rob.rob_writes                     93810                       # The number of ROB writes
system.cpu04.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      80787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     40484                       # Number of Instructions Simulated
system.cpu04.committedOps                       41802                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.428169                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.428169                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             2.335526                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       2.335526                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  59332                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20249                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  150300                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  54490                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  8532                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               1                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           7.883674                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              7332                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          109.432836                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     7.883674                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.015398                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.015398                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           15167                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          15167                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         6485                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          6485                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          847                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          847                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data         7332                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           7332                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         7334                       # number of overall hits
system.cpu04.dcache.overall_hits::total          7334                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          153                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           28                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            3                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           13                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            4                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          181                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          184                       # number of overall misses
system.cpu04.dcache.overall_misses::total          184                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      4825909                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      4825909                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      1777248                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      1777248                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        60998                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        60998                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data         8000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total         8000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data      6603157                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total      6603157                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data      6603157                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total      6603157                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         6638                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         6638                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          875                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          875                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7513                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7513                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7518                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7518                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.023049                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.023049                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.032000                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.032000                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.024092                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.024092                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.024475                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.024475                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 31541.888889                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 31541.888889                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 63473.142857                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 63473.142857                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  4692.153846                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  4692.153846                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         3000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 36481.530387                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 36481.530387                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 35886.722826                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 35886.722826                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs          239                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              20                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    11.950000                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           81                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           18                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           99                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           99                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           72                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           13                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           82                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           84                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      1559298                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      1559298                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data       464751                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total       464751                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        40502                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        40502                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      2024049                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      2024049                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      2029049                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      2029049                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.010847                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.010847                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.011429                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.011429                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.010914                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.010914                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.011173                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.011173                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 21656.916667                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 21656.916667                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 46475.100000                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 46475.100000                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  3115.538462                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3115.538462                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         1875                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 24683.524390                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 24683.524390                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 24155.345238                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 24155.345238                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           7.603453                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              1620                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           31.153846                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     7.603453                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.014850                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.014850                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            3438                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           3438                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         1620                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1620                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         1620                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1620                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         1620                       # number of overall hits
system.cpu04.icache.overall_hits::total          1620                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           73                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           73                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           73                       # number of overall misses
system.cpu04.icache.overall_misses::total           73                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3866650                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3866650                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3866650                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3866650                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3866650                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3866650                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         1693                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1693                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         1693                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1693                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         1693                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1693                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.043119                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.043119                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.043119                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.043119                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.043119                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.043119                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 52967.808219                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 52967.808219                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 52967.808219                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 52967.808219                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 52967.808219                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 52967.808219                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           21                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           21                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           52                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           52                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2217323                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2217323                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2217323                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2217323                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2217323                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2217323                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.030715                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.030715                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.030715                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.030715                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.030715                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.030715                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 42640.826923                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 42640.826923                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 42640.826923                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 42640.826923                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 42640.826923                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 42640.826923                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 10908                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           10284                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             161                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               7718                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  5607                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           72.648354                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   256                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          16790                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             2534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        48567                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     10908                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             5863                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       12727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   419                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                    1719                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            15478                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.303851                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.791200                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   8369     54.07%     54.07% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    253      1.63%     55.70% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                     81      0.52%     56.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    269      1.74%     57.97% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    195      1.26%     59.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    223      1.44%     60.67% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    169      1.09%     61.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    346      2.24%     63.99% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5573     36.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              15478                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.649672                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.892615                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   3786                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                5187                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    2443                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                3881                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  180                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                293                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                47424                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  180                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   4124                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   746                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         2009                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    5941                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2477                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                46496                       # Number of instructions processed by rename
system.cpu05.rename.IQFullEvents                 2237                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                    9                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands             79074                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              225843                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          63792                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               70930                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   8133                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               64                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    6322                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6978                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1291                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             516                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            574                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    45550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               106                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   42827                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             436                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          4811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        16163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        15478                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       2.766960                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.765587                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              4010     25.91%     25.91% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1               600      3.88%     29.78% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2               487      3.15%     32.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3               271      1.75%     34.68% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             10110     65.32%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         15478                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    5    100.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               34216     79.89%     79.89% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                772      1.80%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.70% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               6844     15.98%     97.68% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               995      2.32%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                42827                       # Type of FU issued
system.cpu05.iq.rate                         2.550744                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         5                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000117                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           101573                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           50479                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        42252                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                42832                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          799                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          438                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          211                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  180                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   575                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                  18                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             45659                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6978                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1291                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               49                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  17                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           67                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                138                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               42709                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6816                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             118                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       7778                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   9245                       # Number of branches executed
system.cpu05.iew.exec_stores                      962                       # Number of stores executed
system.cpu05.iew.exec_rate                   2.543716                       # Inst execution rate
system.cpu05.iew.wb_sent                        42321                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       42252                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   30746                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   60873                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     2.516498                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.505084                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          4749                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             132                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        14801                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.759611                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.537485                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         4416     29.84%     29.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         2005     13.55%     43.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          305      2.06%     45.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         3099     20.94%     66.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          130      0.88%     67.26% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         3267     22.07%     89.33% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          197      1.33%     90.66% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          160      1.08%     91.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         1222      8.26%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        14801                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              39576                       # Number of instructions committed
system.cpu05.commit.committedOps                40845                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7032                       # Number of memory references committed
system.cpu05.commit.loads                        6179                       # Number of loads committed
system.cpu05.commit.membars                        50                       # Number of memory barriers committed
system.cpu05.commit.branches                     9015                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   32048                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                134                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          33042     80.90%     80.90% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           771      1.89%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.78% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          6179     15.13%     97.91% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          853      2.09%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           40845                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                1222                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      58653                       # The number of ROB reads
system.cpu05.rob.rob_writes                     91937                       # The number of ROB writes
system.cpu05.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      81331                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     39576                       # Number of Instructions Simulated
system.cpu05.committedOps                       40845                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.424247                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.424247                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             2.357117                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       2.357117                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  58214                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 19859                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  147402                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  53268                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  8367                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           7.813063                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              7174                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          107.074627                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     7.813063                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.015260                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.015260                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.130859                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           14858                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          14858                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         6359                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          6359                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          816                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          816                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data         7175                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           7175                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         7177                       # number of overall hits
system.cpu05.dcache.overall_hits::total          7177                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          164                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          164                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           28                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            3                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            6                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            5                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          192                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          192                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          195                       # number of overall misses
system.cpu05.dcache.overall_misses::total          195                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      4885426                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      4885426                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      2859248                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      2859248                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        26000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      7744674                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      7744674                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      7744674                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      7744674                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         6523                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         6523                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          844                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          844                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         7367                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7367                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         7372                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7372                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.025142                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.025142                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.033175                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.033175                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.026062                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.026062                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.026451                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.026451                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 29789.182927                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 29789.182927                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data       102116                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total       102116                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  4333.333333                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  4333.333333                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         2400                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 40336.843750                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 40336.843750                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 39716.276923                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 39716.276923                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          209                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              22                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     8.681818                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          209                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           93                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           18                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data          111                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data          111                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           71                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            6                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            5                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           81                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           83                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           83                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      1026040                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      1026040                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data       802751                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total       802751                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      1828791                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      1828791                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      1833791                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      1833791                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.010885                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.010885                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.011848                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.011848                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.010995                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.010995                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.011259                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.011259                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 14451.267606                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 14451.267606                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 80275.100000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 80275.100000                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  2833.333333                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2833.333333                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         1500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 22577.666667                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 22577.666667                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 22093.867470                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 22093.867470                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           7.749911                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              1654                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           30.072727                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     7.749911                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.015137                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.015137                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            3493                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           3493                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         1654                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          1654                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         1654                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           1654                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         1654                       # number of overall hits
system.cpu05.icache.overall_hits::total          1654                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           65                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           65                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           65                       # number of overall misses
system.cpu05.icache.overall_misses::total           65                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      1676439                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      1676439                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      1676439                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      1676439                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      1676439                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      1676439                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         1719                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1719                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         1719                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1719                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         1719                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1719                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.037813                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.037813                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.037813                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.037813                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.037813                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.037813                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 25791.369231                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 25791.369231                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 25791.369231                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 25791.369231                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 25791.369231                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 25791.369231                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           10                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           10                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           10                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           55                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           55                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           55                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1503061                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1503061                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1503061                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1503061                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1503061                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1503061                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.031995                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.031995                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.031995                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.031995                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.031995                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.031995                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 27328.381818                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 27328.381818                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 27328.381818                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 27328.381818                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 27328.381818                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 27328.381818                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 10055                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            9460                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             157                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               7096                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  5180                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           72.998873                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   240                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          16246                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             2480                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        45041                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     10055                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             5420                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       12246                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   405                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                    1659                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            14936                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.179767                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.767501                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   8317     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    239      1.60%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                     77      0.52%     57.80% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    255      1.71%     59.51% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    186      1.25%     60.75% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    212      1.42%     62.17% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    161      1.08%     63.25% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    347      2.32%     65.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   5142     34.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              14936                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.618922                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.772436                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   3601                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                5251                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    2393                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                3517                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  173                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                283                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                44134                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  173                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   3918                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   729                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2344                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    5552                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2219                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                43220                       # Number of instructions processed by rename
system.cpu06.rename.IQFullEvents                 1991                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             73092                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              209917                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          59304                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               65352                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   7736                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               70                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    5680                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               6546                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1251                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             486                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            532                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    42296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               113                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   39560                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             393                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        15489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        14936                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       2.648634                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.807918                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              4273     28.61%     28.61% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               617      4.13%     32.74% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2               465      3.11%     35.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3               311      2.08%     37.94% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              9270     62.06%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         14936                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               31562     79.78%     79.78% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                772      1.95%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.73% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               6275     15.86%     97.60% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               951      2.40%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                39560                       # Type of FU issued
system.cpu06.iq.rate                         2.435061                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000051                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            94451                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           47066                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        39144                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                39562                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          782                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          443                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  173                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   477                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 213                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             42412                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                6546                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1251                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               56                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 213                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           65                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                134                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               39429                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                6233                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             131                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       7149                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   8499                       # Number of branches executed
system.cpu06.iew.exec_stores                      916                       # Number of stores executed
system.cpu06.iew.exec_rate                   2.426997                       # Inst execution rate
system.cpu06.iew.wb_sent                        39219                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       39144                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   28443                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   56164                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     2.409455                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.506428                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          4578                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            99                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             128                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        14285                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.643752                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.546351                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         4611     32.28%     32.28% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         1951     13.66%     45.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          315      2.21%     48.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2818     19.73%     67.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          152      1.06%     68.93% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2965     20.76%     89.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          174      1.22%     90.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          138      0.97%     91.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         1161      8.13%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        14285                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              36584                       # Number of instructions committed
system.cpu06.commit.committedOps                37766                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         6572                       # Number of memory references committed
system.cpu06.commit.loads                        5764                       # Number of loads committed
system.cpu06.commit.membars                        47                       # Number of memory barriers committed
system.cpu06.commit.branches                     8274                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   29695                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                125                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          30423     80.56%     80.56% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           771      2.04%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          5764     15.26%     97.86% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          808      2.14%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           37766                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                1161                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      54987                       # The number of ROB reads
system.cpu06.rob.rob_writes                     85409                       # The number of ROB writes
system.cpu06.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      81875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     36584                       # Number of Instructions Simulated
system.cpu06.committedOps                       37766                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.444074                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.444074                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             2.251877                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       2.251877                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  53794                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 18634                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  136374                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  48843                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  7930                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           7.702022                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6712                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              68                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           98.705882                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     7.702022                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.015043                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.015043                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.132812                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           13917                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          13917                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         5942                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          5942                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          762                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          762                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            3                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6704                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6704                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6706                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6706                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          150                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          150                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           28                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            3                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           13                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            7                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          178                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          178                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          181                       # number of overall misses
system.cpu06.dcache.overall_misses::total          181                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      3451737                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      3451737                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      3002750                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      3002750                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        89498                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        89498                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        42001                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        23000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        23000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data      6454487                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total      6454487                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data      6454487                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total      6454487                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         6092                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         6092                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          790                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          790                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         6882                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         6882                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         6887                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         6887                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.024622                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.024622                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.035443                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.035443                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.812500                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.812500                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.025865                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.025865                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.026281                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.026281                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 23011.580000                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 23011.580000                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 107241.071429                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 107241.071429                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  6884.461538                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  6884.461538                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  6000.142857                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  6000.142857                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 36261.162921                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 36261.162921                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 35660.149171                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 35660.149171                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     3.375000                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           81                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           18                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           99                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           99                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           69                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           13                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            7                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           79                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           81                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data       626510                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total       626510                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data       873000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total       873000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        69002                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        69002                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      1499510                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      1499510                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      1504510                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      1504510                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.011326                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.011326                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.012658                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.012658                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.812500                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.812500                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.011479                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.011479                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.011761                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.011761                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data  9079.855072                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total  9079.855072                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data        87300                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total        87300                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  5307.846154                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5307.846154                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         5357                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         5357                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 18981.139241                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 18981.139241                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 18574.197531                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 18574.197531                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           7.529000                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              1593                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           28.963636                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     7.529000                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.014705                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.014705                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            3373                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           3373                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         1593                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1593                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         1593                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1593                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         1593                       # number of overall hits
system.cpu06.icache.overall_hits::total          1593                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           66                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           66                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           66                       # number of overall misses
system.cpu06.icache.overall_misses::total           66                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      1564463                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      1564463                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      1564463                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      1564463                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      1564463                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      1564463                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         1659                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1659                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         1659                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1659                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         1659                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1659                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.039783                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.039783                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.039783                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.039783                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.039783                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.039783                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 23703.984848                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 23703.984848                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 23703.984848                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 23703.984848                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 23703.984848                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 23703.984848                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           11                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           11                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           11                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           55                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           55                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           55                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1395037                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1395037                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1395037                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1395037                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1395037                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1395037                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.033153                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.033153                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.033153                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.033153                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.033153                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.033153                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 25364.309091                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 25364.309091                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 25364.309091                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 25364.309091                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 25364.309091                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 25364.309091                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  9786                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            9209                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             146                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               9475                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  5019                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           52.970976                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   232                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          15528                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             2441                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        43955                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      9786                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             5251                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       11595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   383                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                    1618                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            14235                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.251704                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.783289                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   7799     54.79%     54.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    241      1.69%     56.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     66      0.46%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    231      1.62%     58.57% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    174      1.22%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    206      1.45%     61.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    150      1.05%     62.29% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    348      2.44%     64.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   5020     35.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              14235                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.630216                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.830693                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   3471                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                4898                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    2349                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                3353                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  163                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                265                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                42820                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 108                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  163                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3820                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   733                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1947                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    5314                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2257                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                41978                       # Number of instructions processed by rename
system.cpu07.rename.IQFullEvents                 1995                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands             71140                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              203891                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          57728                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               63757                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   7379                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    6009                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               6370                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1173                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             454                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            483                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    41147                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                96                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   38630                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             404                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        14830                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        14235                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       2.713734                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.785782                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              3865     27.15%     27.15% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               557      3.91%     31.06% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2               456      3.20%     34.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3               267      1.88%     36.14% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              9090     63.86%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         14235                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               30709     79.50%     79.50% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                772      2.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.49% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               6223     16.11%     97.60% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               926      2.40%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                38630                       # Type of FU issued
system.cpu07.iq.rate                         2.487764                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000078                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            91902                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           45632                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        38123                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                38633                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          737                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          383                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          165                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  163                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   450                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 117                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             41246                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                6370                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1173                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               47                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 117                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           63                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                120                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               38516                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                6189                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             114                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       7085                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   8247                       # Number of branches executed
system.cpu07.iew.exec_stores                      896                       # Number of stores executed
system.cpu07.iew.exec_rate                   2.480422                       # Inst execution rate
system.cpu07.iew.wb_sent                        38189                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       38123                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   27782                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   54916                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     2.455113                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.505900                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          4310                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             118                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        13621                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.706703                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.574803                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         4246     31.17%     31.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         1961     14.40%     45.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          240      1.76%     47.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2685     19.71%     67.04% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4           85      0.62%     67.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2902     21.31%     88.97% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          186      1.37%     90.34% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          122      0.90%     91.23% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         1194      8.77%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        13621                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              35704                       # Number of instructions committed
system.cpu07.commit.committedOps                36868                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         6423                       # Number of memory references committed
system.cpu07.commit.loads                        5633                       # Number of loads committed
system.cpu07.commit.membars                        45                       # Number of memory barriers committed
system.cpu07.commit.branches                     8058                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   29011                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                123                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          29674     80.49%     80.49% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           771      2.09%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          5633     15.28%     97.86% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          790      2.14%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           36868                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                1194                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      53124                       # The number of ROB reads
system.cpu07.rob.rob_writes                     83040                       # The number of ROB writes
system.cpu07.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      82593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     35704                       # Number of Instructions Simulated
system.cpu07.committedOps                       36868                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.434909                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.434909                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             2.299330                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       2.299330                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  52618                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 18184                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  133128                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  47499                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  7692                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   32                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           7.514544                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              6554                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           97.820896                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     7.514544                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.014677                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.014677                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.130859                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           13579                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          13579                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         5803                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          5803                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          752                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          752                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            1                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data         6555                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6555                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         6557                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6557                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          145                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          145                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           28                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            3                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            7                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            4                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          173                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          173                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          176                       # number of overall misses
system.cpu07.dcache.overall_misses::total          176                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      4566414                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      4566414                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      3061498                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      3061498                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        34999                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        34999                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data         8000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total         8000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data      7627912                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total      7627912                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data      7627912                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total      7627912                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         5948                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         5948                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          780                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          780                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         6728                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         6728                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         6733                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         6733                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.024378                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.024378                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.035897                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.035897                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.025713                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.025713                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.026140                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.026140                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 31492.510345                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 31492.510345                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 109339.214286                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 109339.214286                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  4999.857143                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  4999.857143                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         3125                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 44091.976879                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 44091.976879                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 43340.409091                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 43340.409091                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              21                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     4.142857                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           75                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           18                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           93                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           93                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           70                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            7                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           80                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           82                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data       834296                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total       834296                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data       861501                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total       861501                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        23501                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        23501                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      1695797                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      1695797                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      1700797                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      1700797                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.011769                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.011769                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.012821                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.012821                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.011891                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.011891                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.012179                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.012179                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 11918.514286                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 11918.514286                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 86150.100000                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 86150.100000                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  3357.285714                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3357.285714                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         2000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 21197.462500                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 21197.462500                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 20741.426829                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 20741.426829                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           7.105095                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              1555                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           29.339623                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     7.105095                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.013877                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.013877                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            3289                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           3289                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         1555                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1555                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         1555                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1555                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         1555                       # number of overall hits
system.cpu07.icache.overall_hits::total          1555                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           63                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           63                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           63                       # number of overall misses
system.cpu07.icache.overall_misses::total           63                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1539460                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1539460                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1539460                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1539460                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1539460                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1539460                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         1618                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         1618                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         1618                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         1618                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         1618                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         1618                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.038937                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.038937                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.038937                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.038937                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.038937                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.038937                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 24435.873016                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 24435.873016                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 24435.873016                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 24435.873016                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 24435.873016                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 24435.873016                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           10                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           10                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           53                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           53                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1374040                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1374040                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1374040                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1374040                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1374040                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1374040                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.032756                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.032756                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.032756                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.032756                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.032756                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.032756                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 25925.283019                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 25925.283019                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 25925.283019                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 25925.283019                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 25925.283019                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 25925.283019                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  8939                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            8380                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             148                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               6227                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  4597                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           73.823671                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   221                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          14984                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             2401                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        40536                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      8939                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             4818                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       11064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   377                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                    1581                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            13661                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.132787                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.757074                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   7691     56.30%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    222      1.63%     57.92% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                     66      0.48%     58.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    226      1.65%     60.06% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    165      1.21%     61.27% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    193      1.41%     62.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    148      1.08%     63.77% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    348      2.55%     66.31% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   4602     33.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              13661                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.596570                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.705286                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   3325                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                4875                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    2240                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                3060                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  160                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                262                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                39622                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  160                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   3624                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  1020                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1917                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    4965                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                1974                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                38840                       # Number of instructions processed by rename
system.cpu08.rename.IQFullEvents                 1754                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands             65306                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              188614                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          53435                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               58162                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   7144                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    5190                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               5975                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1157                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             429                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            458                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    38013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                94                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   35423                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             408                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        14491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        13661                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.593002                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.828822                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              4114     30.11%     30.11% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               545      3.99%     34.10% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2               436      3.19%     37.30% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3               258      1.89%     39.18% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              8308     60.82%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         13661                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               28104     79.34%     79.34% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                773      2.18%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.52% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               5667     16.00%     97.52% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               879      2.48%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                35423                       # Type of FU issued
system.cpu08.iq.rate                         2.364055                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.000028                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            84916                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           42451                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        35053                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                35424                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          764                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          417                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  160                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   454                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 411                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             38110                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                5975                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1157                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               48                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 411                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                124                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               35306                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                5641                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             117                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       6488                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   7511                       # Number of branches executed
system.cpu08.iew.exec_stores                      847                       # Number of stores executed
system.cpu08.iew.exec_rate                   2.356247                       # Inst execution rate
system.cpu08.iew.wb_sent                        35125                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       35053                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   25540                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   50349                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     2.339362                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.507259                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          4336                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            87                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        13046                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.588763                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.575420                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4412     33.82%     33.82% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         1839     14.10%     47.92% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          261      2.00%     49.92% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2422     18.57%     68.48% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          112      0.86%     69.34% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2611     20.01%     89.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          173      1.33%     90.68% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          123      0.94%     91.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         1093      8.38%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        13046                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              32699                       # Number of instructions committed
system.cpu08.commit.committedOps                33773                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         5951                       # Number of memory references committed
system.cpu08.commit.loads                        5211                       # Number of loads committed
system.cpu08.commit.membars                        42                       # Number of memory barriers committed
system.cpu08.commit.branches                     7315                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   26643                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                114                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          27051     80.10%     80.10% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           771      2.28%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.38% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          5211     15.43%     97.81% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          740      2.19%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           33773                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                1093                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      49630                       # The number of ROB reads
system.cpu08.rob.rob_writes                     76835                       # The number of ROB writes
system.cpu08.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      83137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     32699                       # Number of Instructions Simulated
system.cpu08.committedOps                       33773                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.458240                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.458240                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             2.182261                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       2.182261                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  48283                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 16963                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  122304                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  43125                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  7234                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           7.119766                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              6103                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           92.469697                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     7.119766                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.013906                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.013906                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           12663                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          12663                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         5406                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          5406                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          698                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          698                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         6104                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           6104                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         6106                       # number of overall hits
system.cpu08.dcache.overall_hits::total          6106                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          134                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           28                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            3                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           12                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          162                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          162                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          165                       # number of overall misses
system.cpu08.dcache.overall_misses::total          165                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      4316965                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      4316965                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      3498746                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      3498746                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        57496                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        57496                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      7815711                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      7815711                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      7815711                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      7815711                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         5540                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         5540                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          726                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          726                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         6266                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         6266                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         6271                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         6271                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.024188                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.024188                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.038567                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.038567                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.025854                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.025854                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.026312                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.026312                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 32216.156716                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 32216.156716                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 124955.214286                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 124955.214286                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  4791.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  4791.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         3000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 48245.129630                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 48245.129630                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 47367.945455                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 47367.945455                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           69                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           87                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           87                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           65                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           12                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           75                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           77                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data       546023                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total       546023                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      1002752                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      1002752                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        37504                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        37504                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      1548775                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      1548775                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      1553775                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      1553775                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.011733                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.011733                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.013774                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.013774                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.011969                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.011969                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.012279                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.012279                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data  8400.353846                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total  8400.353846                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 100275.200000                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 100275.200000                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  3125.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3125.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         1875                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 20650.333333                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 20650.333333                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 20178.896104                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 20178.896104                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           6.878813                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              1519                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           28.660377                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     6.878813                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.013435                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.013435                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            3215                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           3215                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         1519                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          1519                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         1519                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           1519                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         1519                       # number of overall hits
system.cpu08.icache.overall_hits::total          1519                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           62                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           62                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           62                       # number of overall misses
system.cpu08.icache.overall_misses::total           62                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1542967                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1542967                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1542967                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1542967                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1542967                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1542967                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         1581                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         1581                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         1581                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         1581                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         1581                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         1581                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.039216                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.039216                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.039216                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.039216                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.039216                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.039216                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 24886.564516                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 24886.564516                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 24886.564516                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 24886.564516                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 24886.564516                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 24886.564516                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst            9                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst            9                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst            9                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1386033                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1386033                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1386033                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1386033                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1386033                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1386033                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.033523                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.033523                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.033523                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.033523                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.033523                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.033523                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 26151.566038                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 26151.566038                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 26151.566038                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 26151.566038                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 26151.566038                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 26151.566038                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  8911                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            8365                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             150                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               5733                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  4587                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           80.010466                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   212                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          14440                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             2417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        40262                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      8911                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             4799                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       10510                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   381                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                    1548                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            13125                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.237790                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.777418                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   7207     54.91%     54.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    213      1.62%     56.53% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                     69      0.53%     57.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    223      1.70%     58.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    166      1.26%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    179      1.36%     61.39% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    142      1.08%     62.47% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    343      2.61%     65.08% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   4583     34.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              13125                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.617105                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.788227                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   3333                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                4358                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    2250                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                3022                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  161                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                258                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                39422                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  161                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   3649                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   580                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1705                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    4920                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2109                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                38633                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                 1747                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  133                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands             65092                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              187695                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          53192                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               58120                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   6972                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    5318                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               5913                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1130                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             421                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            476                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    37816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                88                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   35318                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             386                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          4190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        14022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        13125                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       2.690895                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.790986                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              3602     27.44%     27.44% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               555      4.23%     31.67% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2               427      3.25%     34.93% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3               255      1.94%     36.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              8286     63.13%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         13125                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               28059     79.45%     79.45% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                772      2.19%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.63% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               5637     15.96%     97.59% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               850      2.41%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                35318                       # Type of FU issued
system.cpu09.iq.rate                         2.445845                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.000085                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            84150                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           42104                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        34952                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                35321                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          713                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          410                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           42                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  161                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   434                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             37907                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                5913                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1130                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           60                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                125                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               35203                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                5607                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             115                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       6427                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   7511                       # Number of branches executed
system.cpu09.iew.exec_stores                      820                       # Number of stores executed
system.cpu09.iew.exec_rate                   2.437881                       # Inst execution rate
system.cpu09.iew.wb_sent                        35008                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       34952                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   25486                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   50219                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     2.420499                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.507497                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          4123                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             121                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        12528                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.691092                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.602148                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         3950     31.53%     31.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         1871     14.93%     46.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          263      2.10%     48.56% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         2340     18.68%     67.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          113      0.90%     68.14% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2541     20.28%     88.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          167      1.33%     89.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          126      1.01%     90.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         1157      9.24%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        12528                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              32657                       # Number of instructions committed
system.cpu09.commit.committedOps                33714                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         5920                       # Number of memory references committed
system.cpu09.commit.loads                        5200                       # Number of loads committed
system.cpu09.commit.membars                        42                       # Number of memory barriers committed
system.cpu09.commit.branches                     7308                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   26588                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                112                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          27023     80.15%     80.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           771      2.29%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.44% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          5200     15.42%     97.86% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          720      2.14%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           33714                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                1157                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      48779                       # The number of ROB reads
system.cpu09.rob.rob_writes                     76340                       # The number of ROB writes
system.cpu09.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      83681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     32657                       # Number of Instructions Simulated
system.cpu09.committedOps                       33714                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.442172                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.442172                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             2.261565                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       2.261565                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  48172                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 16854                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  121836                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  43161                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  7158                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           7.207494                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6041                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           91.530303                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     7.207494                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.014077                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.014077                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           12566                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          12566                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         5357                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          5357                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          685                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          685                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            1                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6042                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6042                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6044                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6044                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          155                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          155                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           28                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            3                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            4                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          183                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          183                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          186                       # number of overall misses
system.cpu09.dcache.overall_misses::total          186                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      4512368                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      4512368                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      2485496                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      2485496                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        17000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        17000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      6997864                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      6997864                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      6997864                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      6997864                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5512                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5512                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          713                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          713                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         6225                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         6225                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         6230                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         6230                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.028120                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.028120                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.039271                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.039271                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.029398                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.029398                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.029856                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.029856                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 29112.051613                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 29112.051613                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 88767.714286                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 88767.714286                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         4250                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         4250                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 38239.693989                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 38239.693989                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 37622.924731                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 37622.924731                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     2.250000                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           80                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           18                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           98                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           98                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           75                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            4                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           85                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           87                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data       966316                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total       966316                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data       665502                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total       665502                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      1631818                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      1631818                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      1636818                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      1636818                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.013607                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.013607                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.014025                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.014025                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.013655                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.013655                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.013965                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.013965                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 12884.213333                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 12884.213333                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 66550.200000                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 66550.200000                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         2750                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2750                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 19197.858824                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 19197.858824                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data        18814                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total        18814                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           6.818714                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              1480                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           26.909091                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     6.818714                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.013318                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.013318                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            3151                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           3151                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         1480                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          1480                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         1480                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           1480                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         1480                       # number of overall hits
system.cpu09.icache.overall_hits::total          1480                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           68                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           68                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           68                       # number of overall misses
system.cpu09.icache.overall_misses::total           68                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      2172706                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      2172706                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      2172706                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      2172706                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      2172706                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      2172706                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         1548                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         1548                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         1548                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         1548                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         1548                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         1548                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.043928                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.043928                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.043928                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.043928                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.043928                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.043928                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 31951.558824                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 31951.558824                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 31951.558824                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 31951.558824                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 31951.558824                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 31951.558824                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           13                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           13                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           13                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           55                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           55                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1640541                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1640541                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1640541                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1640541                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1640541                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1640541                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.035530                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.035530                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.035530                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.035530                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.035530                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.035530                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 29828.018182                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 29828.018182                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 29828.018182                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 29828.018182                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 29828.018182                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 29828.018182                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  8223                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            7678                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             151                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               5165                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  4220                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           81.703775                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   208                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          13896                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             2373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        37592                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      8223                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             4428                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       10004                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   379                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                    1552                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  77                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            12574                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.163512                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.759109                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   7014     55.78%     55.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    206      1.64%     57.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                     72      0.57%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    212      1.69%     59.68% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    148      1.18%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    179      1.42%     62.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    147      1.17%     63.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    345      2.74%     66.19% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   4251     33.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              12574                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.591753                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.705239                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   3189                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                4281                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    2167                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2776                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  160                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                254                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                36845                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  160                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   3466                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   902                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1620                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    4632                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                1793                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                36091                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                 1597                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands             60285                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              175315                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          49706                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               53384                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   6890                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           51                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    4664                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               5599                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1111                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             409                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            447                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    35239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                86                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   32798                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             397                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          4231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        13968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        12574                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       2.608398                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.819933                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              3707     29.48%     29.48% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               534      4.25%     33.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2               404      3.21%     36.94% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3               260      2.07%     39.01% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              7669     60.99%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         12574                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               25862     78.85%     78.85% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                772      2.35%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.21% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               5355     16.33%     97.53% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               809      2.47%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                32798                       # Type of FU issued
system.cpu10.iq.rate                         2.360248                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.000091                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            78570                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           39570                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        32376                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                32801                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          753                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          439                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  160                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   434                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 313                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             35328                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                5599                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1111                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 313                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                128                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               32675                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                5325                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             123                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       6101                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   6891                       # Number of branches executed
system.cpu10.iew.exec_stores                      776                       # Number of stores executed
system.cpu10.iew.exec_rate                   2.351396                       # Inst execution rate
system.cpu10.iew.wb_sent                        32443                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       32376                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   23614                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   46397                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     2.329879                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.508955                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          4169                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             122                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        11979                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.595709                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.600477                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         4032     33.66%     33.66% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         1747     14.58%     48.24% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          287      2.40%     50.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2129     17.77%     68.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          140      1.17%     69.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2294     19.15%     88.73% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          163      1.36%     90.09% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          118      0.99%     91.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         1069      8.92%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        11979                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              30115                       # Number of instructions committed
system.cpu10.commit.committedOps                31094                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         5518                       # Number of memory references committed
system.cpu10.commit.loads                        4846                       # Number of loads committed
system.cpu10.commit.membars                        40                       # Number of memory barriers committed
system.cpu10.commit.branches                     6680                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   24582                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                104                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          24805     79.77%     79.77% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           771      2.48%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.25% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4846     15.59%     97.84% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          672      2.16%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           31094                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                1069                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      45783                       # The number of ROB reads
system.cpu10.rob.rob_writes                     71186                       # The number of ROB writes
system.cpu10.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      84225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     30115                       # Number of Instructions Simulated
system.cpu10.committedOps                       31094                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.461431                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.461431                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             2.167170                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       2.167170                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  44734                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 15836                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  113289                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  39483                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  6788                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           7.048563                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              5653                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           84.373134                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     7.048563                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.013767                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.013767                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.130859                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           11780                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          11780                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         5018                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          5018                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          636                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          636                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data         5654                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           5654                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         5656                       # number of overall hits
system.cpu10.dcache.overall_hits::total          5656                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          152                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           28                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            3                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            6                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          180                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          180                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          183                       # number of overall misses
system.cpu10.dcache.overall_misses::total          183                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      4470974                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      4470974                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3357998                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3357998                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        27500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        27500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      7828972                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      7828972                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      7828972                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      7828972                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5170                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5170                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          664                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          664                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         5834                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         5834                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         5839                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         5839                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.029400                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.029400                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.042169                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.042169                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.030854                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.030854                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.031341                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.031341                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 29414.302632                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 29414.302632                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 119928.500000                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 119928.500000                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  4583.333333                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  4583.333333                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         4000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 43494.288889                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 43494.288889                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 42781.267760                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 42781.267760                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     4.818182                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           85                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           18                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data          103                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data          103                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           67                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            6                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           77                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           79                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data       659517                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total       659517                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data       963501                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total       963501                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      1623018                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      1623018                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      1628018                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      1628018                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.012959                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.012959                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.015060                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.015060                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.013198                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.013198                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.013530                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.013530                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data  9843.537313                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total  9843.537313                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 96350.100000                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 96350.100000                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  3083.333333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3083.333333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         2500                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 21078.155844                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 21078.155844                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 20607.822785                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 20607.822785                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           6.654019                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              1485                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           26.517857                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     6.654019                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.012996                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.012996                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            3160                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           3160                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         1485                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          1485                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         1485                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           1485                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         1485                       # number of overall hits
system.cpu10.icache.overall_hits::total          1485                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           67                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           67                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           67                       # number of overall misses
system.cpu10.icache.overall_misses::total           67                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1585465                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1585465                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1585465                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1585465                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1585465                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1585465                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         1552                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         1552                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         1552                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         1552                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         1552                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         1552                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.043170                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.043170                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.043170                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.043170                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.043170                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.043170                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 23663.656716                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 23663.656716                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 23663.656716                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 23663.656716                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 23663.656716                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 23663.656716                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           11                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           11                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           11                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           56                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1417035                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1417035                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1417035                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1417035                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1417035                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1417035                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.036082                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.036082                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.036082                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.036082                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.036082                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.036082                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 25304.196429                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 25304.196429                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 25304.196429                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 25304.196429                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 25304.196429                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 25304.196429                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  7776                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            7271                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             146                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               4734                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  3996                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           84.410646                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   190                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          13352                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2322                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        35598                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      7776                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             4186                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                        9499                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   365                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                    1462                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            12011                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.134294                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.760131                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   6791     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    154      1.28%     57.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                     67      0.56%     58.38% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    195      1.62%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    144      1.20%     61.20% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    177      1.47%     62.68% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    130      1.08%     63.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    292      2.43%     66.19% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   4061     33.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              12011                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.582385                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.666117                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   3054                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                4121                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    2052                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2630                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  153                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                235                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                34887                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  153                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   3338                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                   570                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1812                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    4364                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1773                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                34134                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                 1559                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             57051                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              165804                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          47067                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               50895                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   6145                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    4618                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               5284                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1043                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             362                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            411                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    33367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                91                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   31376                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             324                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          3770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        12011                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.612272                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.810124                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              3466     28.86%     28.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               571      4.75%     33.61% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2               398      3.31%     36.92% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3               295      2.46%     39.38% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              7281     60.62%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         12011                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               24593     78.38%     78.38% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                772      2.46%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.84% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               5251     16.74%     97.58% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               760      2.42%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                31376                       # Type of FU issued
system.cpu11.iq.rate                         2.349910                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.000096                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            75090                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           37242                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        30844                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                31379                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          641                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          403                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          218                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  153                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   399                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             33461                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              34                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                5284                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1043                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               46                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                121                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               31260                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                5212                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             116                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       5940                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   6545                       # Number of branches executed
system.cpu11.iew.exec_stores                      728                       # Number of stores executed
system.cpu11.iew.exec_rate                   2.341222                       # Inst execution rate
system.cpu11.iew.wb_sent                        30900                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       30844                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   22498                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   44047                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     2.310066                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.510773                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          3708                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             117                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        11477                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.586739                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.573745                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         3796     33.07%     33.07% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         1708     14.88%     47.96% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          302      2.63%     50.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2073     18.06%     68.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          140      1.22%     69.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         2240     19.52%     89.39% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          127      1.11%     90.49% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           93      0.81%     91.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8          998      8.70%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        11477                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              28776                       # Number of instructions committed
system.cpu11.commit.committedOps                29688                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         5283                       # Number of memory references committed
system.cpu11.commit.loads                        4643                       # Number of loads committed
system.cpu11.commit.membars                        37                       # Number of memory barriers committed
system.cpu11.commit.branches                     6350                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   23495                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 97                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          23634     79.61%     79.61% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           771      2.60%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          4643     15.64%     97.84% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          640      2.16%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           29688                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                 998                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      43511                       # The number of ROB reads
system.cpu11.rob.rob_writes                     67390                       # The number of ROB writes
system.cpu11.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      84769                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     28776                       # Number of Instructions Simulated
system.cpu11.committedOps                       29688                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.463998                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.463998                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             2.155183                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       2.155183                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  42834                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 15171                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  108363                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  37479                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  6487                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   63                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           7.182255                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              5369                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              68                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           78.955882                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     7.182255                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.014028                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.014028                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.132812                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           11243                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          11243                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         4774                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4774                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          595                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          595                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            2                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data         5369                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           5369                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         5371                       # number of overall hits
system.cpu11.dcache.overall_hits::total          5371                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          150                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          150                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           28                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            3                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           13                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          178                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          178                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          181                       # number of overall misses
system.cpu11.dcache.overall_misses::total          181                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      5350964                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      5350964                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      2319750                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      2319750                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        55496                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        55496                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        19001                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        19001                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      7670714                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      7670714                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      7670714                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      7670714                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         4924                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         4924                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          623                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          623                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         5547                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         5547                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         5552                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         5552                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.030463                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.030463                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.044944                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.044944                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.032089                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.032089                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.032601                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.032601                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 35673.093333                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 35673.093333                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 82848.214286                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 82848.214286                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  4268.923077                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  4268.923077                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         2000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 43093.898876                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 43093.898876                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 42379.635359                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 42379.635359                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              20                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    12.550000                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          231                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           80                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           18                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           98                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           98                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           70                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           13                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           80                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           82                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      1485272                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      1485272                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data       614250                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total       614250                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        35004                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        35004                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        14499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        14499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      2099522                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      2099522                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      2104522                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      2104522                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.014216                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.014216                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.016051                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.016051                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.014422                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.014422                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.014769                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.014769                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 21218.171429                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 21218.171429                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data        61425                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total        61425                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  2692.615385                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2692.615385                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         1250                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 26244.025000                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 26244.025000                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 25664.902439                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 25664.902439                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           6.396714                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              1391                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           25.290909                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     6.396714                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.012494                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.012494                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            2979                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           2979                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         1391                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          1391                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         1391                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           1391                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         1391                       # number of overall hits
system.cpu11.icache.overall_hits::total          1391                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           71                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           71                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           71                       # number of overall misses
system.cpu11.icache.overall_misses::total           71                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      2312674                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      2312674                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      2312674                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      2312674                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      2312674                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      2312674                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         1462                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         1462                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         1462                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         1462                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         1462                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         1462                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.048564                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.048564                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.048564                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.048564                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.048564                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.048564                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 32572.873239                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 32572.873239                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 32572.873239                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 32572.873239                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 32572.873239                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 32572.873239                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           16                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           16                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           16                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           55                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1650055                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1650055                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1650055                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1650055                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1650055                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1650055                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.037620                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.037620                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.037620                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.037620                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.037620                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.037620                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst        30001                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total        30001                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst        30001                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total        30001                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst        30001                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total        30001                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7407                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            6909                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             151                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               4332                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  3793                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           87.557710                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   197                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          12808                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2355                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        34039                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7407                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             3990                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        9050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   369                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                    1454                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            11597                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.108735                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.743315                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   6532     56.32%     56.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    207      1.78%     58.11% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     69      0.59%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    189      1.63%     60.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    133      1.15%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    170      1.47%     62.95% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    132      1.14%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    354      3.05%     67.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   3811     32.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              11597                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.578310                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.657636                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   3024                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                3905                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    2022                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2491                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  154                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                231                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                33489                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 128                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  154                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   3283                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                   587                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1696                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    4222                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                1654                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                32719                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                 1475                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                   23                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             54462                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              158933                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          45107                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               48422                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   6036                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               52                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4245                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               5074                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1010                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             350                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            383                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    31880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                84                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   29943                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             291                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          3674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        12085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        11597                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.581961                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.817505                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              3430     29.58%     29.58% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               536      4.62%     34.20% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2               402      3.47%     37.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3               313      2.70%     40.36% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              6916     59.64%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         11597                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               23393     78.13%     78.13% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                772      2.58%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.70% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               5056     16.89%     97.59% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               722      2.41%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                29943                       # Type of FU issued
system.cpu12.iq.rate                         2.337836                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.000100                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            71777                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           35650                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        29404                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                29946                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          623                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          409                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           41                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  154                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   494                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             31967                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                5074                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1010                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                127                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               29810                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                5008                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             133                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       5695                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   6215                       # Number of branches executed
system.cpu12.iew.exec_stores                      687                       # Number of stores executed
system.cpu12.iew.exec_rate                   2.327452                       # Inst execution rate
system.cpu12.iew.wb_sent                        29462                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       29404                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   21454                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   41901                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     2.295753                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.512016                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          3609                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             121                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        11073                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.554863                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.597918                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         3760     33.96%     33.96% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         1668     15.06%     49.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          336      3.03%     52.05% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1879     16.97%     69.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          170      1.54%     70.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2032     18.35%     88.91% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          117      1.06%     89.97% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          117      1.06%     91.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8          994      8.98%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        11073                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              27427                       # Number of instructions committed
system.cpu12.commit.committedOps                28290                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         5052                       # Number of memory references committed
system.cpu12.commit.loads                        4451                       # Number of loads committed
system.cpu12.commit.membars                        36                       # Number of memory barriers committed
system.cpu12.commit.branches                     6020                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   22418                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 92                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          22467     79.42%     79.42% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           771      2.73%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.14% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4451     15.73%     97.88% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          601      2.12%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           28290                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                 994                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      41640                       # The number of ROB reads
system.cpu12.rob.rob_writes                     64392                       # The number of ROB writes
system.cpu12.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      85313                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     27427                       # Number of Instructions Simulated
system.cpu12.committedOps                       28290                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.466985                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.466985                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             2.141396                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       2.141396                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  40891                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 14578                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  103419                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  35535                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  6252                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   28                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           6.924430                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              5146                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           76.805970                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     6.924430                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.013524                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.013524                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.130859                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           10754                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          10754                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         4580                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4580                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          564                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          564                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            2                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data         5144                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           5144                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         5146                       # number of overall hits
system.cpu12.dcache.overall_hits::total          5146                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          144                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           28                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            3                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            6                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          172                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          172                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          175                       # number of overall misses
system.cpu12.dcache.overall_misses::total          175                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      3909944                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      3909944                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      1820500                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      1820500                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        24500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        43001                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        43001                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      5730444                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      5730444                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      5730444                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      5730444                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         4724                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         4724                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          592                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          592                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         5316                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         5316                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         5321                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         5321                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.030483                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.030483                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.047297                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.047297                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.032355                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.032355                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.032889                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.032889                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 27152.388889                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 27152.388889                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 65017.857143                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 65017.857143                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  4083.333333                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  4083.333333                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 10750.250000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 10750.250000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 33316.534884                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 33316.534884                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 32745.394286                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 32745.394286                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          244                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              19                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    12.842105                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          161                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           74                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           18                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           92                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           92                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           70                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            6                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           80                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           82                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      1264048                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      1264048                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data       542500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total       542500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        38499                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        38499                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      1806548                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      1806548                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      1811548                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      1811548                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.014818                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.014818                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.016892                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.016892                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.015049                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.015049                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.015411                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.015411                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 18057.828571                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 18057.828571                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data        54250                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total        54250                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  2583.333333                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2583.333333                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9624.750000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9624.750000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 22581.850000                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 22581.850000                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 22092.048780                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 22092.048780                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           6.289923                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              1381                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           24.228070                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     6.289923                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.012285                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.012285                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            2965                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           2965                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         1381                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          1381                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         1381                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           1381                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         1381                       # number of overall hits
system.cpu12.icache.overall_hits::total          1381                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           73                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           73                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           73                       # number of overall misses
system.cpu12.icache.overall_misses::total           73                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      1845228                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      1845228                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      1845228                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      1845228                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      1845228                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      1845228                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         1454                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         1454                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         1454                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         1454                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         1454                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         1454                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.050206                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.050206                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.050206                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.050206                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.050206                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.050206                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 25277.095890                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 25277.095890                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 25277.095890                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 25277.095890                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 25277.095890                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 25277.095890                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           16                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           16                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           16                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           57                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           57                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1381772                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1381772                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1381772                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1381772                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1381772                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1381772                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.039202                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.039202                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.039202                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.039202                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.039202                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.039202                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 24241.614035                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 24241.614035                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 24241.614035                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 24241.614035                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 24241.614035                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 24241.614035                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  6747                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            6271                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             161                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               3847                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  3420                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           88.900442                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   176                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          12264                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        31944                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      6747                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             3596                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        8340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   381                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                    1441                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            10799                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.129919                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.739364                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   6006     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    253      2.34%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     50      0.46%     58.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    161      1.49%     59.91% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    135      1.25%     61.16% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    161      1.49%     62.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    127      1.18%     63.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    391      3.62%     67.45% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   3515     32.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              10799                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.550147                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.604697                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   2828                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                3598                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    2037                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2175                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  160                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                215                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                31314                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  160                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   3073                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   855                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1336                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    3926                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                1448                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                30564                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                 1278                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             50235                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              148499                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          42404                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               43534                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   6697                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               41                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    3965                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               4904                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               958                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             318                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            111                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    29544                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                70                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   27133                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             344                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          4051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        13588                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        10799                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.512547                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.835322                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              3347     30.99%     30.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               549      5.08%     36.08% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2               372      3.44%     39.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3               284      2.63%     42.15% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              6247     57.85%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         10799                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               21136     77.90%     77.90% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                772      2.85%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.74% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               4544     16.75%     97.49% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               681      2.51%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                27133                       # Type of FU issued
system.cpu13.iq.rate                         2.212410                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.000074                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            65411                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           33673                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        26739                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                27135                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          827                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  160                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   425                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 392                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             29617                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              48                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                4904                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                958                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 392                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                139                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               26981                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                4509                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             152                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       5146                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   5549                       # Number of branches executed
system.cpu13.iew.exec_stores                      637                       # Number of stores executed
system.cpu13.iew.exec_rate                   2.200016                       # Inst execution rate
system.cpu13.iew.wb_sent                        26815                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       26739                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   19600                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   38168                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     2.180284                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.513519                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          3992                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             131                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        10213                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.502986                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.616483                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         3671     35.94%     35.94% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         1472     14.41%     50.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          303      2.97%     53.32% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1660     16.25%     69.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          118      1.16%     70.73% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         1832     17.94%     88.67% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          140      1.37%     90.04% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          103      1.01%     91.05% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8          914      8.95%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        10213                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              24787                       # Number of instructions committed
system.cpu13.commit.committedOps                25563                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         4624                       # Number of memory references committed
system.cpu13.commit.loads                        4077                       # Number of loads committed
system.cpu13.commit.membars                        33                       # Number of memory barriers committed
system.cpu13.commit.branches                     5369                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   20327                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 83                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          20168     78.90%     78.90% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           771      3.02%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          4077     15.95%     97.86% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          547      2.14%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           25563                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                 914                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      38555                       # The number of ROB reads
system.cpu13.rob.rob_writes                     59768                       # The number of ROB writes
system.cpu13.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      85857                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     24787                       # Number of Instructions Simulated
system.cpu13.committedOps                       25563                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.494775                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.494775                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             2.021119                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       2.021119                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  37154                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 13517                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   93963                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  31803                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  5850                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           6.391951                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              4796                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           72.666667                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     6.391951                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.012484                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.012484                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           10044                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          10044                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         4285                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4285                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          510                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          510                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data         4795                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           4795                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         4797                       # number of overall hits
system.cpu13.dcache.overall_hits::total          4797                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          142                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          142                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           28                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            3                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            7                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          170                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          170                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          173                       # number of overall misses
system.cpu13.dcache.overall_misses::total          173                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      3840479                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      3840479                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3498250                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3498250                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        31000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        31000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      7338729                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      7338729                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      7338729                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      7338729                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         4427                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         4427                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          538                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          538                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         4965                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         4965                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         4970                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         4970                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.032076                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.032076                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.052045                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.052045                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.034240                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.034240                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.034809                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.034809                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 27045.626761                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 27045.626761                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 124937.500000                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 124937.500000                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  4428.571429                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  4428.571429                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 43168.994118                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 43168.994118                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 42420.398844                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 42420.398844                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           76                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           18                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           94                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           94                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           66                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            7                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           76                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           78                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data       643516                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total       643516                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1047250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1047250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        20500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        20500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      1690766                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      1690766                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      1695766                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      1695766                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.014909                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.014909                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.018587                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.018587                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.015307                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.015307                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.015694                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.015694                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data  9750.242424                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total  9750.242424                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data       104725                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total       104725                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  2928.571429                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2928.571429                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 22246.921053                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 22246.921053                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 21740.589744                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 21740.589744                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           6.025286                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              1373                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           24.087719                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     6.025286                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.011768                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.011768                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            2939                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           2939                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         1373                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          1373                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         1373                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           1373                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         1373                       # number of overall hits
system.cpu13.icache.overall_hits::total          1373                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           68                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           68                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           68                       # number of overall misses
system.cpu13.icache.overall_misses::total           68                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      1865987                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      1865987                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      1865987                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      1865987                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      1865987                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      1865987                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         1441                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         1441                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         1441                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         1441                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         1441                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         1441                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.047189                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.047189                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.047189                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.047189                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.047189                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.047189                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 27440.985294                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 27440.985294                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 27440.985294                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 27440.985294                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 27440.985294                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 27440.985294                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           11                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           57                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           57                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1496007                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1496007                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1496007                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1496007                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1496007                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1496007                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.039556                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.039556                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.039556                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.039556                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.039556                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.039556                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 26245.736842                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 26245.736842                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 26245.736842                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 26245.736842                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 26245.736842                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 26245.736842                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  6312                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5878                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             168                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               3504                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  3197                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           91.238584                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   156                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          11720                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             2233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        30548                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      6312                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             3353                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        8060                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   393                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    1413                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            10497                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.070115                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.743317                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   6014     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    159      1.51%     58.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     43      0.41%     59.22% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    140      1.33%     60.55% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    142      1.35%     61.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    160      1.52%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    113      1.08%     64.50% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    292      2.78%     67.29% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   3434     32.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              10497                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.538567                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.606485                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   2835                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                3484                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    1820                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2191                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  166                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                189                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                29839                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  166                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   3025                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                   938                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1301                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    3774                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                1292                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                28999                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                 1169                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    7                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             47364                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              141000                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          40408                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               40935                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   6425                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    3296                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               4710                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               884                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             330                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            108                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    27893                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                72                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   25517                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             289                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          3861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        13413                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        10497                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.430885                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.848855                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              3412     32.50%     32.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               591      5.63%     38.13% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2               381      3.63%     41.76% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3               288      2.74%     44.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              5825     55.49%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         10497                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    7    100.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               19824     77.69%     77.69% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                772      3.03%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.71% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               4312     16.90%     97.61% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               609      2.39%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                25517                       # Type of FU issued
system.cpu14.iq.rate                         2.177218                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         7                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.000274                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            61827                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           31834                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25127                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                25524                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          837                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          370                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  166                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   398                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 501                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             27968                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              72                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                4710                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                884                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 501                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                146                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               25369                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                4282                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             148                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       4864                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   5174                       # Number of branches executed
system.cpu14.iew.exec_stores                      582                       # Number of stores executed
system.cpu14.iew.exec_rate                   2.164590                       # Inst execution rate
system.cpu14.iew.wb_sent                        25200                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       25127                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   18442                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   35761                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     2.143942                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.515701                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          3796                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             138                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples         9932                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.426903                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.534386                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         3714     37.39%     37.39% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         1206     12.14%     49.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          334      3.36%     52.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1759     17.71%     70.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          146      1.47%     72.08% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1858     18.71%     90.79% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           91      0.92%     91.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           59      0.59%     92.30% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8          765      7.70%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total         9932                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              23386                       # Number of instructions committed
system.cpu14.commit.committedOps                24104                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         4387                       # Number of memory references committed
system.cpu14.commit.loads                        3873                       # Number of loads committed
system.cpu14.commit.membars                        31                       # Number of memory barriers committed
system.cpu14.commit.branches                     5024                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   19203                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 77                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          18946     78.60%     78.60% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           771      3.20%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          3873     16.07%     97.87% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          514      2.13%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           24104                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                 765                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      36794                       # The number of ROB reads
system.cpu14.rob.rob_writes                     56440                       # The number of ROB writes
system.cpu14.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      86401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     23386                       # Number of Instructions Simulated
system.cpu14.committedOps                       24104                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.501155                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.501155                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.995392                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.995392                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  35011                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 12797                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   88446                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  29694                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  5540                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   39                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           6.231124                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              4531                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           68.651515                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     6.231124                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.012170                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.012170                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            9524                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           9524                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         4056                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          4056                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          474                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          474                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            1                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data         4530                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           4530                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         4532                       # number of overall hits
system.cpu14.dcache.overall_hits::total          4532                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          142                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          142                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           28                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            3                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            9                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            4                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          170                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          170                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          173                       # number of overall misses
system.cpu14.dcache.overall_misses::total          173                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      3769984                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      3769984                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3240000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3240000                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        44500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        44500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data         7000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total         7000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      7009984                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      7009984                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      7009984                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      7009984                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         4198                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4198                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          502                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          502                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         4700                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         4700                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         4705                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         4705                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.033826                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.033826                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.055777                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.055777                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.036170                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.036170                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.036769                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.036769                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 26549.183099                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 26549.183099                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 115714.285714                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 115714.285714                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  4944.444444                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  4944.444444                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         3000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 41235.200000                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 41235.200000                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 40520.138728                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 40520.138728                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           77                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           18                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           95                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           95                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           65                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           75                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           77                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data       640514                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total       640514                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data       963000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total       963000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      1603514                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      1603514                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      1608514                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      1608514                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.015484                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.015484                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.019920                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.019920                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.015957                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.015957                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.016366                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.016366                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data  9854.061538                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total  9854.061538                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data        96300                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total        96300                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  3444.444444                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3444.444444                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         1875                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 21380.186667                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 21380.186667                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 20889.792208                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 20889.792208                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           5.638238                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              1346                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           24.035714                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     5.638238                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.011012                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.011012                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            2882                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           2882                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         1346                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          1346                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         1346                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           1346                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         1346                       # number of overall hits
system.cpu14.icache.overall_hits::total          1346                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           67                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           67                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           67                       # number of overall misses
system.cpu14.icache.overall_misses::total           67                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1679743                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1679743                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1679743                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1679743                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1679743                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1679743                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         1413                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         1413                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         1413                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         1413                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         1413                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         1413                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.047417                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.047417                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.047417                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.047417                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.047417                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.047417                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 25070.791045                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 25070.791045                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 25070.791045                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 25070.791045                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 25070.791045                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 25070.791045                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           11                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           11                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           56                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           56                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1417757                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1417757                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1417757                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1417757                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1417757                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1417757                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.039632                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.039632                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.039632                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.039632                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.039632                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.039632                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 25317.089286                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 25317.089286                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 25317.089286                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 25317.089286                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 25317.089286                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 25317.089286                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  5817                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            5430                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             133                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               5556                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  2959                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           53.257739                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   148                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          11374                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        27798                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      5817                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             3107                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        7891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   325                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    1286                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            10202                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.866105                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.694689                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   6103     59.82%     59.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    173      1.70%     61.52% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                     75      0.74%     62.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    109      1.07%     63.32% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    112      1.10%     64.42% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    121      1.19%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    117      1.15%     66.75% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    301      2.95%     69.70% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   3091     30.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              10202                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.511430                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.443995                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   2737                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                3651                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    1664                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2016                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  133                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                164                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                27087                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 108                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  133                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2922                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   602                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1842                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    3472                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1230                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                26497                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 1118                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands             43680                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              128892                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          36952                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               38656                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   5013                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    3051                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               4330                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               751                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             255                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            110                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    25757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                71                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   24010                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             184                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          2919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        10192                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        10202                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.353460                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.868467                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              3551     34.81%     34.81% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               528      5.18%     39.98% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2               347      3.40%     43.38% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3               316      3.10%     46.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              5460     53.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         10202                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    6    100.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               18533     77.19%     77.19% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                772      3.22%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.40% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               4127     17.19%     97.59% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               578      2.41%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                24010                       # Type of FU issued
system.cpu15.iq.rate                         2.110955                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         6                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.000250                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            58412                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           28759                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        23658                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                24016                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          609                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          223                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  133                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   288                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 307                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             25831                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                4330                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                751                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 307                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           43                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                110                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               23860                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                4058                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             150                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       4626                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   4804                       # Number of branches executed
system.cpu15.iew.exec_stores                      568                       # Number of stores executed
system.cpu15.iew.exec_rate                   2.097767                       # Inst execution rate
system.cpu15.iew.wb_sent                        23736                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       23658                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   17305                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   33375                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     2.080007                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.518502                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          2857                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            67                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             104                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples         9780                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.342434                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.469575                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         3865     39.52%     39.52% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         1045     10.69%     50.20% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          246      2.52%     52.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1845     18.87%     71.58% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           65      0.66%     72.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         1962     20.06%     92.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           93      0.95%     93.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           63      0.64%     93.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8          596      6.09%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total         9780                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              22183                       # Number of instructions committed
system.cpu15.commit.committedOps                22909                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         4249                       # Number of memory references committed
system.cpu15.commit.loads                        3721                       # Number of loads committed
system.cpu15.commit.membars                        31                       # Number of memory barriers committed
system.cpu15.commit.branches                     4715                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   18317                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 77                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          17889     78.09%     78.09% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           771      3.37%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          3721     16.24%     97.70% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          528      2.30%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           22909                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                 596                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      34651                       # The number of ROB reads
system.cpu15.rob.rob_writes                     52025                       # The number of ROB writes
system.cpu15.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      86747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     22183                       # Number of Instructions Simulated
system.cpu15.committedOps                       22909                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.512735                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.512735                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.950325                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.950325                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  33062                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 12207                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   83391                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  27644                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  5424                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           6.359216                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              4367                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              70                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           62.385714                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     6.359216                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.012420                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.012420                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.136719                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            9158                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           9158                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         3881                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          3881                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          483                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          483                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            1                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         4364                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           4364                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         4366                       # number of overall hits
system.cpu15.dcache.overall_hits::total          4366                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          118                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          118                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           29                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            3                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           13                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          147                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          147                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          150                       # number of overall misses
system.cpu15.dcache.overall_misses::total          150                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      1550494                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      1550494                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2253750                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2253750                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        58996                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        58996                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      3804244                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      3804244                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      3804244                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      3804244                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         3999                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         3999                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          512                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          512                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         4511                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         4511                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         4516                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         4516                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.029507                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.029507                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.056641                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.056641                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.032587                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.032587                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.033215                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.033215                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 13139.779661                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 13139.779661                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 77715.517241                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 77715.517241                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  4538.153846                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  4538.153846                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         3000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 25879.210884                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 25879.210884                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 25361.626667                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 25361.626667                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           53                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           17                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           70                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           70                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           65                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           13                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           77                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           79                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data       672004                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total       672004                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       636750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       636750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        37504                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        37504                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      1308754                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      1308754                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      1313754                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      1313754                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.016254                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.016254                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.023438                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.023438                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.017069                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.017069                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.017493                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.017493                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 10338.523077                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 10338.523077                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 53062.500000                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 53062.500000                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  2884.923077                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2884.923077                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         1875                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 16996.805195                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 16996.805195                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 16629.797468                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 16629.797468                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           5.142667                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              1224                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           22.666667                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     5.142667                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.010044                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.010044                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            2626                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           2626                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         1224                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          1224                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         1224                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           1224                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         1224                       # number of overall hits
system.cpu15.icache.overall_hits::total          1224                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           62                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           62                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           62                       # number of overall misses
system.cpu15.icache.overall_misses::total           62                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1662750                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1662750                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1662750                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1662750                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1662750                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1662750                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         1286                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         1286                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         1286                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         1286                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         1286                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         1286                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.048212                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.048212                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.048212                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.048212                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.048212                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.048212                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 26818.548387                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 26818.548387                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 26818.548387                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 26818.548387                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 26818.548387                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 26818.548387                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          173                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            8                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            8                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           54                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           54                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           54                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1523750                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1523750                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1523750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1523750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1523750                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1523750                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.041991                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.041991                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.041991                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.041991                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.041991                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.041991                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 28217.592593                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 28217.592593                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 28217.592593                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 28217.592593                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 28217.592593                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 28217.592593                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         1                       # number of replacements
system.l2.tags.tagsinuse                   390.717727                       # Cycle average of tags in use
system.l2.tags.total_refs                         947                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.400888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        6.922729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      301.610408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       76.224927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        2.864881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.232881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.235806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.236570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.299457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.295304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.086883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.550417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.051528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.105936                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.036818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.009305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.047695                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          550                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.082397                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     35855                       # Number of tag accesses
system.l2.tags.data_accesses                    35855                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                103                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                  9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     956                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               44                       # number of Writeback hits
system.l2.Writeback_hits::total                    44                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                   9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::total                      960                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                103                       # number of overall hits
system.l2.overall_hits::cpu00.data                 44                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 24                       # number of overall hits
system.l2.overall_hits::cpu01.data                 11                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 29                       # number of overall hits
system.l2.overall_hits::cpu02.data                  9                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 29                       # number of overall hits
system.l2.overall_hits::cpu03.data                 10                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 32                       # number of overall hits
system.l2.overall_hits::cpu04.data                 11                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 41                       # number of overall hits
system.l2.overall_hits::cpu05.data                 13                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu06.data                 12                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu07.data                 11                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu08.data                 12                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu09.data                 11                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu10.data                 13                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu11.data                 11                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu12.data                 12                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu13.data                 13                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu14.data                 13                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu15.data                 13                       # number of overall hits
system.l2.overall_hits::total                     960                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              495                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              127                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   813                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 14                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 341                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               495                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               407                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1154                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              495                       # number of overall misses
system.l2.overall_misses::cpu00.data              407                       # number of overall misses
system.l2.overall_misses::cpu01.inst               27                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               25                       # number of overall misses
system.l2.overall_misses::cpu02.data                6                       # number of overall misses
system.l2.overall_misses::cpu03.inst               26                       # number of overall misses
system.l2.overall_misses::cpu03.data                6                       # number of overall misses
system.l2.overall_misses::cpu04.inst               20                       # number of overall misses
system.l2.overall_misses::cpu04.data                6                       # number of overall misses
system.l2.overall_misses::cpu05.inst               14                       # number of overall misses
system.l2.overall_misses::cpu05.data                4                       # number of overall misses
system.l2.overall_misses::cpu06.inst                8                       # number of overall misses
system.l2.overall_misses::cpu06.data                4                       # number of overall misses
system.l2.overall_misses::cpu07.inst                8                       # number of overall misses
system.l2.overall_misses::cpu07.data                5                       # number of overall misses
system.l2.overall_misses::cpu08.inst                8                       # number of overall misses
system.l2.overall_misses::cpu08.data                4                       # number of overall misses
system.l2.overall_misses::cpu09.inst               12                       # number of overall misses
system.l2.overall_misses::cpu09.data                5                       # number of overall misses
system.l2.overall_misses::cpu10.inst                8                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.inst               11                       # number of overall misses
system.l2.overall_misses::cpu11.data                5                       # number of overall misses
system.l2.overall_misses::cpu12.inst                8                       # number of overall misses
system.l2.overall_misses::cpu12.data                5                       # number of overall misses
system.l2.overall_misses::cpu13.inst                3                       # number of overall misses
system.l2.overall_misses::cpu13.data                4                       # number of overall misses
system.l2.overall_misses::cpu14.inst                1                       # number of overall misses
system.l2.overall_misses::cpu14.data                4                       # number of overall misses
system.l2.overall_misses::cpu15.inst                1                       # number of overall misses
system.l2.overall_misses::cpu15.data                4                       # number of overall misses
system.l2.overall_misses::total                  1154                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     38909000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     10570500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2592500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       177500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2337250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data       121250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      2089000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data       136750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1740750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data       160750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       924500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       760000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       758000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        32250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       777500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       979500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data        42250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       766000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       910000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data        33250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       733250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       232250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       113500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst        96750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        65994250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     22852500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       645500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       787250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       700000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       434750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data       771250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       845000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       830500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       975250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       637500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data       927000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data       589250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data       520000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data       929250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       854500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       506750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      33806250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     38909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     33423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data       823000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2337250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data       908500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data       836750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1740750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data       595500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data       771250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       845000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       758000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       862750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       777500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       975250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       979500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       679750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data       927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       910000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data       622500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       733250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data       520000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       232250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data       929250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       113500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       854500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst        96750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       506750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         99800500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     38909000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     33423000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2592500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data       823000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2337250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data       908500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2089000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data       836750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1740750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data       595500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       924500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data       771250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       760000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       845000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       758000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       862750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       777500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       975250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       979500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       679750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       766000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data       927000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       910000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data       622500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       733250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data       520000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       232250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data       929250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       113500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       854500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst        96750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       506750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        99800500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1769                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           44                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                44                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               345                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             598                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             451                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2114                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            598                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            451                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2114                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.827759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.751479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.529412                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.153846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.462963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.472727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.384615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.153846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.254545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.145455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.150943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.150943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.218182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.052632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.459582                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.992908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988406                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.827759                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.902439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.529412                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.462963                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.472727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.384615                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.254545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.150943                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.150943                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.218182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.052632                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.545885                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.827759                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.902439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.529412                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.462963                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.472727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.384615                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.254545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.218182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.052632                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.545885                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 78604.040404                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 83232.283465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 96018.518519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        88750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst        93490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        60625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 80346.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        68375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 87037.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        80375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 66035.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst        95000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst        94750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        32250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 97187.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        81625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data        42250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst        95750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 82727.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data        33250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 91656.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 77416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst       113500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        96750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81173.739237                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 81616.071429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data       161375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 196812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       175000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 108687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 192812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       211250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data       207625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 243812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       159375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data       231750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 147312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       104000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 232312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       213625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 126687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99138.563050                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 78604.040404                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 82120.393120                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 96018.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 137166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst        93490                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 151416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 80346.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 139458.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 87037.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data        99250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 66035.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 192812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst        95000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       211250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst        94750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data       172550                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 97187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 243812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        81625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       135950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst        95750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data       231750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 82727.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 91656.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       104000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 77416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 232312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       113500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       213625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        96750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 126687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86482.235702                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 78604.040404                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 82120.393120                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 96018.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 137166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst        93490                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 151416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 80346.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 139458.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 87037.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data        99250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 66035.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 192812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst        95000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       211250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst        94750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data       172550                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 97187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 243812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        81625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       135950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst        95750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data       231750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 82727.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 91656.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       104000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 77416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 232312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       113500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       213625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        96750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 126687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86482.235702                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1196                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       8                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   149.500000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu00.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                168                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 168                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                168                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          490                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              645                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            14                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            341                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               986                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              986                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     32499750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      8059000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1316000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       186750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst       661250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data       136250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       222000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       229750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       124000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       562250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44150750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       254012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       254012                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data     19362000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       596000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       736250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       649500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       383750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data       720250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       795000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       778500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       924250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       585500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       875500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       537750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data       456000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       878250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       803000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       456250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29537750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     32499750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     27421000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       736250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       186750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       649500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       661250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       520000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data       720250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       795000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       778500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       924250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       229750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       585500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       875500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       537750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       562250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data       456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst        70000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       878250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       803000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       456250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     73688500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     32499750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     27421000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1316000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       736250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       186750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       649500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       661250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       520000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data       720250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       795000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       778500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       924250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       229750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       585500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       875500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       537750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       562250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data       456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst        70000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       878250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       803000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       456250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     73688500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.819398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.656805                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.313725                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.153846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.153846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.056604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.072727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.105263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.017544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.364613                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.992908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988406                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.819398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.866962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.313725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.153846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.352941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.056604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.072727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.105263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.466414                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.819398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.866962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.313725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.153846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.352941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.056604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.072727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.105263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.466414                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 66326.020408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 72603.603604                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst        82250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        93375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 82656.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data        68125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst        74000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 57437.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst       124000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst 93708.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68450.775194                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 18143.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18143.714286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data        69150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data       149000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 184062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       162375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 95937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 180062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data       198750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data       194625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 231062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       146375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data       218875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 134437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data        91200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 219562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data       200750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 114062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86620.967742                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 66326.020408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 70130.434783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst        82250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data       149000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 184062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        93375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       162375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 82656.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 86666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 180062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data       198750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data       194625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 231062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 57437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data       146375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data       218875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       124000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 134437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 93708.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data        91200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst        70000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 219562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data       200750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 114062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74734.787018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 66326.020408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 70130.434783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst        82250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data       149000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 184062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        93375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       162375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 82656.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 86666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 180062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data       198750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data       194625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 231062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 57437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data       146375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data       218875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       124000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 134437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 93708.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data        91200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst        70000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 219562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data       200750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 114062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74734.787018                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 644                       # Transaction distribution
system.membus.trans_dist::ReadResp                643                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               32                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             47                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              17                       # Transaction distribution
system.membus.trans_dist::ReadExReq               342                       # Transaction distribution
system.membus.trans_dist::ReadExResp              341                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        62976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   62976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoop_fanout::samples              1065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1065                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1224001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5260484                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2791                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2789                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               44                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              34                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             81                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             419                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side          109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side          109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        31680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 137984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1180                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             3365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                  3365    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3365                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1730490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            989981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            772237                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82930                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            153973                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             91176                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            143985                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            92434                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           141729                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            83677                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           154449                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            87939                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           144209                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            85463                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           150489                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            82960                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           141702                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            82467                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy           139721                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            85959                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy           145682                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            87465                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy           130482                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            85945                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy           152975                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            86728                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy           138953                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            87493                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy           130734                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            86243                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy           133486                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            81250                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy           141242                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
