#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Jul 22 15:40:09 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {o_pl_err[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {i_free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top.pcf(line number: 10)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pll_lock_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_pll_done_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_wtchdg_st_0[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_wtchdg_st_0[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst to HSST_88_340.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
Wirelength after clock region global placement is 6164.
1st GP placement takes 4.31 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_109.
Clock placement takes 0.25 sec.

Pre global placement takes 6.78 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst i_free_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst o_pl_err_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst o_pl_err_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst o_pl_err_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst o_pl_err_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst tx_disable_obuf[0]/opit_1 on IOL_227_374.
Placed fixed group with base inst tx_disable_obuf[1]/opit_1 on IOL_247_373.
Placed fixed instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_109.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 990028.
	8 iterations finished.
	Final slack 994399.
Super clustering done.
Design Utilization : 2%.
2nd GP placement takes 3.39 sec.

Wirelength after global placement is 6515.
Global placement takes 3.44 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6515.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 990028.
	8 iterations finished.
	Final slack 994399.
Super clustering done.
Design Utilization : 2%.
3rd GP placement takes 3.31 sec.

Wirelength after post global placement is 6515.
Post global placement takes 3.31 sec.

Phase 4 Legalization started.
The average distance in LP is 1.322368.
Wirelength after legalization is 7989.
Legalization takes 0.09 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 995357.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 7989.
Phase 5.2 DP placement started.
Legalized cost 995357.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.05 sec.

Wirelength after detailed placement is 7989.
Timing-driven detailed placement takes 0.14 sec.

Worst slack is 995357, TNS after placement is 0.
Placement done.
Total placement takes 14.20 sec.
Finished placement. (CPU time elapsed 0h:00m:14s)

Routing started.
Building routing graph takes 2.06 sec.
Worst slack is 995357, TNS before global route is 0.
Processing design graph takes 0.44 sec.
Total memory for routing:
	116.129118 M.
Total nets for routing : 1759.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 11 nets, it takes 0.02 sec.
Global routing takes 0.06 sec.
Total 1780 subnets.
    forward max bucket size 2569 , backward 2937.
        Unrouted nets 1119 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.296875 sec.
    forward max bucket size 1507 , backward 2938.
        Unrouted nets 821 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.203125 sec.
    forward max bucket size 1818 , backward 2299.
        Unrouted nets 705 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.140625 sec.
    forward max bucket size 1907 , backward 2169.
        Unrouted nets 546 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.109375 sec.
    forward max bucket size 2076 , backward 103.
        Unrouted nets 371 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 1495 , backward 1117.
        Unrouted nets 299 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.062500 sec.
    forward max bucket size 629 , backward 1263.
        Unrouted nets 195 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.062500 sec.
    forward max bucket size 51 , backward 71.
        Unrouted nets 121 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 32 , backward 73.
        Unrouted nets 72 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 66.
        Unrouted nets 52 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 25.
        Unrouted nets 18 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 39.
        Unrouted nets 13 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 9.
        Unrouted nets 6 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 43.
        Unrouted nets 8 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 55 , backward 36.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 25.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
Detailed routing takes 15 iterations
Detailed routing takes 1.08 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.12 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.38 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.20 sec.
Used SRB routing arc is 11268.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 4.89 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 177      | 6450          | 3                  
|   FF                     | 512      | 38700         | 2                  
|   LUT                    | 501      | 25800         | 2                  
|   LUT-FF pairs           | 165      | 25800         | 1                  
| Use of CLMS              | 105      | 4250          | 3                  
|   FF                     | 325      | 25500         | 2                  
|   LUT                    | 303      | 17000         | 2                  
|   LUT-FF pairs           | 131      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 134           | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 86       | 6672          | 2                  
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 44       | 296           | 15                 
|   IOBD                   | 14       | 64            | 22                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 2        | 8             | 25                 
|   IOBS_LR                | 17       | 161           | 11                 
|   IOBS_TB                | 11       | 56            | 20                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 44       | 400           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'hsst_test_dut_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:26s)
Action pnr: Real time elapsed is 0h:0m:29s
Action pnr: CPU time elapsed is 0h:0m:27s
Action pnr: Process CPU time elapsed is 0h:0m:27s
Current time: Mon Jul 22 15:40:36 2024
Action pnr: Peak memory pool usage is 765 MB
