5 18 1fd81 6 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (endian4.vcd) 2 -o (endian4.cdd) 2 -v (endian4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 endian4.v 8 33 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 27000a 1 0 2 4 3 17 0 7 0 6 0 0
1 b 2 11 107000a 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 endian4.v 13 19 1 
2 2 14 14 14 50008 1 0 21008 0 0 1 16 1 0
2 3 14 14 14 10001 0 1 1410 0 0 1 1 b
2 4 14 14 14 10008 1 37 1a 2 3
2 5 15 15 15 20003 1 0 1008 0 0 32 48 a 0
2 6 15 15 15 10003 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 16 16 16 70007 1 0 1008 0 0 32 48 4 0
2 8 16 16 16 50008 1 23 1004 0 7 1 18 0 1 0 0 0 0 a
2 9 16 16 16 10001 0 1 1410 0 0 1 1 b
2 10 16 16 16 10008 1 37 16 8 9
2 11 17 17 17 20002 1 0 1008 0 0 32 48 1 0
2 12 17 17 17 10002 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 18 18 18 70007 1 0 1008 0 0 32 48 2 0
2 14 18 18 18 50008 1 23 1008 0 13 1 18 0 1 0 0 0 0 a
2 15 18 18 18 10001 0 1 1410 0 0 1 1 b
2 16 18 18 18 10008 1 37 1a 14 15
4 4 11 6 6 4
4 6 0 10 0 4
4 10 0 12 12 4
4 12 0 16 0 4
4 16 0 0 0 4
3 1 main.u$1 "main.u$1" 0 endian4.v 21 31 1 
