-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MLP_dot40 is
port (
    p_x_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    p_x_empty_n : IN STD_LOGIC;
    p_x_read : OUT STD_LOGIC;
    p_y_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    p_y_empty_n : IN STD_LOGIC;
    p_y_read : OUT STD_LOGIC;
    p_res_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_res_full_n : IN STD_LOGIC;
    p_res_write : OUT STD_LOGIC;
    p_n : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_n_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of MLP_dot40 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_x_read : STD_LOGIC;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_y_read : STD_LOGIC;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_res_din : STD_LOGIC_VECTOR (31 downto 0);
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_res_write : STD_LOGIC;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_start : STD_LOGIC;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_done : STD_LOGIC;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_ready : STD_LOGIC;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_idle : STD_LOGIC;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_continue : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_start_full_n : STD_LOGIC;
    signal p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_start_write : STD_LOGIC;

    component MLP_p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42 IS
    port (
        p_x_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        p_x_empty_n : IN STD_LOGIC;
        p_x_read : OUT STD_LOGIC;
        p_y_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        p_y_empty_n : IN STD_LOGIC;
        p_y_read : OUT STD_LOGIC;
        p_res_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_res_full_n : IN STD_LOGIC;
        p_res_write : OUT STD_LOGIC;
        p_n : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_n_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0 : component MLP_p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42
    port map (
        p_x_dout => p_x_dout,
        p_x_empty_n => p_x_empty_n,
        p_x_read => p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_x_read,
        p_y_dout => p_y_dout,
        p_y_empty_n => p_y_empty_n,
        p_y_read => p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_y_read,
        p_res_din => p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_res_din,
        p_res_full_n => p_res_full_n,
        p_res_write => p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_res_write,
        p_n => p_n,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_n_ap_vld => p_n_ap_vld,
        ap_start => p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_start,
        ap_done => p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_done,
        ap_ready => p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_ready,
        ap_idle => p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_idle,
        ap_continue => p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_continue);




    ap_done <= p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_done;
    ap_idle <= p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_idle;
    ap_ready <= p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_done;
    ap_sync_ready <= p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_ready;
    p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_continue <= ap_continue;
    p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_ap_start <= ap_start;
    p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_start_full_n <= ap_const_logic_1;
    p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_start_write <= ap_const_logic_0;
    p_res_din <= p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_res_din;
    p_res_write <= p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_res_write;
    p_x_read <= p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_x_read;
    p_y_read <= p_anonymous_namespace_dot_tree_float_3u_unsigned_int_float_42_U0_p_y_read;
end behav;
