// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vsim.h for the primary calling header

#ifndef _VSIM_SIM_H_
#define _VSIM_SIM_H_  // guard

#include "verilated_heavy.h"
#include "Vsim__Dpi.h"

//==========

class Vsim__Syms;
class Vsim_VerilatedVcd;
class Vsim_VexRiscv;


//----------

VL_MODULE(Vsim_sim) {
  public:
    // CELLS
    Vsim_VexRiscv* VexRiscv;
    
    // PORTS
    VL_OUT8(__PVT__sim_trace,0,0);
    VL_IN8(sys_clk,0,0);
    VL_OUT8(serial_source_valid,0,0);
    VL_IN8(serial_source_ready,0,0);
    VL_OUT8(serial_source_data,7,0);
    VL_IN8(serial_sink_valid,0,0);
    VL_OUT8(serial_sink_ready,0,0);
    VL_IN8(serial_sink_data,7,0);
    
    // LOCAL SIGNALS
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ __PVT__main_int_rst;
        CData/*0:0*/ __PVT__main_soc_rst;
        CData/*1:0*/ __PVT__main_reset_storage;
        CData/*0:0*/ __PVT__main_reset_re;
        CData/*0:0*/ __PVT__main_scratch_re;
        CData/*0:0*/ __PVT__main_bus_errors_re;
        CData/*0:0*/ __PVT__main_ibus_ack;
        CData/*0:0*/ __PVT__main_dbus_ack;
        CData/*0:0*/ __PVT__main_simsoc_ram_bus_ack;
        CData/*0:0*/ __PVT__main_ram_bus_ram_bus_cyc;
        CData/*0:0*/ __PVT__main_ram_bus_ram_bus_ack;
        CData/*3:0*/ __PVT__main_ram_we;
        CData/*0:0*/ __PVT__main_uart_rxtx_re;
        CData/*0:0*/ __PVT__main_uart_rxtx_we;
        CData/*0:0*/ __PVT__main_uart_txfull_re;
        CData/*0:0*/ __PVT__main_uart_rxempty_re;
        CData/*0:0*/ __PVT__main_uart_tx_pending;
        CData/*0:0*/ __PVT__main_uart_tx_clear;
        CData/*0:0*/ __PVT__main_uart_tx_trigger_d;
        CData/*0:0*/ __PVT__main_uart_rx_pending;
        CData/*0:0*/ __PVT__main_uart_rx_clear;
        CData/*0:0*/ __PVT__main_uart_rx_trigger_d;
        CData/*1:0*/ __PVT__main_uart_status_status;
        CData/*0:0*/ __PVT__main_uart_status_re;
        CData/*1:0*/ __PVT__main_uart_pending_status;
        CData/*0:0*/ __PVT__main_uart_pending_re;
        CData/*1:0*/ __PVT__main_uart_pending_r;
        CData/*1:0*/ __PVT__main_uart_enable_storage;
        CData/*0:0*/ __PVT__main_uart_enable_re;
        CData/*0:0*/ __PVT__main_uart_txempty_re;
        CData/*0:0*/ __PVT__main_uart_rxfull_re;
        CData/*0:0*/ __PVT__main_uart_tx_fifo_readable;
        CData/*0:0*/ __PVT__main_uart_tx_fifo_syncfifo_writable;
        CData/*0:0*/ __PVT__main_uart_tx_fifo_syncfifo_re;
        CData/*4:0*/ __PVT__main_uart_tx_fifo_level0;
        CData/*3:0*/ __PVT__main_uart_tx_fifo_produce;
        CData/*3:0*/ __PVT__main_uart_tx_fifo_consume;
        CData/*3:0*/ __PVT__main_uart_tx_fifo_wrport_adr;
        CData/*0:0*/ __PVT__main_uart_tx_fifo_do_read;
        CData/*7:0*/ __PVT__main_uart_tx_fifo_fifo_out_payload_data;
        CData/*0:0*/ __PVT__main_uart_tx_fifo_fifo_out_first;
        CData/*0:0*/ __PVT__main_uart_tx_fifo_fifo_out_last;
        CData/*0:0*/ __PVT__main_uart_rx_fifo_readable;
        CData/*0:0*/ __PVT__main_uart_rx_fifo_syncfifo_writable;
        CData/*0:0*/ __PVT__main_uart_rx_fifo_syncfifo_re;
        CData/*4:0*/ __PVT__main_uart_rx_fifo_level0;
        CData/*3:0*/ __PVT__main_uart_rx_fifo_produce;
        CData/*3:0*/ __PVT__main_uart_rx_fifo_consume;
        CData/*3:0*/ __PVT__main_uart_rx_fifo_wrport_adr;
        CData/*0:0*/ __PVT__main_uart_rx_fifo_do_read;
        CData/*7:0*/ __PVT__main_uart_rx_fifo_fifo_out_payload_data;
        CData/*0:0*/ __PVT__main_uart_rx_fifo_fifo_out_first;
        CData/*0:0*/ __PVT__main_uart_rx_fifo_fifo_out_last;
        CData/*0:0*/ __PVT__main_timer_load_re;
        CData/*0:0*/ __PVT__main_timer_reload_re;
        CData/*0:0*/ __PVT__main_timer_en_storage;
        CData/*0:0*/ __PVT__main_timer_en_re;
        CData/*0:0*/ __PVT__main_timer_update_value_storage;
        CData/*0:0*/ __PVT__main_timer_update_value_re;
        CData/*0:0*/ __PVT__main_timer_value_re;
        CData/*0:0*/ __PVT__main_timer_zero_pending;
        CData/*0:0*/ __PVT__main_timer_zero_clear;
        CData/*0:0*/ __PVT__main_timer_zero_trigger_d;
        CData/*0:0*/ __PVT__main_timer_status_re;
    };
    struct {
        CData/*0:0*/ __PVT__main_timer_pending_re;
        CData/*0:0*/ __PVT__main_timer_pending_r;
        CData/*0:0*/ __PVT__main_timer_enable_storage;
        CData/*0:0*/ __PVT__main_timer_enable_re;
        CData/*0:0*/ __PVT__main_activate;
        CData/*0:0*/ __PVT__main_precharge;
        CData/*0:0*/ __PVT__main_write;
        CData/*0:0*/ __PVT__main_read;
        CData/*0:0*/ __PVT__main_bankmodel0_activate;
        CData/*0:0*/ __PVT__main_bankmodel0_precharge;
        CData/*0:0*/ __PVT__main_bankmodel0_read;
        CData/*0:0*/ __PVT__main_bankmodel0_active;
        CData/*3:0*/ __PVT__main_bankmodel0_write_port_we;
        CData/*0:0*/ __PVT__main_bankmodel1_activate;
        CData/*0:0*/ __PVT__main_bankmodel1_precharge;
        CData/*0:0*/ __PVT__main_bankmodel1_read;
        CData/*0:0*/ __PVT__main_bankmodel1_active;
        CData/*3:0*/ __PVT__main_bankmodel1_write_port_we;
        CData/*0:0*/ __PVT__main_bankmodel2_activate;
        CData/*0:0*/ __PVT__main_bankmodel2_precharge;
        CData/*0:0*/ __PVT__main_bankmodel2_read;
        CData/*0:0*/ __PVT__main_bankmodel2_active;
        CData/*3:0*/ __PVT__main_bankmodel2_write_port_we;
        CData/*0:0*/ __PVT__main_bankmodel3_activate;
        CData/*0:0*/ __PVT__main_bankmodel3_precharge;
        CData/*0:0*/ __PVT__main_bankmodel3_read;
        CData/*0:0*/ __PVT__main_bankmodel3_active;
        CData/*3:0*/ __PVT__main_bankmodel3_write_port_we;
        CData/*0:0*/ __PVT__main_bank_write0;
        CData/*0:0*/ __PVT__main_bank_write1;
        CData/*0:0*/ __PVT__main_bank_write2;
        CData/*0:0*/ __PVT__main_bank_write3;
        CData/*0:0*/ __PVT__main_new_banks_read0;
        CData/*0:0*/ __PVT__main_new_banks_read1;
        CData/*0:0*/ __PVT__main_new_banks_read2;
        CData/*0:0*/ __PVT__main_new_banks_read3;
        CData/*0:0*/ __PVT__main_sdram_slave_p0_rddata_valid;
        CData/*1:0*/ __PVT__main_sdram_master_p0_bank;
        CData/*0:0*/ __PVT__main_sdram_master_p0_cas_n;
        CData/*0:0*/ __PVT__main_sdram_master_p0_cs_n;
        CData/*0:0*/ __PVT__main_sdram_master_p0_ras_n;
        CData/*0:0*/ __PVT__main_sdram_master_p0_we_n;
        CData/*0:0*/ __PVT__main_sdram_master_p0_cke;
        CData/*0:0*/ __PVT__main_sdram_master_p0_odt;
        CData/*0:0*/ __PVT__main_sdram_master_p0_reset_n;
        CData/*0:0*/ __PVT__main_sdram_master_p0_act_n;
        CData/*0:0*/ __PVT__main_sdram_master_p0_wrdata_en;
        CData/*3:0*/ __PVT__main_sdram_master_p0_wrdata_mask;
        CData/*0:0*/ __PVT__main_sdram_master_p0_rddata_en;
        CData/*0:0*/ __PVT__main_sdram_csr_dfi_p0_cas_n;
        CData/*0:0*/ __PVT__main_sdram_csr_dfi_p0_cs_n;
        CData/*0:0*/ __PVT__main_sdram_csr_dfi_p0_ras_n;
        CData/*0:0*/ __PVT__main_sdram_csr_dfi_p0_we_n;
        CData/*0:0*/ __PVT__main_sdram_csr_dfi_p0_rddata_valid;
        CData/*0:0*/ __PVT__main_sdram_ext_dfi_p0_rddata_valid;
        CData/*3:0*/ __PVT__main_sdram_storage;
        CData/*0:0*/ __PVT__main_sdram_re;
        CData/*5:0*/ __PVT__main_sdram_command_storage;
        CData/*0:0*/ __PVT__main_sdram_command_re;
        CData/*0:0*/ __PVT__main_sdram_command_issue_re;
        CData/*0:0*/ __PVT__main_sdram_command_issue_we;
        CData/*0:0*/ __PVT__main_sdram_address_re;
        CData/*1:0*/ __PVT__main_sdram_baddress_storage;
        CData/*0:0*/ __PVT__main_sdram_baddress_re;
    };
    struct {
        CData/*0:0*/ __PVT__main_sdram_wrdata_re;
        CData/*0:0*/ __PVT__main_sdram_rddata_re;
        CData/*3:0*/ __PVT__main_sdram_interface_wdata_we;
        CData/*1:0*/ __PVT__main_sdram_dfi_p0_bank;
        CData/*0:0*/ __PVT__main_sdram_dfi_p0_cas_n;
        CData/*0:0*/ __PVT__main_sdram_dfi_p0_cs_n;
        CData/*0:0*/ __PVT__main_sdram_dfi_p0_ras_n;
        CData/*0:0*/ __PVT__main_sdram_dfi_p0_we_n;
        CData/*0:0*/ __PVT__main_sdram_dfi_p0_wrdata_en;
        CData/*0:0*/ __PVT__main_sdram_dfi_p0_rddata_en;
        CData/*0:0*/ __PVT__main_sdram_cmd_valid;
        CData/*0:0*/ __PVT__main_sdram_cmd_ready;
        CData/*0:0*/ __PVT__main_sdram_cmd_last;
        CData/*1:0*/ __PVT__main_sdram_cmd_payload_ba;
        CData/*0:0*/ __PVT__main_sdram_cmd_payload_cas;
        CData/*0:0*/ __PVT__main_sdram_cmd_payload_ras;
        CData/*0:0*/ __PVT__main_sdram_cmd_payload_we;
        CData/*0:0*/ __PVT__main_sdram_timer_done1;
        CData/*0:0*/ __PVT__main_sdram_postponer_req_o;
        CData/*0:0*/ __PVT__main_sdram_postponer_count;
        CData/*0:0*/ __PVT__main_sdram_sequencer_start0;
        CData/*0:0*/ __PVT__main_sdram_sequencer_done0;
        CData/*0:0*/ __PVT__main_sdram_sequencer_start1;
        CData/*0:0*/ __PVT__main_sdram_sequencer_done1;
        CData/*3:0*/ __PVT__main_sdram_sequencer_counter;
        CData/*0:0*/ __PVT__main_sdram_sequencer_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_req_lock;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_req_wdata_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_req_rdata_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_refresh_gnt;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_cmd_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_cmd_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_cmd_payload_cas;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_cmd_payload_ras;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_cmd_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_cmd_payload_is_cmd;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_cmd_payload_is_read;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_cmd_payload_is_write;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_auto_precharge;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_syncfifo0_writable;
        CData/*3:0*/ __PVT__main_sdram_bankmachine0_level;
        CData/*2:0*/ __PVT__main_sdram_bankmachine0_produce;
        CData/*2:0*/ __PVT__main_sdram_bankmachine0_consume;
        CData/*2:0*/ __PVT__main_sdram_bankmachine0_wrport_adr;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_do_read;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_fifo_out_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_fifo_out_first;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_fifo_out_last;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_source_source_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_pipe_valid_source_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_pipe_valid_source_first;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_pipe_valid_source_last;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_pipe_valid_source_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_row_opened;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_row_hit;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_row_open;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_row_close;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_row_col_n_addr_sel;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_twtpcon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine0_twtpcon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_trccon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine0_trccon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine0_trascon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine0_trascon_count;
    };
    struct {
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_req_lock;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_req_wdata_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_req_rdata_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_refresh_gnt;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_cmd_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_cmd_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_cmd_payload_cas;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_cmd_payload_ras;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_cmd_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_cmd_payload_is_cmd;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_cmd_payload_is_read;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_cmd_payload_is_write;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_auto_precharge;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_syncfifo1_writable;
        CData/*3:0*/ __PVT__main_sdram_bankmachine1_level;
        CData/*2:0*/ __PVT__main_sdram_bankmachine1_produce;
        CData/*2:0*/ __PVT__main_sdram_bankmachine1_consume;
        CData/*2:0*/ __PVT__main_sdram_bankmachine1_wrport_adr;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_do_read;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_fifo_out_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_fifo_out_first;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_fifo_out_last;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_source_source_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_pipe_valid_source_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_pipe_valid_source_first;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_pipe_valid_source_last;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_pipe_valid_source_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_row_opened;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_row_hit;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_row_open;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_row_close;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_row_col_n_addr_sel;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_twtpcon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine1_twtpcon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_trccon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine1_trccon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine1_trascon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine1_trascon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_req_lock;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_req_wdata_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_req_rdata_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_refresh_gnt;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_cmd_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_cmd_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_cmd_payload_cas;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_cmd_payload_ras;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_cmd_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_cmd_payload_is_cmd;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_cmd_payload_is_read;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_cmd_payload_is_write;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_auto_precharge;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_syncfifo2_writable;
        CData/*3:0*/ __PVT__main_sdram_bankmachine2_level;
        CData/*2:0*/ __PVT__main_sdram_bankmachine2_produce;
        CData/*2:0*/ __PVT__main_sdram_bankmachine2_consume;
        CData/*2:0*/ __PVT__main_sdram_bankmachine2_wrport_adr;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_do_read;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_fifo_out_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_fifo_out_first;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_fifo_out_last;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_source_source_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_pipe_valid_source_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_pipe_valid_source_first;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_pipe_valid_source_last;
    };
    struct {
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_pipe_valid_source_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_row_opened;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_row_hit;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_row_open;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_row_close;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_row_col_n_addr_sel;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_twtpcon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine2_twtpcon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_trccon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine2_trccon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine2_trascon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine2_trascon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_req_lock;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_req_wdata_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_req_rdata_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_refresh_gnt;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_cmd_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_cmd_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_cmd_payload_cas;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_cmd_payload_ras;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_cmd_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_cmd_payload_is_cmd;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_cmd_payload_is_read;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_cmd_payload_is_write;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_auto_precharge;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_syncfifo3_writable;
        CData/*3:0*/ __PVT__main_sdram_bankmachine3_level;
        CData/*2:0*/ __PVT__main_sdram_bankmachine3_produce;
        CData/*2:0*/ __PVT__main_sdram_bankmachine3_consume;
        CData/*2:0*/ __PVT__main_sdram_bankmachine3_wrport_adr;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_do_read;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_fifo_out_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_fifo_out_first;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_fifo_out_last;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_source_source_ready;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_pipe_valid_source_valid;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_pipe_valid_source_first;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_pipe_valid_source_last;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_pipe_valid_source_payload_we;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_row_opened;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_row_hit;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_row_open;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_row_close;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_row_col_n_addr_sel;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_twtpcon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine3_twtpcon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_trccon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine3_trccon_count;
        CData/*0:0*/ __PVT__main_sdram_bankmachine3_trascon_ready;
        CData/*2:0*/ __PVT__main_sdram_bankmachine3_trascon_count;
        CData/*0:0*/ __PVT__main_sdram_choose_cmd_cmd_payload_cas;
        CData/*0:0*/ __PVT__main_sdram_choose_cmd_cmd_payload_ras;
        CData/*0:0*/ __PVT__main_sdram_choose_cmd_cmd_payload_we;
        CData/*3:0*/ __PVT__main_sdram_choose_cmd_valids;
        CData/*1:0*/ __PVT__main_sdram_choose_cmd_grant;
        CData/*0:0*/ __PVT__main_sdram_choose_req_want_reads;
        CData/*0:0*/ __PVT__main_sdram_choose_req_want_writes;
        CData/*0:0*/ __PVT__main_sdram_choose_req_want_activates;
        CData/*0:0*/ __PVT__main_sdram_choose_req_cmd_ready;
        CData/*0:0*/ __PVT__main_sdram_choose_req_cmd_payload_cas;
        CData/*0:0*/ __PVT__main_sdram_choose_req_cmd_payload_ras;
        CData/*0:0*/ __PVT__main_sdram_choose_req_cmd_payload_we;
        CData/*3:0*/ __PVT__main_sdram_choose_req_valids;
        CData/*1:0*/ __PVT__main_sdram_choose_req_grant;
    };
    struct {
        CData/*1:0*/ __PVT__main_sdram_steerer_sel;
        CData/*0:0*/ __PVT__main_sdram_trrdcon_ready;
        CData/*0:0*/ __PVT__main_sdram_trrdcon_count;
        CData/*0:0*/ __PVT__main_sdram_tccdcon_ready;
        CData/*0:0*/ __PVT__main_sdram_tccdcon_count;
        CData/*0:0*/ __PVT__main_sdram_twtrcon_ready;
        CData/*2:0*/ __PVT__main_sdram_twtrcon_count;
        CData/*0:0*/ __PVT__main_sdram_read_available;
        CData/*0:0*/ __PVT__main_sdram_write_available;
        CData/*0:0*/ __PVT__main_sdram_en0;
        CData/*0:0*/ __PVT__main_sdram_max_time0;
        CData/*4:0*/ __PVT__main_sdram_time0;
        CData/*0:0*/ __PVT__main_sdram_en1;
        CData/*0:0*/ __PVT__main_sdram_max_time1;
        CData/*3:0*/ __PVT__main_sdram_time1;
        CData/*0:0*/ __PVT__main_sdram_go_to_refresh;
        CData/*0:0*/ __PVT__main_port_cmd_valid;
        CData/*0:0*/ __PVT__main_port_cmd_ready;
        CData/*0:0*/ __PVT__main_port_cmd_payload_we;
        CData/*0:0*/ __PVT__main_wb_sdram_cyc;
        CData/*0:0*/ __PVT__main_wb_sdram_ack;
        CData/*0:0*/ __PVT__main_interface_cyc;
        CData/*0:0*/ __PVT__main_interface_stb;
        CData/*0:0*/ __PVT__main_interface_ack;
        CData/*0:0*/ __PVT__main_interface_we;
        CData/*0:0*/ __PVT__main_write_from_slave;
        CData/*1:0*/ __PVT__main_adr_offset_r;
        CData/*0:0*/ __PVT__main_tag_port_we;
        CData/*0:0*/ __PVT__main_tag_do_dirty;
        CData/*0:0*/ __PVT__main_tag_di_dirty;
        CData/*0:0*/ __PVT__main_word_clr;
        CData/*0:0*/ __PVT__main_word_inc;
        CData/*0:0*/ __PVT__main_wishbone_bridge_cmd_valid;
        CData/*0:0*/ __PVT__main_wishbone_bridge_cmd_ready;
        CData/*0:0*/ __PVT__main_wishbone_bridge_wdata_valid;
        CData/*1:0*/ __PVT__main_wishbone_bridge_count;
        CData/*3:0*/ __PVT__main_wishbone_bridge_wdata_converter_source_payload_we;
        CData/*0:0*/ __PVT__main_wishbone_bridge_wdata_converter_converter_sink_ready;
        CData/*1:0*/ __PVT__main_wishbone_bridge_wdata_converter_converter_mux;
        CData/*0:0*/ __PVT__main_wishbone_bridge_wdata_converter_converter_last;
        CData/*0:0*/ __PVT__main_wishbone_bridge_rdata_converter_converter_source_first;
        CData/*0:0*/ __PVT__main_wishbone_bridge_rdata_converter_converter_source_last;
        CData/*2:0*/ __PVT__main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count;
        CData/*1:0*/ __PVT__main_wishbone_bridge_rdata_converter_converter_demux;
        CData/*0:0*/ __PVT__main_wishbone_bridge_rdata_converter_converter_strobe_all;
        CData/*0:0*/ __PVT__main_wishbone_bridge_aborted;
        CData/*0:0*/ __PVT__main_wishbone_bridge_is_ongoing;
        CData/*0:0*/ __PVT__builder_simsoc_we;
        CData/*0:0*/ __PVT__builder_simsoc_wishbone_cyc;
        CData/*0:0*/ __PVT__builder_simsoc_wishbone_ack;
        CData/*0:0*/ __PVT__builder_shared_ack;
        CData/*1:0*/ __PVT__builder_request;
        CData/*0:0*/ __PVT__builder_grant;
        CData/*3:0*/ __PVT__builder_slave_sel;
        CData/*3:0*/ __PVT__builder_slave_sel_r;
        CData/*0:0*/ __PVT__builder_error;
        CData/*0:0*/ __PVT__builder_done;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank0_reset0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank0_reset0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank0_scratch0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank0_scratch0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank0_bus_errors_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank0_bus_errors_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_sel_r;
    };
    struct {
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_control0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_control0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_command0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_command0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_address0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_address0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_rddata_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank1_dfii_pi0_rddata_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_load0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_load0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_reload0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_reload0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_en0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_en0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_update_value0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_update_value0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_value_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_value_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_ev_status_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_ev_status_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_ev_pending_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_ev_pending_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_ev_enable0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank2_ev_enable0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_txfull_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_txfull_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_rxempty_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_rxempty_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_ev_status_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_ev_status_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_ev_pending_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_ev_pending_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_ev_enable0_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_ev_enable0_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_txempty_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_txempty_we;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_rxfull_re;
        CData/*0:0*/ __PVT__builder_csr_bankarray_csrbank3_rxfull_we;
        CData/*1:0*/ __PVT__builder_simsoc_refresher_state;
        CData/*1:0*/ __PVT__builder_simsoc_refresher_next_state;
        CData/*2:0*/ __PVT__builder_simsoc_bankmachine0_state;
        CData/*2:0*/ __PVT__builder_simsoc_bankmachine0_next_state;
        CData/*2:0*/ __PVT__builder_simsoc_bankmachine1_state;
        CData/*2:0*/ __PVT__builder_simsoc_bankmachine1_next_state;
        CData/*2:0*/ __PVT__builder_simsoc_bankmachine2_state;
        CData/*2:0*/ __PVT__builder_simsoc_bankmachine2_next_state;
        CData/*2:0*/ __PVT__builder_simsoc_bankmachine3_state;
        CData/*2:0*/ __PVT__builder_simsoc_bankmachine3_next_state;
        CData/*2:0*/ __PVT__builder_simsoc_multiplexer_state;
        CData/*2:0*/ __PVT__builder_simsoc_multiplexer_next_state;
        CData/*0:0*/ __PVT__builder_simsoc_new_master_wdata_ready;
        CData/*0:0*/ __PVT__builder_simsoc_new_master_rdata_valid0;
        CData/*0:0*/ __PVT__builder_simsoc_new_master_rdata_valid1;
        CData/*0:0*/ __PVT__builder_simsoc_new_master_rdata_valid2;
        CData/*0:0*/ __PVT__builder_simsoc_new_master_rdata_valid3;
        CData/*0:0*/ __PVT__builder_simsoc_new_master_rdata_valid4;
        CData/*1:0*/ __PVT__builder_simsoc_fullmemorywe_state;
        CData/*1:0*/ __PVT__builder_simsoc_fullmemorywe_next_state;
        CData/*0:0*/ __PVT__builder_simsoc_litedramnativeportconverter_state;
        CData/*0:0*/ __PVT__builder_simsoc_litedramnativeportconverter_next_state;
    };
    struct {
        CData/*1:0*/ __PVT__main_wishbone_bridge_count_litedramnativeportconverter_next_value;
        CData/*0:0*/ __PVT__main_wishbone_bridge_count_litedramnativeportconverter_next_value_ce;
        CData/*1:0*/ __PVT__builder_simsoc_fsm_state;
        CData/*1:0*/ __PVT__builder_simsoc_fsm_next_state;
        CData/*0:0*/ __PVT__main_wishbone_bridge_aborted_fsm_next_value;
        CData/*0:0*/ __PVT__main_wishbone_bridge_aborted_fsm_next_value_ce;
        CData/*1:0*/ __PVT__builder_simsoc_wishbone2csr_state;
        CData/*1:0*/ __PVT__builder_simsoc_wishbone2csr_next_state;
        CData/*0:0*/ __PVT__builder_simsoc_dat_w_next_value_ce0;
        CData/*0:0*/ __PVT__builder_simsoc_adr_next_value_ce1;
        CData/*0:0*/ __PVT__builder_simsoc_we_next_value2;
        CData/*0:0*/ __PVT__builder_simsoc_we_next_value_ce2;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed0;
        CData/*1:0*/ __PVT__builder_rhs_array_muxed2;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed3;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed4;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed5;
        CData/*0:0*/ __PVT__builder_t_array_muxed0;
        CData/*0:0*/ __PVT__builder_t_array_muxed1;
        CData/*0:0*/ __PVT__builder_t_array_muxed2;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed6;
        CData/*1:0*/ __PVT__builder_rhs_array_muxed8;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed9;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed10;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed11;
        CData/*0:0*/ __PVT__builder_t_array_muxed3;
        CData/*0:0*/ __PVT__builder_t_array_muxed4;
        CData/*0:0*/ __PVT__builder_t_array_muxed5;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed13;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed14;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed16;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed17;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed19;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed20;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed22;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed23;
        CData/*3:0*/ __PVT__builder_rhs_array_muxed26;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed27;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed28;
        CData/*0:0*/ __PVT__builder_rhs_array_muxed29;
        CData/*2:0*/ __PVT__builder_rhs_array_muxed30;
        CData/*1:0*/ __PVT__builder_rhs_array_muxed31;
        CData/*1:0*/ __PVT__builder_array_muxed0;
        CData/*0:0*/ __PVT__builder_array_muxed2;
        CData/*0:0*/ __PVT__builder_array_muxed3;
        CData/*0:0*/ __PVT__builder_array_muxed4;
        CData/*0:0*/ __PVT__builder_array_muxed5;
        CData/*0:0*/ __PVT__builder_array_muxed6;
        CData/*5:0*/ __PVT__mem_adr0;
        SData/*12:0*/ __PVT__main_bankmodel0_activate_row;
        SData/*8:0*/ __PVT__main_bankmodel0_read_col;
        SData/*12:0*/ __PVT__main_bankmodel0_row;
        SData/*12:0*/ __PVT__main_bankmodel1_activate_row;
        SData/*8:0*/ __PVT__main_bankmodel1_read_col;
        SData/*12:0*/ __PVT__main_bankmodel1_row;
        SData/*12:0*/ __PVT__main_bankmodel2_activate_row;
        SData/*8:0*/ __PVT__main_bankmodel2_read_col;
        SData/*12:0*/ __PVT__main_bankmodel2_row;
        SData/*12:0*/ __PVT__main_bankmodel3_activate_row;
        SData/*8:0*/ __PVT__main_bankmodel3_read_col;
        SData/*12:0*/ __PVT__main_bankmodel3_row;
        SData/*8:0*/ __PVT__main_bank_write_col0;
        SData/*8:0*/ __PVT__main_bank_write_col1;
        SData/*8:0*/ __PVT__main_bank_write_col2;
    };
    struct {
        SData/*8:0*/ __PVT__main_bank_write_col3;
        SData/*12:0*/ __PVT__main_sdram_master_p0_address;
        SData/*12:0*/ __PVT__main_sdram_address_storage;
        SData/*12:0*/ __PVT__main_sdram_dfi_p0_address;
        SData/*12:0*/ __PVT__main_sdram_cmd_payload_a;
        SData/*9:0*/ __PVT__main_sdram_timer_count1;
        SData/*12:0*/ __PVT__main_sdram_bankmachine0_cmd_payload_a;
        SData/*12:0*/ __PVT__main_sdram_bankmachine0_row;
        SData/*12:0*/ __PVT__main_sdram_bankmachine1_cmd_payload_a;
        SData/*12:0*/ __PVT__main_sdram_bankmachine1_row;
        SData/*12:0*/ __PVT__main_sdram_bankmachine2_cmd_payload_a;
        SData/*12:0*/ __PVT__main_sdram_bankmachine2_row;
        SData/*12:0*/ __PVT__main_sdram_bankmachine3_cmd_payload_a;
        SData/*12:0*/ __PVT__main_sdram_bankmachine3_row;
        SData/*15:0*/ __PVT__main_data_port_we;
        SData/*13:0*/ __PVT__builder_simsoc_adr;
        SData/*13:0*/ __PVT__builder_simsoc_adr_next_value1;
        SData/*12:0*/ __PVT__builder_rhs_array_muxed1;
        SData/*12:0*/ __PVT__builder_rhs_array_muxed7;
        SData/*12:0*/ __PVT__builder_array_muxed1;
        SData/*10:0*/ __PVT__sram_adr0;
        SData/*9:0*/ __PVT__storage_dat0;
        SData/*9:0*/ __PVT__storage_dat1;
        SData/*9:0*/ __PVT__storage_1_dat0;
        SData/*9:0*/ __PVT__storage_1_dat1;
        SData/*8:0*/ __PVT__tag_mem_adr0;
        SData/*8:0*/ __PVT__data_mem_grain0_adr0;
        SData/*8:0*/ __PVT__data_mem_grain1_adr0;
        SData/*8:0*/ __PVT__data_mem_grain2_adr0;
        SData/*8:0*/ __PVT__data_mem_grain3_adr0;
        SData/*8:0*/ __PVT__data_mem_grain4_adr0;
        SData/*8:0*/ __PVT__data_mem_grain5_adr0;
        SData/*8:0*/ __PVT__data_mem_grain6_adr0;
        SData/*8:0*/ __PVT__data_mem_grain7_adr0;
        SData/*8:0*/ __PVT__data_mem_grain8_adr0;
        SData/*8:0*/ __PVT__data_mem_grain9_adr0;
        SData/*8:0*/ __PVT__data_mem_grain10_adr0;
        SData/*8:0*/ __PVT__data_mem_grain11_adr0;
        SData/*8:0*/ __PVT__data_mem_grain12_adr0;
        SData/*8:0*/ __PVT__data_mem_grain13_adr0;
        SData/*8:0*/ __PVT__data_mem_grain14_adr0;
        SData/*8:0*/ __PVT__data_mem_grain15_adr0;
        IData/*31:0*/ __PVT__main_scratch_storage;
        IData/*31:0*/ __PVT__main_bus_errors;
        IData/*31:0*/ __PVT__main_interrupt;
        IData/*31:0*/ __PVT__main_timer_load_storage;
        IData/*31:0*/ __PVT__main_timer_reload_storage;
        IData/*31:0*/ __PVT__main_timer_value_status;
        IData/*31:0*/ __PVT__main_timer_value;
        IData/*31:0*/ __PVT__main_bankmodel0_read_data;
        IData/*21:0*/ __PVT__main_bankmodel0_write_port_adr;
        IData/*31:0*/ __PVT__main_bankmodel0_write_port_dat_w;
        IData/*21:0*/ __PVT__main_bankmodel0_read_port_adr;
        IData/*31:0*/ __PVT__main_bankmodel1_read_data;
        IData/*21:0*/ __PVT__main_bankmodel1_write_port_adr;
        IData/*31:0*/ __PVT__main_bankmodel1_write_port_dat_w;
        IData/*21:0*/ __PVT__main_bankmodel1_read_port_adr;
        IData/*31:0*/ __PVT__main_bankmodel2_read_data;
        IData/*21:0*/ __PVT__main_bankmodel2_write_port_adr;
        IData/*31:0*/ __PVT__main_bankmodel2_write_port_dat_w;
        IData/*21:0*/ __PVT__main_bankmodel2_read_port_adr;
        IData/*31:0*/ __PVT__main_bankmodel3_read_data;
        IData/*21:0*/ __PVT__main_bankmodel3_write_port_adr;
        IData/*31:0*/ __PVT__main_bankmodel3_write_port_dat_w;
    };
    struct {
        IData/*21:0*/ __PVT__main_bankmodel3_read_port_adr;
        IData/*31:0*/ __PVT__main_new_banks_read_data0;
        IData/*31:0*/ __PVT__main_new_banks_read_data1;
        IData/*31:0*/ __PVT__main_new_banks_read_data2;
        IData/*31:0*/ __PVT__main_new_banks_read_data3;
        IData/*31:0*/ __PVT__main_sdram_slave_p0_rddata;
        IData/*31:0*/ __PVT__main_sdram_master_p0_wrdata;
        IData/*31:0*/ __PVT__main_sdram_csr_dfi_p0_rddata;
        IData/*31:0*/ __PVT__main_sdram_ext_dfi_p0_rddata;
        IData/*31:0*/ __PVT__main_sdram_wrdata_storage;
        IData/*31:0*/ __PVT__main_sdram_rddata_status;
        IData/*31:0*/ __PVT__main_sdram_interface_wdata;
        IData/*24:0*/ __PVT__main_sdram_bankmachine0_rdport_dat_r;
        IData/*21:0*/ __PVT__main_sdram_bankmachine0_fifo_out_payload_addr;
        IData/*21:0*/ __PVT__main_sdram_bankmachine0_pipe_valid_source_payload_addr;
        IData/*24:0*/ __PVT__main_sdram_bankmachine1_rdport_dat_r;
        IData/*21:0*/ __PVT__main_sdram_bankmachine1_fifo_out_payload_addr;
        IData/*21:0*/ __PVT__main_sdram_bankmachine1_pipe_valid_source_payload_addr;
        IData/*24:0*/ __PVT__main_sdram_bankmachine2_rdport_dat_r;
        IData/*21:0*/ __PVT__main_sdram_bankmachine2_fifo_out_payload_addr;
        IData/*21:0*/ __PVT__main_sdram_bankmachine2_pipe_valid_source_payload_addr;
        IData/*24:0*/ __PVT__main_sdram_bankmachine3_rdport_dat_r;
        IData/*21:0*/ __PVT__main_sdram_bankmachine3_fifo_out_payload_addr;
        IData/*21:0*/ __PVT__main_sdram_bankmachine3_pipe_valid_source_payload_addr;
        IData/*23:0*/ __PVT__main_port_cmd_payload_addr;
        IData/*31:0*/ __PVT__main_wb_sdram_dat_r;
        WData/*127:0*/ __PVT__main_interface_dat_r[4];
        WData/*127:0*/ __PVT__main_data_port_dat_r[4];
        WData/*127:0*/ __PVT__main_data_port_dat_w[4];
        IData/*23:0*/ __PVT__main_tag_port_dat_r;
        IData/*22:0*/ __PVT__main_tag_do_tag;
        IData/*31:0*/ __PVT__main_wishbone_bridge_wdata_converter_source_payload_data;
        WData/*143:0*/ __PVT__main_wishbone_bridge_wdata_converter_converter_sink_payload_data[5];
        WData/*127:0*/ __PVT__main_wishbone_bridge_rdata_converter_source_payload_data[4];
        WData/*127:0*/ __PVT__main_wishbone_bridge_rdata_converter_converter_source_payload_data[4];
        IData/*31:0*/ __PVT__builder_simsoc_dat_w;
        IData/*31:0*/ __PVT__builder_simsoc_wishbone_dat_r;
        IData/*31:0*/ __PVT__builder_shared_dat_r;
        IData/*19:0*/ __PVT__builder_count;
        IData/*31:0*/ __PVT__builder_csr_bankarray_interface0_bank_bus_dat_r;
        IData/*31:0*/ __PVT__builder_csr_bankarray_sram_bus_dat_r;
        IData/*31:0*/ __PVT__builder_csr_bankarray_interface1_bank_bus_dat_r;
        IData/*31:0*/ __PVT__builder_csr_bankarray_interface2_bank_bus_dat_r;
        IData/*31:0*/ __PVT__builder_csr_bankarray_interface3_bank_bus_dat_r;
        IData/*31:0*/ __PVT__builder_simsoc_dat_w_next_value0;
        IData/*21:0*/ __PVT__builder_rhs_array_muxed12;
        IData/*21:0*/ __PVT__builder_rhs_array_muxed15;
        IData/*21:0*/ __PVT__builder_rhs_array_muxed18;
        IData/*21:0*/ __PVT__builder_rhs_array_muxed21;
        IData/*29:0*/ __PVT__builder_rhs_array_muxed24;
        IData/*31:0*/ __PVT__builder_rhs_array_muxed25;
        IData/*31:0*/ __PVT__rom_dat0;
        IData/*21:0*/ __PVT__mem_1_adr0;
        IData/*21:0*/ __PVT__mem_2_adr0;
        IData/*21:0*/ __PVT__mem_3_adr0;
        IData/*21:0*/ __PVT__mem_4_adr0;
        IData/*24:0*/ __PVT__storage_2_dat0;
        IData/*24:0*/ __PVT__storage_3_dat0;
        IData/*24:0*/ __PVT__storage_4_dat0;
        IData/*24:0*/ __PVT__storage_5_dat0;
        QData/*35:0*/ __PVT__main_wishbone_bridge_wdata_converter_converter_source_payload_data;
        IData/*31:0*/ __PVT__rom[6235];
        IData/*31:0*/ __PVT__sram[2048];
        CData/*7:0*/ __PVT__mem[37];
    };
    struct {
        SData/*9:0*/ __PVT__storage[16];
        SData/*9:0*/ __PVT__storage_1[16];
        IData/*31:0*/ __PVT__mem_1[4194304];
        IData/*31:0*/ __PVT__mem_2[4194304];
        IData/*31:0*/ __PVT__mem_3[4194304];
        IData/*31:0*/ __PVT__mem_4[4194304];
        IData/*24:0*/ __PVT__storage_2[8];
        IData/*24:0*/ __PVT__storage_3[8];
        IData/*24:0*/ __PVT__storage_4[8];
        IData/*24:0*/ __PVT__storage_5[8];
        IData/*23:0*/ __PVT__tag_mem[512];
        CData/*7:0*/ __PVT__data_mem_grain0[512];
        CData/*7:0*/ __PVT__data_mem_grain1[512];
        CData/*7:0*/ __PVT__data_mem_grain2[512];
        CData/*7:0*/ __PVT__data_mem_grain3[512];
        CData/*7:0*/ __PVT__data_mem_grain4[512];
        CData/*7:0*/ __PVT__data_mem_grain5[512];
        CData/*7:0*/ __PVT__data_mem_grain6[512];
        CData/*7:0*/ __PVT__data_mem_grain7[512];
        CData/*7:0*/ __PVT__data_mem_grain8[512];
        CData/*7:0*/ __PVT__data_mem_grain9[512];
        CData/*7:0*/ __PVT__data_mem_grain10[512];
        CData/*7:0*/ __PVT__data_mem_grain11[512];
        CData/*7:0*/ __PVT__data_mem_grain12[512];
        CData/*7:0*/ __PVT__data_mem_grain13[512];
        CData/*7:0*/ __PVT__data_mem_grain14[512];
        CData/*7:0*/ __PVT__data_mem_grain15[512];
    };
    
    // LOCAL VARIABLES
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ __Vcellinp__VexRiscv__reset;
        CData/*5:0*/ __Vtableidx1;
        CData/*7:0*/ __Vtableidx2;
        CData/*7:0*/ __Vtableidx3;
        CData/*3:0*/ __Vtableidx6;
        CData/*3:0*/ __Vtableidx7;
        CData/*2:0*/ __Vtableidx8;
        CData/*3:0*/ __Vtableidx9;
        CData/*6:0*/ __Vtableidx10;
        CData/*5:0*/ __Vtableidx11;
        CData/*3:0*/ __Vtableidx13;
        CData/*3:0*/ __Vtableidx14;
        CData/*2:0*/ __Vtableidx15;
        CData/*3:0*/ __Vtableidx16;
        CData/*6:0*/ __Vtableidx17;
        CData/*5:0*/ __Vtableidx18;
        CData/*5:0*/ __Vtableidx19;
        CData/*7:0*/ __Vtableidx20;
        CData/*7:0*/ __Vtableidx21;
        CData/*2:0*/ __Vtableidx23;
        CData/*3:0*/ __Vtableidx24;
        CData/*6:0*/ __Vtableidx25;
        CData/*5:0*/ __Vtableidx26;
        CData/*5:0*/ __Vtableidx27;
        CData/*7:0*/ __Vtableidx28;
        CData/*7:0*/ __Vtableidx29;
        CData/*3:0*/ __Vtableidx32;
        CData/*3:0*/ __Vtableidx33;
        CData/*6:0*/ __Vtableidx34;
        CData/*5:0*/ __Vtableidx35;
        CData/*5:0*/ __Vtableidx36;
        CData/*7:0*/ __Vtableidx37;
        CData/*7:0*/ __Vtableidx38;
        CData/*3:0*/ __Vtableidx41;
        CData/*3:0*/ __Vtableidx42;
        CData/*2:0*/ __Vtableidx43;
        CData/*3:0*/ __Vtableidx44;
        CData/*2:0*/ __Vtableidx45;
        CData/*7:0*/ __Vtableidx46;
        CData/*2:0*/ __Vtableidx47;
        CData/*2:0*/ __Vtableidx48;
        CData/*5:0*/ __Vtableidx49;
        CData/*5:0*/ __Vtableidx50;
        CData/*0:0*/ __Vdly__main_sdram_trrdcon_count;
        CData/*0:0*/ __Vdly__main_sdram_trrdcon_ready;
        CData/*3:0*/ __Vdly__main_sdram_bankmachine0_level;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine3_trccon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine3_trccon_ready;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine3_twtpcon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine3_twtpcon_ready;
        CData/*2:0*/ __Vdly__main_sdram_twtrcon_count;
        CData/*0:0*/ __Vdly__main_sdram_twtrcon_ready;
        CData/*3:0*/ __Vdly__main_sdram_bankmachine3_level;
        CData/*0:0*/ __Vdly__main_sdram_tccdcon_count;
        CData/*0:0*/ __Vdly__main_sdram_tccdcon_ready;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine2_trascon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine2_trascon_ready;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine2_twtpcon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine2_twtpcon_ready;
        CData/*1:0*/ __Vdly__main_sdram_choose_cmd_grant;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine1_trascon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine1_trascon_ready;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine1_trccon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine1_trccon_ready;
    };
    struct {
        CData/*2:0*/ __Vdly__main_sdram_bankmachine0_twtpcon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine0_twtpcon_ready;
        CData/*3:0*/ __Vdly__main_sdram_bankmachine2_level;
        CData/*3:0*/ __Vdly__main_uart_rx_fifo_consume;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine3_trascon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine3_trascon_ready;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine2_trccon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine2_trccon_ready;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine1_twtpcon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine1_twtpcon_ready;
        CData/*0:0*/ __Vdly__main_sdram_sequencer_count;
        CData/*3:0*/ __Vdly__main_sdram_bankmachine1_level;
        CData/*4:0*/ __Vdly__main_uart_rx_fifo_level0;
        CData/*0:0*/ __Vdly__main_wishbone_bridge_rdata_converter_converter_source_first;
        CData/*3:0*/ __Vdly__main_uart_tx_fifo_consume;
        CData/*0:0*/ __Vdly__main_ram_bus_ram_bus_ack;
        CData/*4:0*/ __Vdly__main_uart_tx_fifo_level0;
        CData/*0:0*/ __Vdly__main_simsoc_ram_bus_ack;
        CData/*0:0*/ __Vdly__main_sdram_postponer_count;
        CData/*3:0*/ __Vdly__main_sdram_sequencer_counter;
        CData/*1:0*/ __Vdly__main_sdram_choose_req_grant;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine0_trccon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine0_trccon_ready;
        CData/*2:0*/ __Vdly__main_sdram_bankmachine0_trascon_count;
        CData/*0:0*/ __Vdly__main_sdram_bankmachine0_trascon_ready;
        CData/*1:0*/ __Vdly__main_wishbone_bridge_rdata_converter_converter_demux;
        CData/*0:0*/ __Vdly__main_wishbone_bridge_rdata_converter_converter_source_last;
        CData/*4:0*/ __Vdlyvlsb__sram__v0;
        CData/*7:0*/ __Vdlyvval__sram__v0;
        CData/*0:0*/ __Vdlyvset__sram__v0;
        CData/*4:0*/ __Vdlyvlsb__sram__v1;
        CData/*7:0*/ __Vdlyvval__sram__v1;
        CData/*0:0*/ __Vdlyvset__sram__v1;
        CData/*4:0*/ __Vdlyvlsb__sram__v2;
        CData/*7:0*/ __Vdlyvval__sram__v2;
        CData/*0:0*/ __Vdlyvset__sram__v2;
        CData/*4:0*/ __Vdlyvlsb__sram__v3;
        CData/*7:0*/ __Vdlyvval__sram__v3;
        CData/*0:0*/ __Vdlyvset__sram__v3;
        CData/*3:0*/ __Vdlyvdim0__storage__v0;
        CData/*0:0*/ __Vdlyvset__storage__v0;
        CData/*3:0*/ __Vdlyvdim0__storage_1__v0;
        CData/*0:0*/ __Vdlyvset__storage_1__v0;
        CData/*4:0*/ __Vdlyvlsb__mem_1__v0;
        CData/*7:0*/ __Vdlyvval__mem_1__v0;
        CData/*0:0*/ __Vdlyvset__mem_1__v0;
        CData/*4:0*/ __Vdlyvlsb__mem_1__v1;
        CData/*7:0*/ __Vdlyvval__mem_1__v1;
        CData/*0:0*/ __Vdlyvset__mem_1__v1;
        CData/*4:0*/ __Vdlyvlsb__mem_1__v2;
        CData/*7:0*/ __Vdlyvval__mem_1__v2;
        CData/*0:0*/ __Vdlyvset__mem_1__v2;
        CData/*4:0*/ __Vdlyvlsb__mem_1__v3;
        CData/*7:0*/ __Vdlyvval__mem_1__v3;
        CData/*0:0*/ __Vdlyvset__mem_1__v3;
        CData/*4:0*/ __Vdlyvlsb__mem_2__v0;
        CData/*7:0*/ __Vdlyvval__mem_2__v0;
        CData/*0:0*/ __Vdlyvset__mem_2__v0;
        CData/*4:0*/ __Vdlyvlsb__mem_2__v1;
        CData/*7:0*/ __Vdlyvval__mem_2__v1;
        CData/*0:0*/ __Vdlyvset__mem_2__v1;
        CData/*4:0*/ __Vdlyvlsb__mem_2__v2;
        CData/*7:0*/ __Vdlyvval__mem_2__v2;
        CData/*0:0*/ __Vdlyvset__mem_2__v2;
    };
    struct {
        CData/*4:0*/ __Vdlyvlsb__mem_2__v3;
        CData/*7:0*/ __Vdlyvval__mem_2__v3;
        CData/*0:0*/ __Vdlyvset__mem_2__v3;
        CData/*4:0*/ __Vdlyvlsb__mem_3__v0;
        CData/*7:0*/ __Vdlyvval__mem_3__v0;
        CData/*0:0*/ __Vdlyvset__mem_3__v0;
        CData/*4:0*/ __Vdlyvlsb__mem_3__v1;
        CData/*7:0*/ __Vdlyvval__mem_3__v1;
        CData/*0:0*/ __Vdlyvset__mem_3__v1;
        CData/*4:0*/ __Vdlyvlsb__mem_3__v2;
        CData/*7:0*/ __Vdlyvval__mem_3__v2;
        CData/*0:0*/ __Vdlyvset__mem_3__v2;
        CData/*4:0*/ __Vdlyvlsb__mem_3__v3;
        CData/*7:0*/ __Vdlyvval__mem_3__v3;
        CData/*0:0*/ __Vdlyvset__mem_3__v3;
        CData/*4:0*/ __Vdlyvlsb__mem_4__v0;
        CData/*7:0*/ __Vdlyvval__mem_4__v0;
        CData/*0:0*/ __Vdlyvset__mem_4__v0;
        CData/*4:0*/ __Vdlyvlsb__mem_4__v1;
        CData/*7:0*/ __Vdlyvval__mem_4__v1;
        CData/*0:0*/ __Vdlyvset__mem_4__v1;
        CData/*4:0*/ __Vdlyvlsb__mem_4__v2;
        CData/*7:0*/ __Vdlyvval__mem_4__v2;
        CData/*0:0*/ __Vdlyvset__mem_4__v2;
        CData/*4:0*/ __Vdlyvlsb__mem_4__v3;
        CData/*7:0*/ __Vdlyvval__mem_4__v3;
        CData/*0:0*/ __Vdlyvset__mem_4__v3;
        CData/*2:0*/ __Vdlyvdim0__storage_2__v0;
        CData/*0:0*/ __Vdlyvset__storage_2__v0;
        CData/*2:0*/ __Vdlyvdim0__storage_3__v0;
        CData/*0:0*/ __Vdlyvset__storage_3__v0;
        CData/*2:0*/ __Vdlyvdim0__storage_4__v0;
        CData/*0:0*/ __Vdlyvset__storage_4__v0;
        CData/*2:0*/ __Vdlyvdim0__storage_5__v0;
        CData/*0:0*/ __Vdlyvset__storage_5__v0;
        CData/*0:0*/ __Vdlyvset__tag_mem__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain0__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain0__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain1__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain1__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain2__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain2__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain3__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain3__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain4__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain4__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain5__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain5__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain6__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain6__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain7__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain7__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain8__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain8__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain9__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain9__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain10__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain10__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain11__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain11__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain12__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain12__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain13__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain13__v0;
    };
    struct {
        CData/*7:0*/ __Vdlyvval__data_mem_grain14__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain14__v0;
        CData/*7:0*/ __Vdlyvval__data_mem_grain15__v0;
        CData/*0:0*/ __Vdlyvset__data_mem_grain15__v0;
        SData/*8:0*/ __Vtableidx4;
        SData/*8:0*/ __Vtableidx5;
        SData/*8:0*/ __Vtableidx12;
        SData/*8:0*/ __Vtableidx22;
        SData/*8:0*/ __Vtableidx30;
        SData/*8:0*/ __Vtableidx31;
        SData/*8:0*/ __Vtableidx39;
        SData/*8:0*/ __Vtableidx40;
        SData/*9:0*/ __Vdly__main_sdram_timer_count1;
        SData/*10:0*/ __Vdlyvdim0__sram__v0;
        SData/*10:0*/ __Vdlyvdim0__sram__v1;
        SData/*10:0*/ __Vdlyvdim0__sram__v2;
        SData/*10:0*/ __Vdlyvdim0__sram__v3;
        SData/*9:0*/ __Vdlyvval__storage__v0;
        SData/*9:0*/ __Vdlyvval__storage_1__v0;
        SData/*8:0*/ __Vdlyvdim0__tag_mem__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain0__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain1__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain2__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain3__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain4__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain5__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain6__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain7__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain8__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain9__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain10__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain11__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain12__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain13__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain14__v0;
        SData/*8:0*/ __Vdlyvdim0__data_mem_grain15__v0;
        IData/*31:0*/ __Vdly__main_timer_value;
        IData/*31:0*/ __Vdly__main_bus_errors;
        IData/*21:0*/ __Vdlyvdim0__mem_1__v0;
        IData/*21:0*/ __Vdlyvdim0__mem_1__v1;
        IData/*21:0*/ __Vdlyvdim0__mem_1__v2;
        IData/*21:0*/ __Vdlyvdim0__mem_1__v3;
        IData/*21:0*/ __Vdlyvdim0__mem_2__v0;
        IData/*21:0*/ __Vdlyvdim0__mem_2__v1;
        IData/*21:0*/ __Vdlyvdim0__mem_2__v2;
        IData/*21:0*/ __Vdlyvdim0__mem_2__v3;
        IData/*21:0*/ __Vdlyvdim0__mem_3__v0;
        IData/*21:0*/ __Vdlyvdim0__mem_3__v1;
        IData/*21:0*/ __Vdlyvdim0__mem_3__v2;
        IData/*21:0*/ __Vdlyvdim0__mem_3__v3;
        IData/*21:0*/ __Vdlyvdim0__mem_4__v0;
        IData/*21:0*/ __Vdlyvdim0__mem_4__v1;
        IData/*21:0*/ __Vdlyvdim0__mem_4__v2;
        IData/*21:0*/ __Vdlyvdim0__mem_4__v3;
        IData/*24:0*/ __Vdlyvval__storage_2__v0;
        IData/*24:0*/ __Vdlyvval__storage_3__v0;
        IData/*24:0*/ __Vdlyvval__storage_4__v0;
        IData/*24:0*/ __Vdlyvval__storage_5__v0;
        IData/*23:0*/ __Vdlyvval__tag_mem__v0;
    };
    static CData/*0:0*/ __Vtable1___PVT__main_sdram_bankmachine0_cmd_payload_is_cmd[64];
    static CData/*0:0*/ __Vtable2___PVT__main_sdram_bankmachine0_cmd_payload_is_read[256];
    static CData/*0:0*/ __Vtable3___PVT__main_sdram_bankmachine0_cmd_payload_is_write[256];
    static CData/*0:0*/ __Vtable4___PVT__main_sdram_bankmachine0_req_wdata_ready[512];
    static CData/*0:0*/ __Vtable5___PVT__main_sdram_bankmachine0_req_rdata_valid[512];
    static CData/*0:0*/ __Vtable6___PVT__main_sdram_bankmachine0_refresh_gnt[16];
    static CData/*0:0*/ __Vtable7___PVT__main_sdram_bankmachine0_row_open[16];
    static CData/*0:0*/ __Vtable8___PVT__main_sdram_bankmachine0_row_close[8];
    static CData/*0:0*/ __Vtable9___PVT__main_sdram_bankmachine0_row_col_n_addr_sel[16];
    static CData/*0:0*/ __Vtable10___PVT__main_sdram_bankmachine0_cmd_payload_cas[128];
    static CData/*0:0*/ __Vtable11___PVT__main_sdram_bankmachine0_cmd_payload_ras[64];
    static CData/*0:0*/ __Vtable12___PVT__main_sdram_bankmachine1_req_rdata_valid[512];
    static CData/*0:0*/ __Vtable13___PVT__main_sdram_bankmachine1_refresh_gnt[16];
    static CData/*0:0*/ __Vtable14___PVT__main_sdram_bankmachine1_row_open[16];
    static CData/*0:0*/ __Vtable15___PVT__main_sdram_bankmachine1_row_close[8];
    static CData/*0:0*/ __Vtable16___PVT__main_sdram_bankmachine1_row_col_n_addr_sel[16];
    static CData/*0:0*/ __Vtable17___PVT__main_sdram_bankmachine1_cmd_payload_cas[128];
    static CData/*0:0*/ __Vtable18___PVT__main_sdram_bankmachine1_cmd_payload_ras[64];
    static CData/*0:0*/ __Vtable19___PVT__main_sdram_bankmachine1_cmd_payload_is_cmd[64];
    static CData/*0:0*/ __Vtable20___PVT__main_sdram_bankmachine1_cmd_payload_is_read[256];
    static CData/*0:0*/ __Vtable21___PVT__main_sdram_bankmachine1_cmd_payload_is_write[256];
    static CData/*0:0*/ __Vtable22___PVT__main_sdram_bankmachine1_req_wdata_ready[512];
    static CData/*0:0*/ __Vtable23___PVT__main_sdram_bankmachine2_row_close[8];
    static CData/*0:0*/ __Vtable24___PVT__main_sdram_bankmachine2_row_col_n_addr_sel[16];
    static CData/*0:0*/ __Vtable25___PVT__main_sdram_bankmachine2_cmd_payload_cas[128];
    static CData/*0:0*/ __Vtable26___PVT__main_sdram_bankmachine2_cmd_payload_ras[64];
    static CData/*0:0*/ __Vtable27___PVT__main_sdram_bankmachine2_cmd_payload_is_cmd[64];
    static CData/*0:0*/ __Vtable28___PVT__main_sdram_bankmachine2_cmd_payload_is_read[256];
    static CData/*0:0*/ __Vtable29___PVT__main_sdram_bankmachine2_cmd_payload_is_write[256];
    static CData/*0:0*/ __Vtable30___PVT__main_sdram_bankmachine2_req_wdata_ready[512];
    static CData/*0:0*/ __Vtable31___PVT__main_sdram_bankmachine2_req_rdata_valid[512];
    static CData/*0:0*/ __Vtable32___PVT__main_sdram_bankmachine2_refresh_gnt[16];
    static CData/*0:0*/ __Vtable33___PVT__main_sdram_bankmachine2_row_open[16];
    static CData/*0:0*/ __Vtable34___PVT__main_sdram_bankmachine3_cmd_payload_cas[128];
    static CData/*0:0*/ __Vtable35___PVT__main_sdram_bankmachine3_cmd_payload_ras[64];
    static CData/*0:0*/ __Vtable36___PVT__main_sdram_bankmachine3_cmd_payload_is_cmd[64];
    static CData/*0:0*/ __Vtable37___PVT__main_sdram_bankmachine3_cmd_payload_is_read[256];
    static CData/*0:0*/ __Vtable38___PVT__main_sdram_bankmachine3_cmd_payload_is_write[256];
    static CData/*0:0*/ __Vtable39___PVT__main_sdram_bankmachine3_req_wdata_ready[512];
    static CData/*0:0*/ __Vtable40___PVT__main_sdram_bankmachine3_req_rdata_valid[512];
    static CData/*0:0*/ __Vtable41___PVT__main_sdram_bankmachine3_refresh_gnt[16];
    static CData/*0:0*/ __Vtable42___PVT__main_sdram_bankmachine3_row_open[16];
    static CData/*0:0*/ __Vtable43___PVT__main_sdram_bankmachine3_row_close[8];
    static CData/*0:0*/ __Vtable44___PVT__main_sdram_bankmachine3_row_col_n_addr_sel[16];
    static CData/*0:0*/ __Vtable45___PVT__main_sdram_choose_req_want_reads[8];
    static CData/*0:0*/ __Vtable46___PVT__main_sdram_choose_req_cmd_ready[256];
    static CData/*1:0*/ __Vtable47___PVT__main_sdram_steerer_sel[8];
    static CData/*0:0*/ __Vtable48___PVT__main_sdram_en0[8];
    static CData/*0:0*/ __Vtable49___PVT__builder_rhs_array_muxed0[64];
    static CData/*0:0*/ __Vtable50___PVT__builder_rhs_array_muxed6[64];
    
    // INTERNAL VARIABLES
  private:
    Vsim__Syms* __VlSymsp;  // Symbol table
  public:
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vsim_sim);  ///< Copying not allowed
  public:
    Vsim_sim(const char* name = "TOP");
    ~Vsim_sim();
    
    // INTERNAL METHODS
    void __Vconfigure(Vsim__Syms* symsp, bool first);
    static void _combo__TOP__sim__56(Vsim__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
    void _ctor_var_reset_1() VL_ATTR_COLD;
  public:
    static void _initial__TOP__sim__1(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__sim__2(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__sim__3(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__sim__4(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__sim__5(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _sequent__TOP__sim__27(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__28(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__29(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__30(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__31(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__32(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__33(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__34(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__35(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__36(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__37(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__38(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__39(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__40(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__41(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__42(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__43(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__44(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__45(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__46(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__47(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__48(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__49(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__50(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__51(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__52(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__53(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__54(Vsim__Syms* __restrict vlSymsp);
    static void _sequent__TOP__sim__55(Vsim__Syms* __restrict vlSymsp);
    static void _settle__TOP__sim__10(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__11(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__12(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__13(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__14(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__15(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__16(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__17(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__18(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__19(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__20(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__21(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__6(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__7(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__8(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__sim__9(Vsim__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void traceInit(VerilatedVcd* vcdp, void* userthis, uint32_t code);
    static void traceFull(VerilatedVcd* vcdp, void* userthis, uint32_t code);
    static void traceChg(VerilatedVcd* vcdp, void* userthis, uint32_t code);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
