
                         Lattice Mapping Report File

Design:  aes
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Tue Nov  5 11:58:46 2024

Design Information
------------------

Command line:   map -pdc C:/Users/Marina/OneDrive/Documents/Marina/College/Micro
     Ps/E155-lab7/fpga/radiant project/lab7_better/pin_map.pdc -i
     lab7_better_lab7_better_syn.udb -o lab7_better_lab7_better_map.udb -mp
     lab7_better_lab7_better.mrp -hierrpt -gui -msgset C:/Users/Marina/OneDrive/
     Documents/Marina/College/MicroPs/E155-lab7/fpga/radiant
     project/lab7_better/promote.xml

Design Summary
--------------

   Number of slice registers: 786 out of  5280 (15%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           1499 out of  5280 (28%)
      Number of logic LUT4s:             1103
      Number of inserted feedthru LUT4s: 385
      Number of replicated LUT4s:          1
      Number of ripple logic:              5 (10 LUT4s)
   Number of IO sites used:   9 out of 39 (23%)
      Number of IO sites used for general PIO: 9
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 9 out of 36 (25%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 9 out of 39 (23%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             20 out of 30 (67%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk: 418 loads, 418 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
      Net sck_c: 385 loads, 383 rising, 2 falling (Driver: Port sck)
   Number of Clock Enables:  3
      Net VCC_net: 61 loads, 0 SLICEs
      Net core.n1942: 128 loads, 128 SLICEs
      Net core.cool_controller.n2191: 128 loads, 128 SLICEs
   Number of LSRs:  3
      Pin load: 5 loads, 5 SLICEs (Net: load_c)

                                    Page 1





Design Summary (cont)
---------------------
      Net core.cool_controller.n587: 5 loads, 5 SLICEs
      Net core.cool_controller.n1781: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net core.sben: 213 loads
      Net load_c: 140 loads
      Net core.cool_controller.round[3]: 136 loads
      Net core.cool_controller.expand.n3700: 130 loads
      Net core.n604: 129 loads
      Net core.cool_controller.n2191: 128 loads
      Net core.n1942: 128 loads
      Net core.n8: 128 loads
      Net spi.wasdone: 128 loads
      Net VCC_net: 63 loads





   Number of warnings:  4
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/Marina/OneDrive/Documents/Marina/College/Micro
     Ps/E155-lab7/fpga/radiant project/lab7_better/pin_map.pdc (5) : No port
     matched 'clk'.
WARNING <1027013> - map: No port matched 'clk'.
WARNING <1026001> - map: C:/Users/Marina/OneDrive/Documents/Marina/College/Micro
     Ps/E155-lab7/fpga/radiant project/lab7_better/pin_map.pdc (5) : Can't
     resolve object 'clk' in constraint 'ldc_set_port -iobuf {PULLMODE=100K}
     [get_ports clk]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {PULLMODE=100K} [get_ports clk]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debug_state[0]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debug_state[1]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debug_state[2]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debug_state[3]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block spi/i10_1_lut was optimized away.
Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC
Instance Name: spi/key_i0
         Type: IOLOGIC
Instance Name: core/sb/word3/b3/encodedtext_0__I_0
         Type: EBR
Instance Name: core/sb/word3/b2/encodedtext_8__I_0
         Type: EBR
Instance Name: core/sb/word3/b1/encodedtext_16__I_0
         Type: EBR
Instance Name: core/sb/word3/b0/encodedtext_24__I_0
         Type: EBR
Instance Name: core/sb/word2/b3/encodedtext_32__I_0
         Type: EBR
Instance Name: core/sb/word2/b2/encodedtext_40__I_0
         Type: EBR
Instance Name: core/sb/word2/b1/encodedtext_48__I_0
         Type: EBR
Instance Name: core/sb/word2/b0/encodedtext_56__I_0
         Type: EBR
Instance Name: core/sb/word1/b3/encodedtext_64__I_0
         Type: EBR
Instance Name: core/sb/word1/b2/encodedtext_72__I_0
         Type: EBR
Instance Name: core/sb/word1/b1/encodedtext_80__I_0
         Type: EBR
Instance Name: core/sb/word1/b0/encodedtext_88__I_0
         Type: EBR
Instance Name: core/sb/word0/b3/encodedtext_96__I_0
         Type: EBR
Instance Name: core/sb/word0/b2/encodedtext_104__I_0
         Type: EBR
Instance Name: core/sb/word0/b1/encodedtext_112__I_0
         Type: EBR

                                    Page 3





ASIC Components (cont)
----------------------
Instance Name: core/sb/word0/b0/encodedtext_120__I_0
         Type: EBR
Instance Name: core/cool_controller/expand/rsb/b3/prevkey_24__I_0
         Type: EBR
Instance Name: core/cool_controller/expand/rsb/b2/prevkey_0__I_0
         Type: EBR
Instance Name: core/cool_controller/expand/rsb/b1/prevkey_8__I_0
         Type: EBR
Instance Name: core/cool_controller/expand/rsb/b0/prevkey_16__I_0
         Type: EBR

Constraint Summary
------------------

   Total number of constraints: 14
   Total number of constraints dropped: 1
   Dropped constraint is:
     ldc_set_port -iobuf {PULLMODE=100K} [get_ports clk]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 90 MB
Checksum -- map: 4611b8cc9f78e7b42156782a9f4d63edfbdfd8eb
































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
