
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
Options:	-stylus 
Date:		Sat Apr 22 22:58:27 2023
Host:		student06.cse.nd.edu (x86_64 w/Linux 3.10.0-1160.11.1.el7.x86_64) (4cores*8cpus*Quad-Core AMD Opteron(tm) Processor 2356 512KB)
OS:		Red Hat Enterprise Linux Server release 7.7 (Maipo)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOAX-1142):	Current Innovus hierarchy has cds.lib plug-in installed and both cds.lib & lib.defs files are present in the current directory. The cds.lib file will be used. The lib.defs file will be ignored and it will not be updated.

***************************************************************************************
INFO:    You have enabled the Common UI that has been internally qualified at Cadence but
         has only limited customer testing. You are encouraged to work with Cadence directly
         to qualify your usage and make sure it meets your needs before deploying it widely.
***************************************************************************************

Create and set the environment variable TMPDIR to /tmp/innovus_temp_22292_student06.cse.nd.edu_dgarci23_UWXjmG.

Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

[INFO] Loading PVS 16.15 fill procedures
@[DEV]innovus 1> set_db init_power_nets VDD
set_db init_ground_nets VSS

Loading LEF file muddlib.lef ...
**WARN: (IMPLF-105):	The layer 'poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 240.

viaInitial starts at Sat Apr 22 23:00:23 2023
viaInitial ends at Sat Apr 22 23:00:23 2023
#% Begin Load netlist data ... (date=04/22 23:00:23, mem=496.0M)
*** Begin netlist parsing (mem=546.7M) ***
Created 0 new cells from 0 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'outputs_Apr22-22:49:46/controller_m.v'

*** Memory Usage v#1 (Current mem = 549.660M, initial mem = 187.883M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=549.7M) ***
#% End Load netlist data ... (date=04/22 23:00:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=499.1M, current mem=499.1M)
set_current_design {}
Top level cell is controller.
Hooked 0 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell controller ...
*** Netlist is unique.
** info: there are 20 modules.
** info: there are 108 stdCell insts.

*** Memory Usage v#1 (Current mem = 575.332M, initial mem = 187.883M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
eval_legacy { setLibraryUnit -time none -internal }
set_io_flow_flag 0
create_floorplan -core_density_size 1.0 0.7 0 0 0 0 -flip f
**WARN: (IMPFP-3961):	The techSite 'dbl_core' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Extraction setup Started 
gui_fit
get_io_flow_flag
set_io_flow_flag 0
create_floorplan -site core -core_density_size 0.788979336255 0.699884 30 30 30 30
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :31.2
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :31.2
Adjusting core size to PlacementGrid : width :280.8 height : 162
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
gui_set_tool select
get_io_flow_flag
gui_fit
get_io_flow_flag
write_db controller_floorplan.enc
#% Begin write_db save design ... (date=04/22 23:04:10, mem=656.6M)
% Begin Save netlist data ... (date=04/22 23:04:10, mem=657.6M)
Writing Binary DB to controller_floorplan.enc/controller.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/22 23:04:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=657.8M, current mem=657.8M)
% Begin Save AAE data ... (date=04/22 23:04:10, mem=657.8M)
Saving AAE Data ...
% End Save AAE data ... (date=04/22 23:04:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=657.8M, current mem=657.8M)
% Begin Save clock tree data ... (date=04/22 23:04:10, mem=657.9M)
% End Save clock tree data ... (date=04/22 23:04:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=657.9M, current mem=657.9M)
Saving preference file controller_floorplan.enc/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=04/22 23:04:11, mem=659.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/22 23:04:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=659.9M, current mem=659.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/22 23:04:11, mem=660.0M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=04/22 23:04:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=660.1M, current mem=660.1M)
% Begin Save routing data ... (date=04/22 23:04:11, mem=660.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=756.1M) ***
% End Save routing data ... (date=04/22 23:04:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=661.2M, current mem=661.2M)
Saving property file controller_floorplan.enc/controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=756.1M) ***
% Begin Save power constraints data ... (date=04/22 23:04:11, mem=663.5M)
% End Save power constraints data ... (date=04/22 23:04:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=663.6M, current mem=663.6M)
Generated self-contained design controller_floorplan.enc
#% End write_db save design ... (date=04/22 23:04:11, total cpu=0:00:01.2, real=0:00:01.0, peak res=664.4M, current mem=664.4M)
*** Message Summary: 0 warning(s), 0 error(s)


@[DEV]innovus 1> ls
@[DEV]innovus 2> cd ..
@[DEV]innovus 3> ls
@[DEV]innovus 4> cd mips8/
@[DEV]innovus 5> ls
@[DEV]innovus 6> create_pg_pin -name VDD -net VDD
create_pg_pin -name VSS -net VSS
create_pg_pin -name VSS -net VSS
connect_global_net VDD -type pgpin -pin vdd! -all
@[DEV]innovus 7> connect_global_net VSS -type pgpin -pin gnd! -all
@[DEV]innovus 8> set_db place_global_place_io_pins true
1 true
@[DEV]innovus 9> The ring targets are set to core/block ring wires.
add_rings command will consider rows while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will ignore shorts while creating rings.
add_rings -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 9.9 bottom 9.9 left 9.9 right 9.9} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corners {lt } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
route_special -connect {block_pin pad_pin pad_ring core_pin floating_stripe} -layer_change_range { metal1(1) metal3(3) } -block_pin_target {nearest_target} -pad_pin_port_connect {all_port one_geom} -pad_pin_target {nearest_target} -core_pin_target {first_after_row_end} -floating_stripe_target {block_ring pad_ring ring stripe ring_pin block_pin followpin} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal3(3) } -nets { VDD VSS } -allow_layer_change 1 -block_pin use_lef -target_via_layer_range { metal1(1) metal3(3) }
*** Begin SPECIAL ROUTE on Sat Apr 22 23:08:46 2023 ***
SPECIAL ROUTE ran on directory: /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8
SPECIAL ROUTE ran on machine: student06.cse.nd.edu (Linux 3.10.0-1160.11.1.el7.x86_64 Opteron 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 3
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 3
srouteTopTargetLayerLimit set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1543.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 19 macros, 14 used
Read in 14 components
  14 core components: 14 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 35 logical pins
Read in 33 nets
Read in 2 special nets, 2 routed
Read in 30 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 14
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 7
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1550.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 21 wires.
ViaGen created 14 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       21       |       NA       |
|   via  |       14       |        0       |
+--------+----------------+----------------+
gui_select -point {-37.870 110.890}
get_multi_cpu_usage -local_cpu
eval_legacy { report_message -start_cmd }
get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
**WARN: (IMPSP-9513):	Timing constraint file does not exist
**WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
*** Starting place_design default flow ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=809.4M)" ...
No user setting net weight.
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=108 (0 fixed + 108 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=126 #term=369 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=35
stdCell: 108 single + 0 double + 0 multi
Total standard cell length = 1.1736 (mm), area = 0.0317 (mm^2)
Estimated cell power/ground rail width = 2.950 um
Average module density = 0.724.
Density for the design = 0.724.
       = stdcell_area 489 sites (31687 um^2) / alloc_area 675 sites (43740 um^2).
Pin Density = 0.5256.
            = total # of pins 369 / total area 702.
=== lastAutoLevel = 4 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.346e-12 (1.35e-12 0.00e+00)
              Est.  stn bbox = 1.413e-12 (1.41e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 817.4M
Iteration  2: Total net bbox = 1.346e-12 (1.35e-12 0.00e+00)
              Est.  stn bbox = 1.413e-12 (1.41e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 817.4M
Iteration  3: Total net bbox = 1.010e+01 (7.48e+00 2.62e+00)
              Est.  stn bbox = 1.092e+01 (8.11e+00 2.81e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 817.4M
Iteration  4: Total net bbox = 5.180e+03 (3.55e+03 1.63e+03)
              Est.  stn bbox = 5.602e+03 (3.84e+03 1.76e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 817.4M
Iteration  5: Total net bbox = 6.028e+03 (3.14e+03 2.88e+03)
              Est.  stn bbox = 6.513e+03 (3.41e+03 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 817.4M
Iteration  6: Total net bbox = 8.297e+03 (4.12e+03 4.18e+03)
              Est.  stn bbox = 8.884e+03 (4.42e+03 4.47e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 817.4M
*** cost = 8.297e+03 (4.12e+03 4.18e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
reorder_scan
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:01:14 mem=817.4M) ***
Total net bbox length = 8.481e+03 (4.157e+03 4.324e+03) (ext = 2.339e+03)
Density distribution unevenness ratio = 3.419%
Move report: Detail placement moves 108 insts, mean move: 11.98 um, max move: 32.14 um
	Max move on inst (g1805__7344): (187.69, 66.75) --> (172.80, 84.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 817.4MB
Summary Report:
Instances move: 108 (out of 108 movable)
Instances flipped: 0
Mean displacement: 11.98 um
Max displacement: 32.14 um (Instance: g1805__7344) (187.69, 66.75) -> (172.8, 84)
	Length: 4 sites, height: 1 rows, site name: core, cell type: and2_1x
Total net bbox length = 8.471e+03 (3.999e+03 4.472e+03) (ext = 2.274e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 817.4MB
*** Finished place_detail (0:01:14 mem=817.4M) ***
*** End of Placement (cpu=0:00:00.2, real=0:00:01.0, mem=817.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 1.374%
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_advanced_url_endpoint -obj_type root }
eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_summary_metrics -obj_type root }
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
set_db flow_schedule {}
set_db flow_metrics_snapshot_uuid 522c891d
eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_advanced_url_endpoint -obj_type root }
eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_summary_metrics -obj_type root }
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
set_db flow_schedule {}
set_db flow_metrics_snapshot_uuid 522c891e
get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
place_fix_congestion
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=354 numPGBlocks=26 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=126  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 126 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=180  L2=240  L3=300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 126 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.35% V. EstWL: 8.586000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 334
[NR-eGR] Layer2(metal2)(V) length: 5.319450e+03um, number of vias: 554
[NR-eGR] Layer3(metal3)(H) length: 5.239200e+03um, number of vias: 0
[NR-eGR] Total length: 1.055865e+04um, number of vias: 888
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing place_design default flow ***
puts {***** Total cpu  0:0:1}
***** Total cpu  0:0:1
puts {***** Total real time  0:0:1}
***** Total real time  0:0:1
**place_design ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 845.5M **
eval_legacy { report_message -end_cmd }

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9513           1  Timing constraint file does not exist    
WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 4 warning(s), 0 error(s)

eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_advanced_url_endpoint -obj_type root }
eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_summary_metrics -obj_type root }
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
set_db flow_schedule {}
set_db flow_metrics_snapshot_uuid 522c891a
eval_legacy { is_attribute metric_category_default -obj_type root }
eval_legacy { is_attribute metric_category_tcl -obj_type root }
eval_legacy { is_attribute metric_capture_design_image -obj_type root }
UM: Capturing floorplan image ...
eval_legacy { is_attribute -obj_type root flow_run_tag }
eval_legacy { is_attribute flow_template_feature_definition -obj_type root }
eval_legacy { is_attribute flow_template_type -obj_type root }
report_messages -errors
eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_advanced_url_endpoint -obj_type root }
eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_advanced_url_endpoint -obj_type root }
eval_legacy { is_attribute metric_current_run_id -obj_type root }
eval_legacy { is_attribute metric_advanced_url_endpoint -obj_type root }
eval_legacy { is_attribute metric_summary_metrics -obj_type root }
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          74.7            653                                      place_design
set_db flow_schedule {}
set_db flow_metrics_snapshot_uuid 522cb68a
gui_set_draw_view place
get_multi_cpu_usage -local_cpu
get_multi_cpu_usage -cpu_per_remote_host
get_multi_cpu_usage -remote_host
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Running Native NanoRoute ...
route_design -global_detail -via_opt -wire_opt
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.23 (MB), peak = 718.23 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=846.9M, init mem=846.9M)
*info: Placed = 108           
*info: Unplaced = 0           
Placement Density:69.66%(31687/45490)
Placement Density (including fixed std cells):69.66%(31687/45490)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=846.9M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=846.9M) ***

route_global_detail

#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#Start route_global_detail on Sat Apr 22 23:10:34 2023
#
#NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
#Start routing data preparation on Sat Apr 22 23:10:34 2023
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.52 (MB), peak = 759.84 (MB)
#Merging special wires...
#
#Finished routing data preparation on Sat Apr 22 23:10:34 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.84 (MB)
#Total memory = 726.64 (MB)
#Peak memory = 759.84 (MB)
#
#
#Start global routing on Sat Apr 22 23:10:34 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Apr 22 23:10:34 2023
#
#Start routing resource analysis on Sat Apr 22 23:10:34 2023
#
#Routing resource analysis is done on Sat Apr 22 23:10:34 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H          74           0          35    54.29%
#  metal2         V         121          22          35     0.00%
#  metal3         H          74           0          35     0.00%
#  --------------------------------------------------------------
#  Total                    269       5.13%         105    18.10%
#
#
#
#
#Global routing data preparation is done on Sat Apr 22 23:10:34 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.86 (MB), peak = 759.84 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.88 (MB), peak = 759.84 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.47 (MB), peak = 759.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.66 (MB), peak = 759.84 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.80 (MB), peak = 759.84 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.81 (MB), peak = 759.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 126.
#Total number of nets in the design = 130.
#
#126 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             126  
#-----------------------------
#        Total             126  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             126  
#-----------------------------
#        Total             126  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        4(11.4%)   (11.4%)
#  metal3        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(4.04%)   (4.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 4.04% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 7788 um.
#Total half perimeter of net bounding box = 10102 um.
#Total wire length on LAYER metal1 = 96 um.
#Total wire length on LAYER metal2 = 3227 um.
#Total wire length on LAYER metal3 = 4465 um.
#Total number of vias = 284
#Up-Via Summary (total 284):
#           
#-----------------------
# metal1             72
# metal2            211
#-----------------------
#                   284 
#
#Max overcon = 1 tracks.
#Total overcon = 4.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.62 (MB)
#Total memory = 728.31 (MB)
#Peak memory = 759.84 (MB)
#
#Finished global routing on Sat Apr 22 23:10:34 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.64 (MB), peak = 759.84 (MB)
#Start Track Assignment.
#Done with 89 horizontal wires in 1 hboxes and 69 vertical wires in 1 hboxes.
#Done with 31 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1        69.00 	 50.00%  	  0.00% 	 50.00%
# metal2      2773.80 	  0.10%  	  0.00% 	  0.00%
# metal3      4224.30 	  0.28%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        7067.10  	  0.70% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 7985 um.
#Total half perimeter of net bounding box = 10102 um.
#Total wire length on LAYER metal1 = 67 um.
#Total wire length on LAYER metal2 = 3340 um.
#Total wire length on LAYER metal3 = 4578 um.
#Total number of vias = 284
#Up-Via Summary (total 284):
#           
#-----------------------
# metal1             72
# metal2            211
#-----------------------
#                   284 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.54 (MB), peak = 759.84 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.02 (MB)
#Total memory = 727.76 (MB)
#Peak memory = 759.84 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.01 (MB), peak = 759.84 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.09 (MB), peak = 759.84 (MB)
#Complete Detail Routing.
#Total wire length = 9628 um.
#Total half perimeter of net bounding box = 10102 um.
#Total wire length on LAYER metal1 = 249 um.
#Total wire length on LAYER metal2 = 5332 um.
#Total wire length on LAYER metal3 = 4047 um.
#Total number of vias = 251
#Up-Via Summary (total 251):
#           
#-----------------------
# metal1             26
# metal2            225
#-----------------------
#                   251 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.98 (MB)
#Total memory = 731.75 (MB)
#Peak memory = 759.84 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.05 (MB), peak = 759.84 (MB)
#CELL_VIEW controller,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Apr 22 23:10:35 2023
#
#
#Start Post Route Wire Spread.
#Done with 21 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 9785 um.
#Total half perimeter of net bounding box = 10102 um.
#Total wire length on LAYER metal1 = 249 um.
#Total wire length on LAYER metal2 = 5378 um.
#Total wire length on LAYER metal3 = 4158 um.
#Total number of vias = 251
#Up-Via Summary (total 251):
#           
#-----------------------
# metal1             26
# metal2            225
#-----------------------
#                   251 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 743.06 (MB), peak = 759.84 (MB)
#CELL_VIEW controller,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.26 (MB), peak = 759.84 (MB)
#CELL_VIEW controller,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 9785 um.
#Total half perimeter of net bounding box = 10102 um.
#Total wire length on LAYER metal1 = 249 um.
#Total wire length on LAYER metal2 = 5378 um.
#Total wire length on LAYER metal3 = 4158 um.
#Total number of vias = 251
#Up-Via Summary (total 251):
#           
#-----------------------
# metal1             26
# metal2            225
#-----------------------
#                   251 
#
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.26 (MB), peak = 759.84 (MB)
#Complete Detail Routing.
#Total wire length = 9785 um.
#Total half perimeter of net bounding box = 10102 um.
#Total wire length on LAYER metal1 = 249 um.
#Total wire length on LAYER metal2 = 5378 um.
#Total wire length on LAYER metal3 = 4158 um.
#Total number of vias = 251
#Up-Via Summary (total 251):
#           
#-----------------------
# metal1             26
# metal2            225
#-----------------------
#                   251 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.49 (MB), peak = 759.84 (MB)
#
#Total wire length = 9785 um.
#Total half perimeter of net bounding box = 10102 um.
#Total wire length on LAYER metal1 = 249 um.
#Total wire length on LAYER metal2 = 5378 um.
#Total wire length on LAYER metal3 = 4158 um.
#Total number of vias = 251
#Up-Via Summary (total 251):
#           
#-----------------------
# metal1             26
# metal2            225
#-----------------------
#                   251 
#
#Total number of DRC violations = 0
#
#route_detail Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.98 (MB)
#Total memory = 731.75 (MB)
#Peak memory = 759.84 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 22.76 (MB)
#Total memory = 741.39 (MB)
#Peak memory = 759.84 (MB)
#Number of warnings = 8
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sat Apr 22 23:10:35 2023
#

route_detail

#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#Start route_detail on Sat Apr 22 23:10:35 2023
#
#NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
#Start routing data preparation on Sat Apr 22 23:10:35 2023
#
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 745.86 (MB), peak = 759.84 (MB)
#Merging special wires...
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.64 (MB), peak = 759.84 (MB)
#Complete Detail Routing.
#Total wire length = 9785 um.
#Total half perimeter of net bounding box = 10102 um.
#Total wire length on LAYER metal1 = 249 um.
#Total wire length on LAYER metal2 = 5378 um.
#Total wire length on LAYER metal3 = 4158 um.
#Total number of vias = 251
#Up-Via Summary (total 251):
#           
#-----------------------
# metal1             26
# metal2            225
#-----------------------
#                   251 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 745.87 (MB)
#Peak memory = 759.84 (MB)
#
#route_detail statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.91 (MB)
#Total memory = 745.38 (MB)
#Peak memory = 759.84 (MB)
#Number of warnings = 0
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete route_detail on Sat Apr 22 23:10:35 2023
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          6.08             75                                      route_design
#route_design: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 745.38 (MB), peak = 759.84 (MB)
add_fillers -base_cells fill_1_wide -prefix FILLER
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 213 filler insts (cell fill_1_wide / prefix FILLER).
*INFO: Total 213 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 213 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
opt_design -post_route
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
AAE DB initialization (MEM=1011.76 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: controller
# Design Mode: 90nm
# Analysis Mode: Non-MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'controller' of instances=321 and nets=130 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design controller.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1011.762M)
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
Start delay calculation (fullDC) (1 T). (MEM=1026.79)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 126
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 130,  96.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1299.39 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1204.02 CPU=0:00:00.6 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1204.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**WARN: (EMS-27):	Message (IMPCTE-348) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1204.0M)
Starting SI iteration 2
Calculate delays in BcWc mode...
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
Start delay calculation (fullDC) (1 T). (MEM=1204.02)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 126
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 130,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1172.02 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1172.02 CPU=0:00:00.1 REAL=0:00:00.0)
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
**WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
**DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.12/main/lnx86_64_opt/17.12-s095_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
Total number of combinational cells: 0
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers:
Total number of usable buffers: 0
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters:
Total number of usable inverters: 0
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.12/main/lnx86_64_opt/17.12-s095_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
**DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.12/main/lnx86_64_opt/17.12-s095_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
**DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.12/main/lnx86_64_opt/17.12-s095_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
**DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.12/main/lnx86_64_opt/17.12-s095_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
**DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.12/main/lnx86_64_opt/17.12-s095_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 887.3M, totSessionCpu=0:01:31 **
#Created 20 library cell signatures
#Created 130 NETS and 0 SPECIALNETS signatures
#Created 321 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.46 (MB), peak = 906.59 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.61 (MB), peak = 906.59 (MB)
Begin checking placement ... (start mem=1116.7M, init mem=1116.7M)
*info: Placed = 321           
*info: Unplaced = 0           
Placement Density:100.00%(45490/45490)
Placement Density (including fixed std cells):100.00%(45490/45490)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1116.7M)
**ERROR: (IMPOPT-6029):	Timing Library is not loaded yet     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         10.11            127                                      opt_design_postroute
Info: Destroy the CCOpt slew target map.

get_multi_cpu_usage -local_cpu
check_drc
#-report controller.drc.rpt              # string, default="", user setting
 *** Starting Verify DRC (MEM: 1116.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 343.200 222.000} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 1.0M) ***

check_connectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Apr 22 23:13:11 2023

Design Name: controller
Database Units: 100
Design Boundary: (0.0000, 0.0000) (343.2000, 222.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Apr 22 23:13:11 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

write_db controller_floorplan.enc
#% Begin write_db save design ... (date=04/22 23:13:26, mem=892.3M)
% Begin Save netlist data ... (date=04/22 23:13:26, mem=892.4M)
Writing Binary DB to controller_floorplan.enc.tmp/controller.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/22 23:13:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.4M, current mem=896.4M)
% Begin Save AAE data ... (date=04/22 23:13:26, mem=896.4M)
Saving AAE Data ...
% End Save AAE data ... (date=04/22 23:13:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.4M, current mem=896.4M)
% Begin Save clock tree data ... (date=04/22 23:13:26, mem=896.4M)
% End Save clock tree data ... (date=04/22 23:13:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.4M, current mem=896.4M)
Saving preference file controller_floorplan.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=04/22 23:13:27, mem=899.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/22 23:13:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.1M, current mem=899.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/22 23:13:27, mem=899.1M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=04/22 23:13:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.1M, current mem=899.1M)
% Begin Save routing data ... (date=04/22 23:13:27, mem=899.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1126.8M) ***
% End Save routing data ... (date=04/22 23:13:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.2M, current mem=899.2M)
Saving property file controller_floorplan.enc.tmp/controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1126.8M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=04/22 23:13:27, mem=899.2M)
% End Save power constraints data ... (date=04/22 23:13:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.2M, current mem=899.2M)
Generated self-contained design controller_floorplan.enc.tmp
#% End write_db save design ... (date=04/22 23:13:27, total cpu=0:00:01.2, real=0:00:01.0, peak res=899.2M, current mem=895.8M)
*** Message Summary: 0 warning(s), 0 error(s)

global dbgLefDefOutVersion
set_db write_def_lef_out_version 5.8
write_def -floorplan -netlist -routing controller.def
Writing DEF file 'controller.def', current time is Sat Apr 22 23:13:55 2023 ...
unitPerMicron=100, dbgMicronPerDBU=0.010000, unitPerDBU=1.000000
DEF file 'controller.def' is written, current time is Sat Apr 22 23:13:55 2023 ...
set_db write_def_lef_out_version 5.8

*** Memory Usage v#1 (Current mem = 1132.809M, initial mem = 187.883M) ***
*** Message Summary: 29 warning(s), 255 error(s)

--- Ending "Innovus" (totcpu=0:01:55, real=0:16:46, mem=1132.8M) ---
