PPA Report for conditional_regfile.v (Module: conditional_regfile)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 367
FF Count: 512
IO Count: 108
Cell Count: 1247

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 330.69 MHz
End-to-End Path Delay: 5.241 ns
Reg-to-Reg Critical Path Delay: 2.843 ns

POWER METRICS:
-------------
Total Power Consumption: 0.487 W
