//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Sep 21 19:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_35
.address_size 64

	.file	1 "/tmp/tmpxft_00007ca1_00000000-9_gaussblur.w2c.cpp3.i"
	.file	2 "/opt/cuda/5.0/bin/../include/cuda_device_runtime_api.h"
	.file	3 "/home/rengan/openacc/uh_libopenacc/benchmarks/gaussblur/gaussblur.w2c.cu"

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 66 3
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 71 3
	ret;
}

.visible .entry __accrg_gaussblur_1_1(
	.param .u32 __accrg_gaussblur_1_1_param_0,
	.param .u32 __accrg_gaussblur_1_1_param_1,
	.param .f64 __accrg_gaussblur_1_1_param_2,
	.param .u64 __accrg_gaussblur_1_1_param_3,
	.param .f64 __accrg_gaussblur_1_1_param_4,
	.param .f64 __accrg_gaussblur_1_1_param_5,
	.param .f64 __accrg_gaussblur_1_1_param_6,
	.param .f64 __accrg_gaussblur_1_1_param_7,
	.param .f64 __accrg_gaussblur_1_1_param_8,
	.param .f64 __accrg_gaussblur_1_1_param_9,
	.param .u64 __accrg_gaussblur_1_1_param_10
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<61>;
	.reg .s64 	%rd<16>;
	.reg .f64 	%fd<64>;


	ld.param.u32 	%r14, [__accrg_gaussblur_1_1_param_0];
	ld.param.u32 	%r15, [__accrg_gaussblur_1_1_param_1];
	ld.param.f64 	%fd1, [__accrg_gaussblur_1_1_param_2];
	ld.param.u64 	%rd3, [__accrg_gaussblur_1_1_param_3];
	ld.param.f64 	%fd2, [__accrg_gaussblur_1_1_param_4];
	ld.param.f64 	%fd3, [__accrg_gaussblur_1_1_param_5];
	ld.param.f64 	%fd4, [__accrg_gaussblur_1_1_param_6];
	ld.param.f64 	%fd5, [__accrg_gaussblur_1_1_param_7];
	ld.param.f64 	%fd6, [__accrg_gaussblur_1_1_param_8];
	ld.param.f64 	%fd7, [__accrg_gaussblur_1_1_param_9];
	ld.param.u64 	%rd2, [__accrg_gaussblur_1_1_param_10];
	cvta.to.global.u64 	%rd1, %rd3;
	.loc 3 32 1
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %ctaid.x;
	.loc 3 33 1
	mov.u32 	%r18, %tid.y;
	mad.lo.s32 	%r59, %r16, %r17, %r18;
	.loc 3 34 1
	mov.u32 	%r19, %nctaid.x;
	mul.lo.s32 	%r2, %r19, %r16;
	.loc 3 35 1
	add.s32 	%r20, %r14, -2;
	setp.ge.s32 	%p1, %r59, %r20;
	@%p1 bra 	BB2_8;

	.loc 3 38 1
	add.s32 	%r3, %r15, -2;
	cvta.to.global.u64 	%rd4, %rd2;

BB2_2:
	.loc 3 37 1
	mov.u32 	%r60, %tid.x;
	.loc 3 38 1
	setp.ge.s32 	%p2, %r60, %r3;
	@%p2 bra 	BB2_7;

	.loc 3 42 1
	mul.lo.s32 	%r5, %r59, %r15;
	add.s32 	%r22, %r59, 1;
	mul.lo.s32 	%r6, %r22, %r15;
	add.s32 	%r23, %r59, -1;
	mul.lo.s32 	%r7, %r23, %r15;
	add.s32 	%r24, %r59, 2;
	mul.lo.s32 	%r8, %r24, %r15;
	add.s32 	%r25, %r59, -2;
	mul.lo.s32 	%r9, %r25, %r15;

BB2_4:
	.loc 3 40 1
	setp.gt.u32 	%p3, %r60, 1;
	setp.gt.u32 	%p4, %r59, 1;
	.loc 3 40 1
	and.pred  	%p5, %p4, %p3;
	@!%p5 bra 	BB2_6;
	bra.uni 	BB2_5;

BB2_5:
	.loc 3 42 1
	add.s32 	%r26, %r60, %r5;
	mul.wide.s32 	%rd5, %r26, 8;
	add.s64 	%rd6, %rd5, %rd1;
	ld.global.f64 	%fd8, [%rd6];
	mul.rn.f64 	%fd9, %fd8, %fd2;
	add.s32 	%r28, %r60, %r6;
	mul.wide.s32 	%rd7, %r28, 8;
	add.s64 	%rd8, %rd7, %rd1;
	add.s32 	%r29, %r60, %r7;
	mul.wide.s32 	%rd9, %r29, 8;
	add.s64 	%rd10, %rd9, %rd1;
	ld.global.f64 	%fd10, [%rd6+8];
	ld.global.f64 	%fd11, [%rd6+-8];
	add.rn.f64 	%fd12, %fd11, %fd10;
	ld.global.f64 	%fd13, [%rd10];
	add.rn.f64 	%fd14, %fd13, %fd12;
	ld.global.f64 	%fd15, [%rd8];
	add.rn.f64 	%fd16, %fd15, %fd14;
	mul.rn.f64 	%fd17, %fd16, %fd3;
	add.rn.f64 	%fd18, %fd9, %fd17;
	ld.global.f64 	%fd19, [%rd10+8];
	ld.global.f64 	%fd20, [%rd10+-8];
	add.rn.f64 	%fd21, %fd20, %fd19;
	ld.global.f64 	%fd22, [%rd8+-8];
	add.rn.f64 	%fd23, %fd22, %fd21;
	ld.global.f64 	%fd24, [%rd8+8];
	add.rn.f64 	%fd25, %fd24, %fd23;
	mul.rn.f64 	%fd26, %fd25, %fd4;
	add.rn.f64 	%fd27, %fd18, %fd26;
	add.s32 	%r38, %r60, %r8;
	mul.wide.s32 	%rd11, %r38, 8;
	add.s64 	%rd12, %rd11, %rd1;
	add.s32 	%r39, %r60, %r9;
	mul.wide.s32 	%rd13, %r39, 8;
	add.s64 	%rd14, %rd13, %rd1;
	ld.global.f64 	%fd28, [%rd6+16];
	ld.global.f64 	%fd29, [%rd6+-16];
	add.rn.f64 	%fd30, %fd29, %fd28;
	ld.global.f64 	%fd31, [%rd14];
	add.rn.f64 	%fd32, %fd31, %fd30;
	ld.global.f64 	%fd33, [%rd12];
	add.rn.f64 	%fd34, %fd33, %fd32;
	mul.rn.f64 	%fd35, %fd34, %fd5;
	add.rn.f64 	%fd36, %fd27, %fd35;
	ld.global.f64 	%fd37, [%rd10+-16];
	ld.global.f64 	%fd38, [%rd14+-8];
	add.rn.f64 	%fd39, %fd38, %fd37;
	ld.global.f64 	%fd40, [%rd14+8];
	add.rn.f64 	%fd41, %fd40, %fd39;
	ld.global.f64 	%fd42, [%rd10+16];
	add.rn.f64 	%fd43, %fd42, %fd41;
	ld.global.f64 	%fd44, [%rd8+-16];
	add.rn.f64 	%fd45, %fd44, %fd43;
	ld.global.f64 	%fd46, [%rd12+-8];
	add.rn.f64 	%fd47, %fd46, %fd45;
	ld.global.f64 	%fd48, [%rd12+8];
	add.rn.f64 	%fd49, %fd48, %fd47;
	ld.global.f64 	%fd50, [%rd8+16];
	add.rn.f64 	%fd51, %fd50, %fd49;
	mul.rn.f64 	%fd52, %fd51, %fd6;
	add.rn.f64 	%fd53, %fd36, %fd52;
	ld.global.f64 	%fd54, [%rd14+16];
	ld.global.f64 	%fd55, [%rd14+-16];
	add.rn.f64 	%fd56, %fd55, %fd54;
	ld.global.f64 	%fd57, [%rd12+-16];
	add.rn.f64 	%fd58, %fd57, %fd56;
	ld.global.f64 	%fd59, [%rd12+16];
	add.rn.f64 	%fd60, %fd59, %fd58;
	mul.rn.f64 	%fd61, %fd60, %fd7;
	add.rn.f64 	%fd62, %fd53, %fd61;
	mul.rn.f64 	%fd63, %fd62, %fd1;
	add.s64 	%rd15, %rd4, %rd5;
	st.global.f64 	[%rd15], %fd63;

BB2_6:
	.loc 3 44 1
	mov.u32 	%r57, %ntid.x;
	add.s32 	%r60, %r57, %r60;
	.loc 3 38 1
	setp.lt.s32 	%p6, %r60, %r3;
	@%p6 bra 	BB2_4;

BB2_7:
	.loc 3 46 1
	add.s32 	%r59, %r59, %r2;
	.loc 3 35 1
	setp.lt.s32 	%p7, %r59, %r20;
	@%p7 bra 	BB2_2;

BB2_8:
	.loc 3 48 2
	ret;
}


