############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
Implement a shift register with four D flops. Reset is active-low synchronous resettable.
RTL header:
module top_module (
	input clk,
	input resetn,
	input in,
	output out
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module (
    input clk,
    input resetn,
    input in,
    output out
);
    reg [3:0] shift_reg;

    always @(posedge clk) begin
        if (!resetn) begin
            shift_reg <= 4'b0000; // Reset the shift register
        end else begin
            shift_reg <= {shift_reg[2:0], in}; // Shift left and input new data
        end
    end

    assign out = shift_reg[3]; // Output the most significant bit

endmodule
```

