

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Sat Nov 30 13:37:43 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.900|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13857|  13857|  13857|  13857|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  13856|  13856|      1732|          -|          -|     8|    no    |
        | + Loop 1.1          |   1729|   1729|       247|          -|          -|     7|    no    |
        |  ++ Loop 1.1.1      |    245|    245|        35|          -|          -|     7|    no    |
        |   +++ Loop 1.1.1.1  |     32|     32|         4|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    290|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      28|     17|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     232|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     260|    435|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U50  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|     8|   13|     1|          104|
    |SeparableConv2D_2_w_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s  |        0|  15|  15|    64|   15|     1|          960|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  28|  17|    72|   28|     2|         1064|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |in_d_1_fu_311_p2       |     +    |      0|  0|  13|           4|           1|
    |next_mul2_fu_182_p2    |     +    |      0|  0|  15|           9|           6|
    |next_mul_fu_321_p2     |     +    |      0|  0|  15|           9|           6|
    |out_d_2_fu_194_p2      |     +    |      0|  0|  13|           4|           1|
    |out_h_2_fu_230_p2      |     +    |      0|  0|  12|           3|           1|
    |out_w_2_fu_268_p2      |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_327_p2         |     +    |      0|  0|  15|           9|           9|
    |tmp_24_fu_291_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp_26_fu_364_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_27_cast_fu_369_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_27_fu_336_p2       |     +    |      0|  0|  14|          10|          10|
    |tmp_29_fu_350_p2       |     +    |      0|  0|  15|           6|           6|
    |tmp_fu_282_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_s_fu_405_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp_22_fu_252_p2       |     -    |      0|  0|  15|           7|           7|
    |exitcond1_fu_262_p2    |   icmp   |      0|  0|   9|           3|           2|
    |exitcond2_fu_224_p2    |   icmp   |      0|  0|   9|           3|           2|
    |exitcond3_fu_188_p2    |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_305_p2     |   icmp   |      0|  0|  11|           4|           5|
    |p_tmp_s_fu_382_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 290|         143|         127|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|         11|    1|         11|
    |in_d_reg_156           |   9|          2|    4|          8|
    |out_d_reg_99           |   9|          2|    4|          8|
    |out_h_reg_121          |   9|          2|    3|          6|
    |out_w_reg_132          |   9|          2|    3|          6|
    |output_load_1_reg_143  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul1_reg_110       |   9|          2|    9|         18|
    |phi_mul_reg_167        |   9|          2|    9|         18|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 128|         28|   65|        155|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_2_b_5_reg_454  |  16|   0|   16|          0|
    |SeparableConv2D_2_w_3_reg_533  |  15|   0|   15|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |in_d_1_reg_503                 |   4|   0|    4|          0|
    |in_d_reg_156                   |   4|   0|    4|          0|
    |input_load_reg_528             |  16|   0|   16|          0|
    |next_mul2_reg_426              |   9|   0|    9|          0|
    |next_mul_reg_508               |   9|   0|    9|          0|
    |out_d_2_reg_434                |   4|   0|    4|          0|
    |out_d_reg_99                   |   4|   0|    4|          0|
    |out_h_2_reg_467                |   3|   0|    3|          0|
    |out_h_reg_121                  |   3|   0|    3|          0|
    |out_w_2_reg_485                |   3|   0|    3|          0|
    |out_w_reg_132                  |   3|   0|    3|          0|
    |output_addr_reg_495            |  14|   0|   14|          0|
    |output_load_1_reg_143          |  16|   0|   16|          0|
    |p_tmp_s_reg_523                |  15|   0|   15|          0|
    |phi_mul1_cast_reg_421          |   9|   0|   10|          1|
    |phi_mul1_reg_110               |   9|   0|    9|          0|
    |phi_mul_reg_167                |   9|   0|    9|          0|
    |tmp_11_reg_439                 |   3|   0|    3|          0|
    |tmp_19_reg_449                 |   3|   0|    6|          3|
    |tmp_22_cast_reg_477            |  10|   0|   10|          0|
    |tmp_22_reg_472                 |   7|   0|    7|          0|
    |tmp_23_cast4_reg_490           |   3|   0|    9|          6|
    |tmp_32_reg_538                 |  16|   0|   16|          0|
    |tmp_7_reg_459                  |  15|   0|   15|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 232|   0|  242|         10|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

