// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31_ram) {
        ram[0] = "0b10111111011100101111011111000100";
        ram[1] = "0b10111110110100110111100010000011";
        ram[2] = "0b00111111100001011101110101011100";
        ram[3] = "0b10111111000110000111100100101111";
        ram[4] = "0b00111101111101001010111101001110";
        ram[5] = "0b00111110011110011010101101111010";
        ram[6] = "0b10111111001000101000000001110001";
        ram[7] = "0b00111111000001010001011100101100";
        ram[8] = "0b10111111011001100100111100111110";
        ram[9] = "0b10111111011100111011101010000000";
        ram[10] = "0b00111101001001010100110111011101";
        ram[11] = "0b10111100001111001100100110111000";
        ram[12] = "0b10111111100010010110000101010011";
        ram[13] = "0b10111111011101110110011001011011";
        ram[14] = "0b10111110010100110010111110111110";
        ram[15] = "0b00111101011100111111111101000111";
        ram[16] = "0b10111101111100001111111011110110";
        ram[17] = "0b10111111010110011110010111101001";
        ram[18] = "0b00111101010110011000110000010111";
        ram[19] = "0b10111111010001011011001011111111";
        ram[20] = "0b00111111100101111100110000010011";
        ram[21] = "0b10111110100000000001100001100001";
        ram[22] = "0b10111111100001100110000010100010";
        ram[23] = "0b10111111000111100101111101100111";
        ram[24] = "0b00111111000000110000001000000001";
        ram[25] = "0b00111111000101011000111001101000";
        ram[26] = "0b10111111001100010110011000010100";
        ram[27] = "0b10111111000010101011001110010100";
        ram[28] = "0b00111110100000000101100111110010";
        ram[29] = "0b10111110100010111100111110111000";
        ram[30] = "0b10111111010100010111111011011000";
        ram[31] = "0b10111110001110001100010001101110";
        ram[32] = "0b00111101011010000111011110010100";
        ram[33] = "0b10111111000010011000010110100010";
        ram[34] = "0b00111110110100110010111111000101";
        ram[35] = "0b00111110000111100001000101011111";
        ram[36] = "0b10111111000100111011100000100010";
        ram[37] = "0b00111110111001000101000001101110";
        ram[38] = "0b00111100010100011010101010001010";
        ram[39] = "0b10111111000101101001001111000100";
        ram[40] = "0b00111110101110110000111001010010";
        ram[41] = "0b10111111000111111010111010011011";
        ram[42] = "0b10111101100001100001010010110011";
        ram[43] = "0b00111101000000010100001011100111";
        ram[44] = "0b00111100101000111100110100001010";
        ram[45] = "0b10111100101011110110111010001010";
        ram[46] = "0b10111110110100100010011000100100";
        ram[47] = "0b10111101110110110100110000100110";
        ram[48] = "0b10111101101001100011001101001110";
        ram[49] = "0b10111110100011100001001001110001";
        ram[50] = "0b00111110101000110001110110011011";
        ram[51] = "0b10111111000001010010101000001000";
        ram[52] = "0b10111110000100011110111000001011";
        ram[53] = "0b00111101000001100000101010111101";
        ram[54] = "0b00111101111011101010100000101001";
        ram[55] = "0b10111110010110001001001010110011";
        ram[56] = "0b10111110001000000101011101001001";
        ram[57] = "0b00111101001100101010110001011111";
        ram[58] = "0b10111110001100111011001000011111";
        ram[59] = "0b00111111100100010101000001101000";
        ram[60] = "0b10111101101000110101011101011101";
        ram[61] = "0b00111110010011101000011001001110";
        ram[62] = "0b00111111000010011001100011011111";
        ram[63] = "0b00111110110000101110001101111010";
        ram[64] = "0b00111110000101001010001110110001";
        ram[65] = "0b00111110100000100110110101100111";
        ram[66] = "0b00111110101010011000111110001010";
        ram[67] = "0b00111110101100010010010110011111";
        ram[68] = "0b00111110100111001101110110001001";
        ram[69] = "0b00111110011110001000010100001110";
        ram[70] = "0b00111101111101010011011001111101";
        ram[71] = "0b00111111000010101111111010111110";
        ram[72] = "0b00111110010100001110000010010010";
        ram[73] = "0b00111110101011110000101100010101";
        ram[74] = "0b00111101100010111011110010111001";
        ram[75] = "0b00111101001001100001011010010100";
        ram[76] = "0b00111110110101111000111011100111";
        ram[77] = "0b00111110111000010100100010000110";
        ram[78] = "0b10111110110010001000001110111010";
        ram[79] = "0b00111111010001110001110111000010";
        ram[80] = "0b00111111000001000111000100011100";
        ram[81] = "0b00111111000101011011110011101011";
        ram[82] = "0b00111110011111010110010111101001";
        ram[83] = "0b00111110110111101011101000110000";
        ram[84] = "0b00111110000001111101111000100001";
        ram[85] = "0b00111101100010100001111011101110";
        ram[86] = "0b10111110111111111101011101101001";
        ram[87] = "0b10111111011010110001100011110001";
        ram[88] = "0b10111111000001110011011100101010";
        ram[89] = "0b00111011001000000101000010110001";
        ram[90] = "0b10111111101100101000101110110111";
        ram[91] = "0b10111111101010110001101100111011";
        ram[92] = "0b10111111001010011001100100100011";
        ram[93] = "0b10111100100111010111111110011101";
        ram[94] = "0b10111111100011011111110000101101";
        ram[95] = "0b11000000000101111100000010100101";
        ram[96] = "0b10111111110111110100100011001010";
        ram[97] = "0b10111111111110010010100110100010";
        ram[98] = "0b00111111011101011110110100100001";
        ram[99] = "0b00111111100000110000101011110101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31_ram("nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31() {
    delete meminst;
}


};//endmodule
#endif
