#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 23 12:29:27 2022
# Process ID: 14104
# Current directory: D:/VHDL/xkudel13/digital-electronics-1/labs/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/VHDL/xkudel13/digital-electronics-1/labs/project_2/project_2.runs/synth_1/top.vds
# Journal file: D:/VHDL/xkudel13/digital-electronics-1/labs/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1177.184 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal clk1 is not declared [D:/VHDL/xkudel13/digital-electronics-1/labs/project_2/project_2.srcs/sources_1/new/top.vhd:60]
ERROR: [Synth 8-2029] formal reset has no actual or default value [D:/VHDL/xkudel13/digital-electronics-1/labs/project_2/project_2.srcs/sources_1/new/top.vhd:57]
INFO: [Synth 8-994] reset is declared here [D:/VHDL/xkudel13/digital-electronics-1/labs/project_2/project_2.srcs/sources_1/new/driver_7seg_4digits.vhd:46]
INFO: [Synth 8-994] dp_i is declared here [D:/VHDL/xkudel13/digital-electronics-1/labs/project_2/project_2.srcs/sources_1/new/driver_7seg_4digits.vhd:48]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/VHDL/xkudel13/digital-electronics-1/labs/project_2/project_2.srcs/sources_1/new/top.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1177.184 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Apr 23 12:30:06 2022...
