F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/rtl/sr_latch.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/rtl/sr_latch.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sr_latch

Top level modules:
	sr_latch

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/tb/tb_SR_latch.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/tb/tb_SR_latch.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_SR_latch

Top level modules:
	tb_SR_latch

} {} {}}
