

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Mon Apr 26 03:45:56 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1022
LUT:           2239
FF:            3374
DSP:             35
BRAM:             0
SRL:             28
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.247
CP achieved post-implementation:    8.057
Timing met
