<!doctype html><html lang=en dir=auto data-theme=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>支持40条指令P4_Verilog_CPU | coder0xe's blog</title><meta name=keywords content="计组"><meta name=description content="用Verilog翻译P3电路"><meta name=author content="sudo"><link rel=canonical href=https://coder0xe.github.io/posts/p4-verilog-cpu/><link crossorigin=anonymous href=/assets/css/stylesheet.e4a36188e2c44563c1cc5ed1a2d0b8451a4f68c685114d738b97609f82dae050.css integrity="sha256-5KNhiOLERWPBzF7RotC4RRpPaMaFEU1zi5dgn4La4FA=" rel="preload stylesheet" as=style><link rel=icon href=https://coder0xe.github.io/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://coder0xe.github.io/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://coder0xe.github.io/favicon-32x32.png><link rel=apple-touch-icon href=https://coder0xe.github.io/apple-touch-icon.png><link rel=mask-icon href=https://coder0xe.github.io/safari-pinned-tab.svg><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=en href=https://coder0xe.github.io/posts/p4-verilog-cpu/><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--code-block-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51);color-scheme:dark}.list{background:var(--theme)}.toc{background:var(--entry)}}@media(prefers-color-scheme:light){.list::-webkit-scrollbar-thumb{border-color:var(--code-bg)}}</style></noscript><script>localStorage.getItem("pref-theme")==="dark"?document.querySelector("html").dataset.theme="dark":localStorage.getItem("pref-theme")==="light"?document.querySelector("html").dataset.theme="light":window.matchMedia("(prefers-color-scheme: dark)").matches?document.querySelector("html").dataset.theme="dark":document.querySelector("html").dataset.theme="light"</script><meta property="og:url" content="https://coder0xe.github.io/posts/p4-verilog-cpu/"><meta property="og:site_name" content="coder0xe's blog"><meta property="og:title" content="支持40条指令P4_Verilog_CPU"><meta property="og:description" content="用Verilog翻译P3电路"><meta property="og:locale" content="zh-CN"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2023-11-10T17:48:31+08:00"><meta property="article:modified_time" content="2023-11-10T17:48:31+08:00"><meta property="article:tag" content="Nov"><meta name=twitter:card content="summary"><meta name=twitter:title content="支持40条指令P4_Verilog_CPU"><meta name=twitter:description content="用Verilog翻译P3电路"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Posts","item":"https://coder0xe.github.io/posts/"},{"@type":"ListItem","position":2,"name":"支持40条指令P4_Verilog_CPU","item":"https://coder0xe.github.io/posts/p4-verilog-cpu/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"支持40条指令P4_Verilog_CPU","name":"支持40条指令P4_Verilog_CPU","description":"用Verilog翻译P3电路","keywords":["计组"],"articleBody":"P4-Verilog-CPU-Design-Document 零.数据通路描述(P4设计文档中最好加上P3图) ​\t本次设计文档基于P3-logisim-CPU的设计文档完成，P4的主要任务即为将logisim电路映射到verilog代码(看图写话？)，对上次P3中实现的每个模块单独建立module.v，利用verilog语言对其行为进行建模，注意本次CPU设计中，不同于P3的异步复位，P4在各模块中使用同步复位!!!，verilog语言表示同步复位与异步复位如下代码:\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 //同步复位表示方法 always@(posedge clk) begin if(reset) begin PC \u003c= 32'h0000_3000; end else begin PC \u003c= npc; end end //异步复位表示方法 将复位信号加入敏感信号列表 always@(posedge clk or posedge reset) begin if(reset) begin PC \u003c= 32'h0000_3000; end else begin PC \u003c= npc; end end 一.模块设计 1.IFU取指令单元 ​\tIFU中存储单元有PC寄存器和存储指令的ROM。IFU中存储指令要求的ROM大小为16KiB，即4096*32bit。在verilog语言中使用寄存器数组实现对ROM的模拟，即4096个32位的寄存器。使用系统命令$readmemh(\"code.txt,ROM\")将code.txt中的16进制代码读入名为ROM的数组中，由于PC同步复位到32’h0000_3000，而ROM中对应存储第一条指令的地址为0，即PC寄存器中存储的地址与真实ROM地址存在0x0000_3000差量，故设计reg [31:0] tmp存储实际的地址，即pc-0x0000_3000，进而读出指令的地址为tmp[13:2]。\n1.端口定义列表: 名称 方向 位宽 功能 clk I 1 时钟信号 reset I 1 同步复位信号 npc I [31:0] 下一指令地址 pc O [31:0] 当前指令地址 instr O [31:0] 当前执行指令 2.设计代码: 需要注意的是利用系统任务$readmemh向ROM中读入数据需要单独在initial块中进行，\n1 2 3 4 //初始化ROM中内容 initial begin $readmemh(\"code.txt\",ROM); end 3.small tip : add source的用法 ​\t对于code.txt的导入和上机时对于下载代码的导入，使用add source功能方便快捷，之前一直不知道这个功能，麻烦了好多QAQ\n之前使用新建文件之后移动到该文件夹下的方法，在很多环境下无法成功读取入IM(例如机房电脑和虚拟机)，add source 插图如下\n注：使用add source对代码进行改动是可以同步到原文件的!\n2. IS指令分线器 ​\t此模块的功能比较简单，由组合逻辑完成，传入当前运行的指令将其分割。\n端口定义列表: 名称 方向 位宽 功能 instr I [31:0] 输入执行指令码 opcode O [5:0] 操作码 rs O [4:0] rs rt O [4:0] rt rd O [4:0] rd shamt O [4:0] 移位 funct O [5:0] 功能码 imm O [15:0] 立即数 address O [25:0] J类指令跳转地址 3. NPC地址计算单元 端口定义列表: 名称 方向 位宽 功能 pc I [31:0] 当前地址 offset I [31:0] B类跳转地址 j_address I [25:0] J类跳转地址 reg_address I [31:0] 4. GRF寄存器堆 端口定义列表 名称 方向 位宽 功能 clk I 1 时钟信号 reset I 1 同步复位信号 rs I [4:0] 读寄存器1 rt I [4:0] 读寄存器2 rd I 5 写寄存器 RegWrite I 1 写入使能 pc I [31:0] 当前指令地址 writedata I [31:0] 写入 readdata1 O [31:0] 寄存器1中存储的数值 readdata2 O [31:0] 寄存器2中存储的数值 5. ALU计算单元 端口定义列表 名称 方向 位宽 功能 src_A I [31:0] 操作数1 src_B I [31:0] 操作数2 ALUOp I [3:0] ALU操作类型 shamt I [4:0] 移位量 flowjudge I 1 是否进行溢出判断(目前只有addi) equal O 1 判断两个操作数是否相等 overflow O 1 溢出信号 result O [31:0] 计算结果 6. Controller控制器 ​\t采用与或门的思路对指令进行识别并产生相应的控制信号\n1.端口定义列表: 名称 方向 位宽 功能 opcode I [5:0] 操作码 funct I [5:0] 功能码 MemtoReg O 1 选择将DM中的数据存储到GRF RegDst O 1 选择写入寄存器地址(只有R型指令有效) ALUSrc O 1 选择ALU第二个操作数(RD2/imm_32) RegWrite O 1 寄存器堆写入使能信号 MemWrite O 1 DM中RAM写入使能信号 flowjudge O 1 进行运算溢出判断(当前指令集中只有addi有效) shiftvar O 1 选择以寄存器的[4:0]位进行移位 ralink O 1 定向向31号寄存器中写入(jal指令) PCtoReg O 1 将PC+4值作为写入数据存入寄存器堆(jal/jalr) EXTOp O 1 对立即数进行符号/0扩展 branch O 1 是否为B类跳转指令 branchOp O [2:0] 对B类跳转指令进行编码 ALUOp O [3:0] ALU操作控制信号 LSOp O [2:0] DM操作控制信号 NPCOp O [1:0] NPC地址选择信号 注：控制信号在对应使用模块中进行说明，P4的控制信号中取消了P3中的MemRead信号，感觉上要简洁一些\n2.设计代码示例——我的控制器风格 ​\t设计代码比较长，只举例说明，好传统是利用localparam定义opcode和funct，用case语句进行分支选择而不是if-else\n注意：每次信号传入时的寄存器集体清零操作\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 module Controller( input [5:0] opcode, input [5:0] funct, output reg MemtoReg, output reg MemWrite, output reg ALUSrc, output reg RegWrite, output reg EXTOp, output reg RegDst, output reg PCtoReg, output reg ralink, output reg shiftvar, output reg flowjudge, //由于要求实现的add sub不进行溢出判断 应该当前实现的指令中需要判断的只有addi output reg Branch, output wire [2:0] branchOp, output wire [1:0] NPCOp, output wire [3:0] ALUOp, output wire [2:0] LSOp ); //有寄存器赋初值问题 //R型指令 //(运算) reg op_add; ... localparam R = 6'b000000; localparam _add = 6'b100000; ... //识别指令 always@(*) begin //控制信号清0 op_add = 1'b0; case(opcode) R : begin case(funct) _add : op_add = 1'b1; ... endcase end ... endcase //连接输出 RegWrite = op_add | ... ; endmodule 3.指令与控制信号汇总表 控制信号 有效指令 MemtoReg lw,lh,lb,lhu,lbu RegDst add,sub,and,or,xor,nor,sll,srl,sra,sllv,srlv,srav,slt,sltu,jr,jalr(R型指令) ALUSrc sw,lw,sh,sb,lh,lhu,lb,lhu,lui,addi,addiu,andi,ori,xori,slti,sltiu RegWrite slt,sltu,xor,nor,or,and,add,sub,lui,ori,andi,xori,addi,addiu,lw,lh,lb,lhu,lbu,jal,jalr,sll,srl,sra,sllv,srlv,srav,slti,sltiu MemWrite sw,sb,sh flowjudge addi shiftvar sllv,srlv,srav ralink jal PCtoReg jal,jalr EXTOp addi,addiu,slti,sltiu,sw,sh,sb,lw,lh,lb,lhu,lbu,beq,bne,bgtz,bgez,bltz,blez Branch beq,bne,bgtz,bgez,bltz,blez branchOp[2] bne branchOp[1] bgtz,blez branchOp[0] bgez,blez,bltz ALUOp[3] srl,srlv,sra,srav,slt,sltu,slti,sltiu ALUOp[2] sll,sllv,xori,nor,lui,xor ALUOp[1] add,addi,addiu,sub,nor,sll,sllv,slt,slti,sltiu,sw,sh,sb,lw,lh,lhu,lb,lbu ALUOp[0] or,ori,sub,xor,xori,sll,sllv,sra,srav,sltu,sltiu NPCOp[1] jalr,jr,j,jal NPCOp[0] jalr,jr,beq,bne,bgtz,bgez,bltz,blez LSOp[2] lh,lhu,lb,lbu LSOp[1] lb,lbu,lw,sb LSOp[0] sh,lw,lhu,lbu 7. EXT符号扩展单元 端口定义列表 名称 方向 位宽 功能 imm I [15:0] 进行扩展的16位立即数 EXTOp I 1 选择进行符号扩展或0扩展 imm_31 O [31:0] 进行扩展后的结果 8. DM数据存储 1.端口定义列表 名称 方向 位宽 功能 address I [31:0] 写入/读取地址 datawrite I [31:0] 写入数据 MemWrite I 1 RAM写入使能信号 clk I 1 时钟信号 reset I 1 同步复位信号 LSOp I [2:0] 对/字/半字/字节操作 readata O [31:0] 读出数据 LSOp编码与对应指令 LSOp编码 对应的存/取指令 000 sw 001 sh 010 sb 011 lw 100 lh 101 lhu 110 lb 111 lbu 2.设计代码: ​\t依旧是延续P3中先将对应地址处数据读出再插入的思想，其中存储为时序逻辑，读取为组合逻辑。(但是写起来要比logisim简单太多),使用3072个32位寄存器数组模拟RAM。\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 //要求的容量为12KB 3072*32bit module DM( input clk, input reset, input MemWrite, input [2:0] LSOp, //w h b input [31:0] address, input [31:0] datawrite, output [31:0] dataread ); reg [31:0] RAM[3071:0]; localparam sw = 3'b000; localparam sh = 3'b001; localparam sb = 3'b010; localparam lw = 3'b011; localparam lh = 3'b100; localparam lhu = 3'b101; localparam lb = 3'b110; localparam lbu = 3'b111; //读出该地址处存储的数据 reg tmp = RAM[address[13:2]]; // write to RAM integer i = 0; always@(posedge clk) begin if(reset) begin for(i = 0 ; i \u003c 3072 ; i = i + 1) begin RAM[i] \u003c= 32'b0; end end else if (MemWrite) begin //对LSOp进行分类 if(LSOp == sw) begin RAM[address[13:2]] \u003c= datawrite; end else if (LSOp == sh) begin if(address[1] == 1'b1) begin RAM[address[13:2]] \u003c= {datawrite[15:0],tmp[15:0]}; end else begin RAM[address[13:2]] \u003c= {tmp[31:16],datawrite[15:0]}; end end else if (LSOp == sb) begin if(address[1:0] == 2'b00) begin RAM[address[13:2]] \u003c= {tmp[31:8],datawrite[7:0]}; end else if (address[1:0] == 2'b01) begin RAM[address[13:2]] \u003c= {tmp[31:16],datawrite[7:0],tmp[7:0]}; end else if (address[1:0] == 2'b10) begin RAM[address[13:2]] \u003c= {tmp[31:24],datawrite[7:0],tmp[15:0]}; end else begin RAM[address[13:2]] \u003c= {datawrite[7:0],tmp[23:0]}; end end end end //read from RAM always@(*)begin if(LSOp == lw) begin dataread = tmp; end else if (LSOp == lh) begin // sign-extend if(address[1] == 1'b0) begin dataread = {{16{tmp[15]}},tmp[15:0]}; end else begin dataread = {{16{tmp[31]}},tmp[31:16]}; end end else if (LSOp == lhu) begin if(address[1] == 1'b0) begin dataread = {16'b0,tmp[15:0]}; end else begin dataread = {16'b0,tmp[31:16]}; end end else if (LSOp == lb) begin if(address[1:0] == 2'b00) begin dataread = {{24{tmp[7]}},tmp[7:0]}; end else if (address[1:0] == 2'b01) begin dataread = {{24{tmp[15]}},tmp[15:8]}; end else if (address[1:0] == 2'b10) begin dataread = {{24{tmp[23]}},tmp[23:16]}; end else begin dataread = {{24{tmp[31]}},tmp[31:24]}; end end else begin if(address[1:0] == 2'b00) begin dataread = {24'b0,tmp[7:0]}; end else if (address[1:0] == 2'b01) begin dataread = {24'b0,tmp[15:8]}; end else if (address[1:0] == 2'b10) begin dataread = {24'b0,tmp[23:16]}; end else begin dataread = {24'b0,tmp[31:24]}; end end end endmodule 9.Sel-B B类指令判断单元 1.端口定义列表 名称 方向 位宽 功能 data I [31:0] rs寄存器中的值 judge I [4:0] 区分bltz/bgez branchOp I [2:0] 指令编码 equal I 1 beq判断相等 branch I 1 是否为B类指令 result O 1 执行B类跳转指令 branchOp编码与对应指令 branchOp编码 对应指令 000 beq 001 bltz 001 bgez 010 bgtz 011 blez 100 bne 2.设计代码 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 module SelectB( input [31:0] data, input [4:0] judge, //实际上只用最后一位 input equal, input Branch, input [2:0] branchOp, output reg result ); localparam beq = 3'b000; localparam bgez_bltz = 3'b001; localparam bgtz = 3'b010; localparam blez = 3'b011; localparam bne = 3'b100; always@(*)begin case(branchOp) beq : result = equal \u0026 Branch; bne : result = (~equal) \u0026 Branch; bgez_bltz : begin if(judge[0] == 1'b1) begin result = ($signed(data) \u003e= 32'b0) \u0026 Branch; end else begin result = ($signed(data) \u003c 32'b0) \u0026 Branch; end end bgtz : result = ($signed(data) \u003e 32'b0) \u0026 Branch; blez : result = ($signed(data) \u003c= 32'b0) \u0026 Branch; endcase end endmodule 10.MUX多路选择器集成文件 ​\t将电路中用到的四个多路选择器在MUX.v中保存为四个模块，在mips.v中进行调用.\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 //寄存器写入地址选择 rt / rd / ra module selTorD ( input [4:0] rt, input [4:0] rd, input wire RegDst, output [4:0] r0 ); assign r0 = (RegDst == 1'b1) ? rd : rt; endmodule // rtd / ra? module selR0orRA( input [4:0] r0, input ralink, output [4:0] RegAddr ); assign RegAddr = (ralink == 1'b1) ? 5'b11111 : r0; endmodule //寄存器写入数据选择 module ALUorDM( input [31:0] ALUresult, input [31:0] DMdata, input MemtoReg, output [31:0] data0 ); assign data0 = (MemtoReg == 1'b1) ? DMdata : ALUresult; endmodule module data0orPC( input [31:0] data0, input [31:0] pc, input PCtoReg, output [31:0] RegData ); assign RegData = (PCtoReg == 1'b1) ? pc : data0; endmodule //ALU移位选择 module RegorShamt( input [4:0] shamt, input [31:0] readdata1, input shiftvar, output [4:0] shift ); assign shift = (shiftvar == 1'b1) ? readdata1[4:0] : shamt; endmodule //ALU src_B选择 module ALUsrc_B( input [31:0] readdata2, input[31:0] offset, //imm_32 input ALUSrc, output [31:0] DatatoSrcB ); assign DatatoSrcB = (ALUSrc == 1'b1) ? offset : readdata2; endmodule 11.顶层电路连接 ​\t顶层电路连接主要是利用与端口位宽配对的wire类型变量连接起实例化的各个模块。模块实例化使用指定端口的模式例如\n1 2 3 4 5 6 7 8 9 10 11 IS top_is( .instr(instr), .opcode(opcode), .rs(rs), .rt(rt), .rd(rd), .shamt(shamt), .funct(funct), .imm(imm), .address(j_address) ); 注意：确保在顶层电路中的所有连线(wire型变量)都要提前声明好位宽，我出的大部分bug都是因为这个原因，用到一个新的连线时立马声明该变量，否则ISE运行并不会报错，而是将该变量作为位宽为1处理，导致数据丢失，体现在在仿真时出现红线或蓝线，但是这种情况下ISE会给WARNING\nWARNING:\n1 WARNING: File \"C:/Users/123/Desktop/P4-CPU/mips.v\" Line 92. For instance uut/top_ALUorDM/, width 32 of formal port ALUresult is not equal to width 1 of actual signal ALUresult. 二.test scheme ​\t编写测试数据如下，对顶层模块建立testbench进行仿真模拟即可而不需要对各个模块分别模拟。\nlui $0, 19569 lui $1, 39483 lui $2, 18131 lui $3, 22132 lui $4, 24751 lui $5, 54167 lui $6, 26566 lui $7, 45168 lui $8, 33552 lui $9, 8645 lui $10, 60414 lui $11, 33459 lui $12, 53176 lui $13, 47958 lui $14, 2778 lui $15, 60761 lui $16, 2966 lui $17, 51490 lui $18, 46369 lui $19, 35006 lui $20, 64454 lui $21, 52806 lui $22, 21466 lui $23, 39517 lui $24, 11681 lui $25, 46088 lui $26, 61510 lui $27, 30570 lui $28, 37526 lui $29, 15029 lui $30, 40281 lui $31, 43390 ori $0 $17, 19261 ori $1 $19, 12907 ori $2 $20, 48520 ori $3 $23, 60075 ori $4 $13, 57134 ori $5 $19, 17016 ori $6 $3, 58700 ori $7 $3, 22848 ori $8 $20, 15970 ori $9 $13, 34258 ori $10 $18, 49197 ori $11 $4, 11904 ori $12 $7, 54536 ori $13 $3, 6104 ori $14 $23, 16686 ori $15 $2, 41533 ori $16 $16, 59774 ori $17 $25, 45854 ori $18 $3, 64205 ori $19 $30, 56319 ori $20 $13, 26681 ori $21 $28, 32553 ori $22 $17, 3876 ori $23 $16, 54173 ori $24 $11, 45867 ori $25 $24, 43728 ori $26 $24, 33566 ori $27 $5, 43487 ori $28 $24, 31006 ori $29 $4, 8142 ori $30 $10, 38515 ori $31 $16, 40043 ori $t0, $zero, 0 ori $t1, $zero, 12288 ori $t2, $zero, 4 lui $at, 0xffff ori $at, $at, 0xdf92 label_2bc0125f7fa011ee863a00007f000001: beq $t0, $t1, label_2bc012607fa011ee8f8e00007f000001 nop sw $v0, 8302($at) add $v0, $v0, $v1 add $t0, $t0, $t2 add $at, $at, $t2 beq $0, $0, label_2bc0125f7fa011ee863a00007f000001 nop label_2bc012607fa011ee8f8e00007f000001: ori $s4, $v1, 34376 lui $a1, 32325 add $a1, $v0, $v0 add $t6, $s5, $a1 lui $s3, 54505 sub $v0, $t6, $t9 sub $s3, $t6, $a3 add $s7, $s1, $t9 lui $t8, 35300 ori $t1, $s7, 45350 sub $a0, $s0, $s0 sub $t1, $s6, $s1 ori $t6, $t8, 412 sub $a2, $t0, $t2 lui $s4, 32853 add $s5, $s0, $a0 ori $t9, $s2, 11912 ori $t5, $t6, 11999 lui $t5, 56242 sub $t9, $a2, $a2 sub $t0, $t4, $a2 sub $t3, $t9, $s1 ori $s5, $s6, 58937 sub $t5, $a2, $s3 ori $t7, $a1, 18664 sub $s3, $t8, $t0 lui $a0, 12092 lui $t3, 64848 lui $a0, 9488 sub $t9, $s1, $t8 lui $s7, 16221 add $v1, $t4, $t7 ori $a0, $t7, 60726 lui $s2, 10927 ori $v0, $a3, 13512 ori $a1, $s0, 15142 sub $t5, $t3, $t1 lui $s5, 2741 sub $s4, $t8, $t3 add $v0, $t3, $a0 add $s5, $s7, $a0 ori $t5, $a1, 24324 ori $t3, $s4, 35988 sub $t8, $s4, $s1 sub $s6, $s7, $t5 add $s7, $t3, $t2 add $s3, $v0, $t9 sub $t1, $s3, $a3 sub $t8, $t4, $s6 ori $s5, $t2, 23014 ori $s6, $s3, 63729 ori $t9, $s2, 121 ori $s4, $v1, 34411 lui $t1, 37485 sub $s3, $a2, $a0 sub $t6, $t0, $s1 add $s2, $s2, $s1 add $s5, $s3, $a1 sub $s3, $s3, $s1 sub $t3, $t7, $t4 ori $t6, $s6, 24400 ori $s5, $a1, 52111 add $t5, $t9, $s5 lui $s1, 64114 add $s6, $t5, $v1 lui $s2, 50457 lui $v0, 16829 sub $s2, $t3, $t7 ori $a3, $t9, 49220 sub $a3, $t0, $s4 sub $a3, $s7, $s4 add $s5, $s4, $a2 lui $s0, 55025 add $s1, $s1, $t0 add $a0, $t4, $t9 add $t0, $s4, $v0 ori $a3, $t3, 28342 add $v1, $a1, $a0 sub $t0, $t2, $s7 lui $v1, 40464 lui $a2, 50250 lui $t1, 57460 add $v1, $a2, $v0 sub $s5, $t8, $t1 add $s7, $v1, $s6 ori $t5, $t3, 32301 ori $s5, $t7, 40728 sub $s0, $a0, $t9 sub $t3, $t2, $t9 lui $s7, 6500 add $a2, $t7, $t2 add $s3, $s0, $s4 sub $v0, $t8, $a3 lui $t2, 33066 add $s7, $v1, $a0 ori $s0, $t2, 62213 sub $s7, $s4, $v0 lui $s1, 65402 lui $a2, 47639 lui $s5, 26593 ori $t0, $zero, 0 ori $t1, $zero, 12288 ori $t2, $zero, 4 lui $at, 0xffff ori $at, $at, 0xd918 label_2bc0628f7fa011ee9e7700007f000001: beq $t0, $t1, label_2bc094567fa011ee879600007f000001 nop lw $v0, 9960($at) add $v0, $v0, $v1 add $t0, $t0, $t2 add $at, $at, $t2 beq $0, $0, label_2bc0628f7fa011ee9e7700007f000001 nop label_2bc094567fa011ee879600007f000001: 三.思考题 1.addr信号从哪里来？addr位数为什么是[13:2]? ​\taddr信号来自ALU的计算结果，DM中RAM是按照字寻址，而传入的地址为字节，故左移两位，按字取地址\n2.比较两种控制器示例 ​\t第二种依靠信号进行输出更好，符合电路的或逻辑，便于进行后续开发，只需要在后边补充或运算元素，举例如下\n1 assign RegWrite = op_add | op_sbu | op_and ... 3.比较同步复位与异步复位中reset与clk信号优先级 异步复位：reset优先级高于clk，无论何时都会复位 同步复位：reset优先级低于clk，只有在时钟上升沿才会进行复位 4.请说明为什么在忽略溢出的前提下，addi 与 addiu 是等价的，add 与 addu 是等价的 ​\taddi相比addiu加入了溢出检测,add相比addu加入溢出检测\n​\t以add和addu为例，有符号运算中最高位为符号位，关于add指令的RTL语言描述如下:\n1 2 3 4 5 temp \u003c- (GPR[rs]31 || GPR[rs]) + (GPR[rt]31 || GPR[rt]) if temp32 != temp31 (32位的temp != 31位的temp) SignalException(IntegerOverflow) else GPR[rd] \u003c- temp ​\t当GPR[rs]和[rt]的第30位都为1且符号位相同时，就分别对应着正数和负数的溢出情况，则temp32 != temp31判断溢出，抛出异常，如不检测溢出，则不会抛出异常，正常计算，故是等价的。\n","wordCount":"2267","inLanguage":"en","datePublished":"2023-11-10T17:48:31+08:00","dateModified":"2023-11-10T17:48:31+08:00","author":{"@type":"Person","name":"sudo"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://coder0xe.github.io/posts/p4-verilog-cpu/"},"publisher":{"@type":"Organization","name":"coder0xe's blog","logo":{"@type":"ImageObject","url":"https://coder0xe.github.io/favicon.ico"}}}</script></head><body id=top><header class=header><nav class=nav><div class=logo><a href=https://coder0xe.github.io/ accesskey=h title="coder0xe's blog (Alt + H)">coder0xe's blog</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)" aria-label="Toggle theme">
<svg id="moon" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://coder0xe.github.io/ title=首页><span>首页</span></a></li><li><a href=https://coder0xe.github.io/categories/ title=分类><span>分类</span></a></li><li><a href=https://coder0xe.github.io/tags/ title=标签><span>标签</span></a></li><li><a href=https://coder0xe.github.io/archives/ title=归档><span>归档</span></a></li><li><a href=https://coder0xe.github.io/search/ title=搜索><span>搜索</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://coder0xe.github.io/>Home</a>&nbsp;»&nbsp;<a href=https://coder0xe.github.io/posts/>Posts</a></div><h1 class="post-title entry-hint-parent">支持40条指令P4_Verilog_CPU</h1><div class=post-description>用Verilog翻译P3电路</div><div class=post-meta><span title='2023-11-10 17:48:31 +0800 +0800'>November 10, 2023</span>&nbsp;·&nbsp;<span>11 min</span>&nbsp;·&nbsp;<span>sudo</span></div></header><div class=toc><details open><summary accesskey=c title="(Alt + C)"><span class=details>Table of Contents</span></summary><div class=inner><ul><li><a href=#p4-verilog-cpu-design-document aria-label=P4-Verilog-CPU-Design-Document>P4-Verilog-CPU-Design-Document</a><ul><li><a href=#%e9%9b%b6%e6%95%b0%e6%8d%ae%e9%80%9a%e8%b7%af%e6%8f%8f%e8%bf%b0p4%e8%ae%be%e8%ae%a1%e6%96%87%e6%a1%a3%e4%b8%ad%e6%9c%80%e5%a5%bd%e5%8a%a0%e4%b8%8ap3%e5%9b%be aria-label=零.数据通路描述(P4设计文档中最好加上P3图)>零.数据通路描述(P4设计文档中最好加上P3图)</a></li><li><a href=#%e4%b8%80%e6%a8%a1%e5%9d%97%e8%ae%be%e8%ae%a1 aria-label=一.模块设计>一.模块设计</a><ul><li><a href=#1ifu%e5%8f%96%e6%8c%87%e4%bb%a4%e5%8d%95%e5%85%83 aria-label=1.IFU取指令单元>1.IFU取指令单元</a><ul><li><a href=#1%e7%ab%af%e5%8f%a3%e5%ae%9a%e4%b9%89%e5%88%97%e8%a1%a8 aria-label=1.端口定义列表:>1.端口定义列表:</a></li><li><a href=#2%e8%ae%be%e8%ae%a1%e4%bb%a3%e7%a0%81 aria-label=2.设计代码:>2.设计代码:</a></li><li><a href=#3small-tip--add-source%e7%9a%84%e7%94%a8%e6%b3%95 aria-label="3.small tip : add source的用法">3.small tip : add source的用法</a></li></ul></li><li><a href=#2-is%e6%8c%87%e4%bb%a4%e5%88%86%e7%ba%bf%e5%99%a8 aria-label="2. IS指令分线器">2. IS指令分线器</a><ul><li><a href=#%e7%ab%af%e5%8f%a3%e5%ae%9a%e4%b9%89%e5%88%97%e8%a1%a8 aria-label=端口定义列表:>端口定义列表:</a></li></ul></li><li><a href=#3-npc%e5%9c%b0%e5%9d%80%e8%ae%a1%e7%ae%97%e5%8d%95%e5%85%83 aria-label="3. NPC地址计算单元">3. NPC地址计算单元</a><ul><li><a href=#%e7%ab%af%e5%8f%a3%e5%ae%9a%e4%b9%89%e5%88%97%e8%a1%a8-1 aria-label=端口定义列表:>端口定义列表:</a></li></ul></li><li><a href=#4-grf%e5%af%84%e5%ad%98%e5%99%a8%e5%a0%86 aria-label="4. GRF寄存器堆">4. GRF寄存器堆</a><ul><li><a href=#%e7%ab%af%e5%8f%a3%e5%ae%9a%e4%b9%89%e5%88%97%e8%a1%a8-2 aria-label=端口定义列表>端口定义列表</a></li></ul></li><li><a href=#5-alu%e8%ae%a1%e7%ae%97%e5%8d%95%e5%85%83 aria-label="5. ALU计算单元">5. ALU计算单元</a><ul><li><a href=#%e7%ab%af%e5%8f%a3%e5%ae%9a%e4%b9%89%e5%88%97%e8%a1%a8-3 aria-label=端口定义列表>端口定义列表</a></li></ul></li><li><a href=#6-controller%e6%8e%a7%e5%88%b6%e5%99%a8 aria-label="6. Controller控制器">6. Controller控制器</a><ul><li><a href=#1%e7%ab%af%e5%8f%a3%e5%ae%9a%e4%b9%89%e5%88%97%e8%a1%a8-1 aria-label=1.端口定义列表:>1.端口定义列表:</a></li><li><a href=#2%e8%ae%be%e8%ae%a1%e4%bb%a3%e7%a0%81%e7%a4%ba%e4%be%8b%e6%88%91%e7%9a%84%e6%8e%a7%e5%88%b6%e5%99%a8%e9%a3%8e%e6%a0%bc aria-label=2.设计代码示例——我的控制器风格>2.设计代码示例——我的控制器风格</a></li><li><a href=#3%e6%8c%87%e4%bb%a4%e4%b8%8e%e6%8e%a7%e5%88%b6%e4%bf%a1%e5%8f%b7%e6%b1%87%e6%80%bb%e8%a1%a8 aria-label=3.指令与控制信号汇总表>3.指令与控制信号汇总表</a></li></ul></li><li><a href=#7-ext%e7%ac%a6%e5%8f%b7%e6%89%a9%e5%b1%95%e5%8d%95%e5%85%83 aria-label="7. EXT符号扩展单元">7. EXT符号扩展单元</a><ul><li><a href=#%e7%ab%af%e5%8f%a3%e5%ae%9a%e4%b9%89%e5%88%97%e8%a1%a8-4 aria-label=端口定义列表>端口定义列表</a></li></ul></li><li><a href=#8-dm%e6%95%b0%e6%8d%ae%e5%ad%98%e5%82%a8 aria-label="8. DM数据存储">8. DM数据存储</a><ul><li><a href=#1%e7%ab%af%e5%8f%a3%e5%ae%9a%e4%b9%89%e5%88%97%e8%a1%a8-2 aria-label=1.端口定义列表>1.端口定义列表</a><ul><li><a href=#lsop%e7%bc%96%e7%a0%81%e4%b8%8e%e5%af%b9%e5%ba%94%e6%8c%87%e4%bb%a4 aria-label=LSOp编码与对应指令>LSOp编码与对应指令</a></li></ul></li><li><a href=#2%e8%ae%be%e8%ae%a1%e4%bb%a3%e7%a0%81-1 aria-label=2.设计代码:>2.设计代码:</a></li></ul></li><li><a href=#9sel-b-b%e7%b1%bb%e6%8c%87%e4%bb%a4%e5%88%a4%e6%96%ad%e5%8d%95%e5%85%83 aria-label="9.Sel-B B类指令判断单元">9.Sel-B B类指令判断单元</a><ul><li><a href=#1%e7%ab%af%e5%8f%a3%e5%ae%9a%e4%b9%89%e5%88%97%e8%a1%a8-3 aria-label=1.端口定义列表>1.端口定义列表</a><ul><li><a href=#branchop%e7%bc%96%e7%a0%81%e4%b8%8e%e5%af%b9%e5%ba%94%e6%8c%87%e4%bb%a4 aria-label=branchOp编码与对应指令>branchOp编码与对应指令</a></li></ul></li><li><a href=#2%e8%ae%be%e8%ae%a1%e4%bb%a3%e7%a0%81-2 aria-label=2.设计代码>2.设计代码</a></li></ul></li><li><a href=#10mux%e5%a4%9a%e8%b7%af%e9%80%89%e6%8b%a9%e5%99%a8%e9%9b%86%e6%88%90%e6%96%87%e4%bb%b6 aria-label=10.MUX多路选择器集成文件>10.MUX多路选择器集成文件</a></li><li><a href=#11%e9%a1%b6%e5%b1%82%e7%94%b5%e8%b7%af%e8%bf%9e%e6%8e%a5 aria-label=11.顶层电路连接>11.顶层电路连接</a></li></ul></li><li><a href=#%e4%ba%8ctest-scheme aria-label="二.test scheme">二.test scheme</a></li><li><a href=#%e4%b8%89%e6%80%9d%e8%80%83%e9%a2%98 aria-label=三.思考题>三.思考题</a><ul><ul><li><a href=#1addr%e4%bf%a1%e5%8f%b7%e4%bb%8e%e5%93%aa%e9%87%8c%e6%9d%a5addr%e4%bd%8d%e6%95%b0%e4%b8%ba%e4%bb%80%e4%b9%88%e6%98%af132 aria-label=1.addr信号从哪里来？addr位数为什么是[13:2]?>1.addr信号从哪里来？addr位数为什么是[13:2]?</a></li><li><a href=#2%e6%af%94%e8%be%83%e4%b8%a4%e7%a7%8d%e6%8e%a7%e5%88%b6%e5%99%a8%e7%a4%ba%e4%be%8b aria-label=2.比较两种控制器示例>2.比较两种控制器示例</a></li><li><a href=#3%e6%af%94%e8%be%83%e5%90%8c%e6%ad%a5%e5%a4%8d%e4%bd%8d%e4%b8%8e%e5%bc%82%e6%ad%a5%e5%a4%8d%e4%bd%8d%e4%b8%adreset%e4%b8%8eclk%e4%bf%a1%e5%8f%b7%e4%bc%98%e5%85%88%e7%ba%a7 aria-label=3.比较同步复位与异步复位中reset与clk信号优先级>3.比较同步复位与异步复位中reset与clk信号优先级</a></li><li><a href=#4%e8%af%b7%e8%af%b4%e6%98%8e%e4%b8%ba%e4%bb%80%e4%b9%88%e5%9c%a8%e5%bf%bd%e7%95%a5%e6%ba%a2%e5%87%ba%e7%9a%84%e5%89%8d%e6%8f%90%e4%b8%8baddi-%e4%b8%8e-addiu-%e6%98%af%e7%ad%89%e4%bb%b7%e7%9a%84add-%e4%b8%8e-addu-%e6%98%af%e7%ad%89%e4%bb%b7%e7%9a%84 aria-label="4.请说明为什么在忽略溢出的前提下，addi 与 addiu 是等价的，add 与 addu 是等价的">4.请说明为什么在忽略溢出的前提下，addi 与 addiu 是等价的，add 与 addu 是等价的</a></li></ul></li></ul></ul></li></ul></div></details></div><div class=post-content><h1 id=p4-verilog-cpu-design-document><center>P4-Verilog-CPU-Design-Document</center><a hidden class=anchor aria-hidden=true href=#p4-verilog-cpu-design-document>#</a></h1><h2 id=零数据通路描述p4设计文档中最好加上p3图>零.数据通路描述(P4设计文档中最好加上P3图)<a hidden class=anchor aria-hidden=true href=#零数据通路描述p4设计文档中最好加上p3图>#</a></h2><p><img alt=image-20231121015155892 loading=lazy src=/img/image-20231121015155892.png></p><p>​ 本次设计文档基于P3-logisim-CPU的设计文档完成，P4的主要任务即为将logisim电路映射到verilog代码(看图写话？)，对上次P3中实现的每个模块单独建立<code>module.v</code>，利用verilog语言对其行为进行建模，注意本次CPU设计中，不同于P3的异步复位，P4在各模块中使用<code>同步复位!!!</code>，verilog语言表示同步复位与异步复位如下代码:</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#6272a4>//同步复位表示方法
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>posedge</span> clk) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>if</span>(reset) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        PC <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>32&#39;h0000</span>_3000;
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        PC <span style=color:#ff79c6>&lt;=</span> npc; 
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#6272a4>//异步复位表示方法   将复位信号加入敏感信号列表
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>posedge</span> clk <span style=color:#ff79c6>or</span> <span style=color:#ff79c6>posedge</span> reset) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>if</span>(reset) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        PC <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>32&#39;h0000</span>_3000;
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        PC <span style=color:#ff79c6>&lt;=</span> npc;
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span></code></pre></td></tr></table></div></div><h2 id=一模块设计>一.模块设计<a hidden class=anchor aria-hidden=true href=#一模块设计>#</a></h2><h3 id=1ifu取指令单元>1.IFU取指令单元<a hidden class=anchor aria-hidden=true href=#1ifu取指令单元>#</a></h3><p>​ IFU中存储单元有PC寄存器和存储指令的ROM。IFU中存储指令要求的ROM大小为16KiB，即4096*32bit。在verilog语言中使用寄存器数组实现对ROM的模拟，即4096个32位的寄存器。使用系统命令<code>$readmemh("code.txt,ROM")</code>将code.txt中的16进制代码读入名为ROM的数组中，由于PC同步复位到32&rsquo;h0000_3000，而ROM中对应存储第一条指令的地址为0，即PC寄存器中存储的地址与真实ROM地址存在0x0000_3000差量，故设计<code>reg [31:0] tmp</code>存储实际的地址，即<code>pc-0x0000_3000</code>，进而读出指令的地址为<code>tmp[13:2]</code>。</p><h4 id=1端口定义列表>1.端口定义列表:<a hidden class=anchor aria-hidden=true href=#1端口定义列表>#</a></h4><table><thead><tr><th>名称</th><th>方向</th><th>位宽</th><th>功能</th></tr></thead><tbody><tr><td>clk</td><td>I</td><td>1</td><td>时钟信号</td></tr><tr><td>reset</td><td>I</td><td>1</td><td>同步复位信号</td></tr><tr><td>npc</td><td>I</td><td>[31:0]</td><td>下一指令地址</td></tr><tr><td>pc</td><td>O</td><td>[31:0]</td><td>当前指令地址</td></tr><tr><td>instr</td><td>O</td><td>[31:0]</td><td>当前执行指令</td></tr></tbody></table><h4 id=2设计代码>2.设计代码:<a hidden class=anchor aria-hidden=true href=#2设计代码>#</a></h4><p><strong>需要注意的是利用系统任务$readmemh向ROM中读入数据需要单独在initial块中进行</strong>，</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#6272a4>//初始化ROM中内容
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>initial</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>	<span style=color:#8be9fd;font-style:italic>$readmemh</span>(<span style=color:#f1fa8c>&#34;code.txt&#34;</span>,ROM);
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=3small-tip--add-source的用法>3.small tip : add source的用法<a hidden class=anchor aria-hidden=true href=#3small-tip--add-source的用法>#</a></h4><p>​ 对于code.txt的导入和上机时对于下载代码的导入，使用<strong>add source</strong>功能方便快捷，之前一直不知道这个功能，麻烦了好多<code>QAQ</code></p><p>之前使用新建文件之后移动到该文件夹下的方法，在很多环境下无法成功读取入IM(例如机房电脑和虚拟机)，<strong>add source 插图如下</strong></p><p><img alt=image-20231121015825155 loading=lazy src=/img/image-20231121015825155.png></p><p><strong>注：使用add source对代码进行改动是可以同步到原文件的!</strong></p><h3 id=2-is指令分线器>2. IS指令分线器<a hidden class=anchor aria-hidden=true href=#2-is指令分线器>#</a></h3><p>​ 此模块的功能比较简单，由组合逻辑完成，传入当前运行的指令将其分割。</p><h4 id=端口定义列表>端口定义列表:<a hidden class=anchor aria-hidden=true href=#端口定义列表>#</a></h4><table><thead><tr><th>名称</th><th>方向</th><th>位宽</th><th>功能</th></tr></thead><tbody><tr><td>instr</td><td>I</td><td>[31:0]</td><td>输入执行指令码</td></tr><tr><td>opcode</td><td>O</td><td>[5:0]</td><td>操作码</td></tr><tr><td>rs</td><td>O</td><td>[4:0]</td><td>rs</td></tr><tr><td>rt</td><td>O</td><td>[4:0]</td><td>rt</td></tr><tr><td>rd</td><td>O</td><td>[4:0]</td><td>rd</td></tr><tr><td>shamt</td><td>O</td><td>[4:0]</td><td>移位</td></tr><tr><td>funct</td><td>O</td><td>[5:0]</td><td>功能码</td></tr><tr><td>imm</td><td>O</td><td>[15:0]</td><td>立即数</td></tr><tr><td>address</td><td>O</td><td>[25:0]</td><td>J类指令跳转地址</td></tr></tbody></table><h3 id=3-npc地址计算单元>3. NPC地址计算单元<a hidden class=anchor aria-hidden=true href=#3-npc地址计算单元>#</a></h3><h4 id=端口定义列表-1>端口定义列表:<a hidden class=anchor aria-hidden=true href=#端口定义列表-1>#</a></h4><table><thead><tr><th>名称</th><th>方向</th><th>位宽</th><th>功能</th></tr></thead><tbody><tr><td>pc</td><td>I</td><td>[31:0]</td><td>当前地址</td></tr><tr><td>offset</td><td>I</td><td>[31:0]</td><td>B类跳转地址</td></tr><tr><td>j_address</td><td>I</td><td>[25:0]</td><td>J类跳转地址</td></tr><tr><td>reg_address</td><td>I</td><td>[31:0]</td><td></td></tr></tbody></table><h3 id=4-grf寄存器堆>4. GRF寄存器堆<a hidden class=anchor aria-hidden=true href=#4-grf寄存器堆>#</a></h3><h4 id=端口定义列表-2>端口定义列表<a hidden class=anchor aria-hidden=true href=#端口定义列表-2>#</a></h4><table><thead><tr><th>名称</th><th>方向</th><th>位宽</th><th>功能</th></tr></thead><tbody><tr><td>clk</td><td>I</td><td>1</td><td>时钟信号</td></tr><tr><td>reset</td><td>I</td><td>1</td><td>同步复位信号</td></tr><tr><td>rs</td><td>I</td><td>[4:0]</td><td>读寄存器1</td></tr><tr><td>rt</td><td>I</td><td>[4:0]</td><td>读寄存器2</td></tr><tr><td>rd</td><td>I</td><td>5</td><td>写寄存器</td></tr><tr><td>RegWrite</td><td>I</td><td>1</td><td>写入使能</td></tr><tr><td>pc</td><td>I</td><td>[31:0]</td><td>当前指令地址</td></tr><tr><td>writedata</td><td>I</td><td>[31:0]</td><td>写入</td></tr><tr><td>readdata1</td><td>O</td><td>[31:0]</td><td>寄存器1中存储的数值</td></tr><tr><td>readdata2</td><td>O</td><td>[31:0]</td><td>寄存器2中存储的数值</td></tr></tbody></table><h3 id=5-alu计算单元>5. ALU计算单元<a hidden class=anchor aria-hidden=true href=#5-alu计算单元>#</a></h3><h4 id=端口定义列表-3>端口定义列表<a hidden class=anchor aria-hidden=true href=#端口定义列表-3>#</a></h4><table><thead><tr><th>名称</th><th>方向</th><th>位宽</th><th>功能</th></tr></thead><tbody><tr><td>src_A</td><td>I</td><td>[31:0]</td><td>操作数1</td></tr><tr><td>src_B</td><td>I</td><td>[31:0]</td><td>操作数2</td></tr><tr><td>ALUOp</td><td>I</td><td>[3:0]</td><td>ALU操作类型</td></tr><tr><td>shamt</td><td>I</td><td>[4:0]</td><td>移位量</td></tr><tr><td>flowjudge</td><td>I</td><td>1</td><td>是否进行溢出判断(目前只有addi)</td></tr><tr><td>equal</td><td>O</td><td>1</td><td>判断两个操作数是否相等</td></tr><tr><td>overflow</td><td>O</td><td>1</td><td>溢出信号</td></tr><tr><td>result</td><td>O</td><td>[31:0]</td><td>计算结果</td></tr></tbody></table><h3 id=6-controller控制器>6. Controller控制器<a hidden class=anchor aria-hidden=true href=#6-controller控制器>#</a></h3><p>​ 采用与或门的思路对指令进行识别并产生相应的控制信号</p><h4 id=1端口定义列表-1>1.端口定义列表:<a hidden class=anchor aria-hidden=true href=#1端口定义列表-1>#</a></h4><table><thead><tr><th>名称</th><th>方向</th><th>位宽</th><th>功能</th></tr></thead><tbody><tr><td>opcode</td><td>I</td><td>[5:0]</td><td>操作码</td></tr><tr><td>funct</td><td>I</td><td>[5:0]</td><td>功能码</td></tr><tr><td>MemtoReg</td><td>O</td><td>1</td><td>选择将DM中的数据存储到GRF</td></tr><tr><td>RegDst</td><td>O</td><td>1</td><td>选择写入寄存器地址(只有R型指令有效)</td></tr><tr><td>ALUSrc</td><td>O</td><td>1</td><td>选择ALU第二个操作数(RD2/imm_32)</td></tr><tr><td>RegWrite</td><td>O</td><td>1</td><td>寄存器堆写入使能信号</td></tr><tr><td>MemWrite</td><td>O</td><td>1</td><td>DM中RAM写入使能信号</td></tr><tr><td>flowjudge</td><td>O</td><td>1</td><td>进行运算溢出判断(当前指令集中只有addi有效)</td></tr><tr><td>shiftvar</td><td>O</td><td>1</td><td>选择以寄存器的[4:0]位进行移位</td></tr><tr><td>ralink</td><td>O</td><td>1</td><td>定向向31号寄存器中写入(jal指令)</td></tr><tr><td>PCtoReg</td><td>O</td><td>1</td><td>将PC+4值作为写入数据存入寄存器堆(jal/jalr)</td></tr><tr><td>EXTOp</td><td>O</td><td>1</td><td>对立即数进行符号/0扩展</td></tr><tr><td>branch</td><td>O</td><td>1</td><td>是否为B类跳转指令</td></tr><tr><td>branchOp</td><td>O</td><td>[2:0]</td><td>对B类跳转指令进行编码</td></tr><tr><td>ALUOp</td><td>O</td><td>[3:0]</td><td>ALU操作控制信号</td></tr><tr><td>LSOp</td><td>O</td><td>[2:0]</td><td>DM操作控制信号</td></tr><tr><td>NPCOp</td><td>O</td><td>[1:0]</td><td>NPC地址选择信号</td></tr></tbody></table><p><strong>注：控制信号在对应使用模块中进行说明，P4的控制信号中取消了P3中的MemRead信号，感觉上要简洁一些</strong></p><h4 id=2设计代码示例我的控制器风格>2.设计代码示例——我的控制器风格<a hidden class=anchor aria-hidden=true href=#2设计代码示例我的控制器风格>#</a></h4><p>​ 设计代码比较长，只举例说明，<strong>好传统是利用localparam定义opcode和funct，用case语句进行分支选择而不是if-else</strong></p><p><strong>注意：每次信号传入时的寄存器集体清零操作</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">23
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">24
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">25
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">26
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">27
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">28
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">29
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">30
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">31
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">32
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">33
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">34
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">35
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">36
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">37
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">38
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">39
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">40
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">41
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">42
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">43
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">44
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">45
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">46
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">47
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">48
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">49
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">50
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>module</span> Controller(
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>5</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] opcode,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>5</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] funct,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> MemtoReg,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> MemWrite,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> ALUSrc,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> RegWrite,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> EXTOp,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> RegDst,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> PCtoReg,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> ralink,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> shiftvar,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> flowjudge,   <span style=color:#6272a4>//由于要求实现的add sub不进行溢出判断 应该当前实现的指令中需要判断的只有addi
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> Branch,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>wire</span> [<span style=color:#bd93f9>2</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] branchOp,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>wire</span> [<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] NPCOp,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>wire</span> [<span style=color:#bd93f9>3</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] ALUOp,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>wire</span> [<span style=color:#bd93f9>2</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] LSOp
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#6272a4>//有寄存器赋初值问题
</span></span></span><span style=display:flex><span><span style=color:#6272a4>//R型指令
</span></span></span><span style=display:flex><span><span style=color:#6272a4>//(运算)
</span></span></span><span style=display:flex><span><span style=color:#8be9fd>reg</span> op_add;
</span></span><span style=display:flex><span>...
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> R <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>6</span><span style=color:#bd93f9>&#39;b000000</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> _add <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>6</span><span style=color:#bd93f9>&#39;b100000</span>;
</span></span><span style=display:flex><span>...
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#6272a4>//识别指令
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>*</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span><span style=color:#6272a4>//控制信号清0
</span></span></span><span style=display:flex><span>op_add <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>case</span>(opcode)
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>R <span style=color:#ff79c6>:</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>case</span>(funct)
</span></span><span style=display:flex><span>_add <span style=color:#ff79c6>:</span> op_add <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>;
</span></span><span style=display:flex><span>...
</span></span><span style=display:flex><span><span style=color:#ff79c6>endcase</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>  
</span></span><span style=display:flex><span>...
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#ff79c6>endcase</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#6272a4>//连接输出 
</span></span></span><span style=display:flex><span>RegWrite <span style=color:#ff79c6>=</span>  op_add <span style=color:#ff79c6>|</span> ... ;
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=3指令与控制信号汇总表>3.指令与控制信号汇总表<a hidden class=anchor aria-hidden=true href=#3指令与控制信号汇总表>#</a></h4><table><thead><tr><th>控制信号</th><th>有效指令</th></tr></thead><tbody><tr><td>MemtoReg</td><td>lw,lh,lb,lhu,lbu</td></tr><tr><td>RegDst</td><td>add,sub,and,or,xor,nor,sll,srl,sra,sllv,srlv,srav,slt,sltu,jr,jalr(R型指令)</td></tr><tr><td>ALUSrc</td><td>sw,lw,sh,sb,lh,lhu,lb,lhu,lui,addi,addiu,andi,ori,xori,slti,sltiu</td></tr><tr><td>RegWrite</td><td>slt,sltu,xor,nor,or,and,add,sub,lui,ori,andi,xori,addi,addiu,lw,lh,lb,lhu,lbu,jal,jalr,sll,srl,sra,sllv,srlv,srav,slti,sltiu</td></tr><tr><td>MemWrite</td><td>sw,sb,sh</td></tr><tr><td>flowjudge</td><td>addi</td></tr><tr><td>shiftvar</td><td>sllv,srlv,srav</td></tr><tr><td>ralink</td><td>jal</td></tr><tr><td>PCtoReg</td><td>jal,jalr</td></tr><tr><td>EXTOp</td><td>addi,addiu,slti,sltiu,sw,sh,sb,lw,lh,lb,lhu,lbu,beq,bne,bgtz,bgez,bltz,blez</td></tr><tr><td>Branch</td><td>beq,bne,bgtz,bgez,bltz,blez</td></tr><tr><td>branchOp[2]</td><td>bne</td></tr><tr><td>branchOp[1]</td><td>bgtz,blez</td></tr><tr><td>branchOp[0]</td><td>bgez,blez,bltz</td></tr><tr><td>ALUOp[3]</td><td>srl,srlv,sra,srav,slt,sltu,slti,sltiu</td></tr><tr><td>ALUOp[2]</td><td>sll,sllv,xori,nor,lui,xor</td></tr><tr><td>ALUOp[1]</td><td>add,addi,addiu,sub,nor,sll,sllv,slt,slti,sltiu,sw,sh,sb,lw,lh,lhu,lb,lbu</td></tr><tr><td>ALUOp[0]</td><td>or,ori,sub,xor,xori,sll,sllv,sra,srav,sltu,sltiu</td></tr><tr><td>NPCOp[1]</td><td>jalr,jr,j,jal</td></tr><tr><td>NPCOp[0]</td><td>jalr,jr,beq,bne,bgtz,bgez,bltz,blez</td></tr><tr><td>LSOp[2]</td><td>lh,lhu,lb,lbu</td></tr><tr><td>LSOp[1]</td><td>lb,lbu,lw,sb</td></tr><tr><td>LSOp[0]</td><td>sh,lw,lhu,lbu</td></tr></tbody></table><h3 id=7-ext符号扩展单元>7. EXT符号扩展单元<a hidden class=anchor aria-hidden=true href=#7-ext符号扩展单元>#</a></h3><h4 id=端口定义列表-4>端口定义列表<a hidden class=anchor aria-hidden=true href=#端口定义列表-4>#</a></h4><table><thead><tr><th>名称</th><th>方向</th><th>位宽</th><th>功能</th></tr></thead><tbody><tr><td>imm</td><td>I</td><td>[15:0]</td><td>进行扩展的16位立即数</td></tr><tr><td>EXTOp</td><td>I</td><td>1</td><td>选择进行符号扩展或0扩展</td></tr><tr><td>imm_31</td><td>O</td><td>[31:0]</td><td>进行扩展后的结果</td></tr></tbody></table><h3 id=8-dm数据存储>8. DM数据存储<a hidden class=anchor aria-hidden=true href=#8-dm数据存储>#</a></h3><h4 id=1端口定义列表-2>1.端口定义列表<a hidden class=anchor aria-hidden=true href=#1端口定义列表-2>#</a></h4><table><thead><tr><th>名称</th><th>方向</th><th>位宽</th><th>功能</th></tr></thead><tbody><tr><td>address</td><td>I</td><td>[31:0]</td><td>写入/读取地址</td></tr><tr><td>datawrite</td><td>I</td><td>[31:0]</td><td>写入数据</td></tr><tr><td>MemWrite</td><td>I</td><td>1</td><td>RAM写入使能信号</td></tr><tr><td>clk</td><td>I</td><td>1</td><td>时钟信号</td></tr><tr><td>reset</td><td>I</td><td>1</td><td>同步复位信号</td></tr><tr><td>LSOp</td><td>I</td><td>[2:0]</td><td>对/字/半字/字节操作</td></tr><tr><td>readata</td><td>O</td><td>[31:0]</td><td>读出数据</td></tr></tbody></table><h5 id=lsop编码与对应指令>LSOp编码与对应指令<a hidden class=anchor aria-hidden=true href=#lsop编码与对应指令>#</a></h5><table><thead><tr><th>LSOp编码</th><th>对应的存/取指令</th></tr></thead><tbody><tr><td>000</td><td>sw</td></tr><tr><td>001</td><td>sh</td></tr><tr><td>010</td><td>sb</td></tr><tr><td>011</td><td>lw</td></tr><tr><td>100</td><td>lh</td></tr><tr><td>101</td><td>lhu</td></tr><tr><td>110</td><td>lb</td></tr><tr><td>111</td><td>lbu</td></tr></tbody></table><h4 id=2设计代码-1>2.设计代码:<a hidden class=anchor aria-hidden=true href=#2设计代码-1>#</a></h4><p>​ 依旧是延续P3中先将对应地址处数据读出再插入的思想，其中存储为时序逻辑，读取为组合逻辑。(但是写起来要比logisim简单太多),使用3072个32位寄存器数组模拟RAM。</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">  1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">  2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">  3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">  4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">  5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">  6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">  7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">  8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">  9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 17
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 18
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 19
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 20
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 21
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 22
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 23
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 24
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 25
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 26
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 27
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 28
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 29
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 30
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 31
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 32
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 33
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 34
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 35
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 36
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 37
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 38
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 39
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 40
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 41
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 42
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 43
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 44
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 45
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 46
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 47
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 48
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 49
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 50
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 51
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 52
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 53
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 54
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 55
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 56
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 57
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 58
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 59
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 60
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 61
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 62
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 63
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 64
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 65
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 66
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 67
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 68
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 69
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 70
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 71
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 72
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 73
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 74
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 75
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 76
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 77
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 78
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 79
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 80
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 81
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 82
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 83
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 84
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 85
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 86
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 87
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 88
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 89
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 90
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 91
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 92
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 93
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 94
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 95
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 96
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 97
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 98
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 99
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">100
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">101
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">102
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">103
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">104
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">105
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">106
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">107
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">108
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">109
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">110
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#6272a4>//要求的容量为12KB 3072*32bit
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>module</span> DM(
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> clk,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> reset,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> MemWrite,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>2</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] LSOp,  <span style=color:#6272a4>//w h b
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] address,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] datawrite,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] dataread
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#8be9fd>reg</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] RAM[<span style=color:#bd93f9>3071</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>];
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> sw <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b000</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> sh <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b001</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> sb <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b010</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> lw <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b011</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> lh <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b100</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> lhu <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b101</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> lb <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b110</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> lbu <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b111</span>;
</span></span><span style=display:flex><span><span style=color:#6272a4>//读出该地址处存储的数据
</span></span></span><span style=display:flex><span><span style=color:#8be9fd>reg</span> tmp <span style=color:#ff79c6>=</span> RAM[address[<span style=color:#bd93f9>13</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>2</span>]];
</span></span><span style=display:flex><span><span style=color:#6272a4>// write to RAM
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>integer</span> i <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>0</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>posedge</span> clk) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>if</span>(reset) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>for</span>(i <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>0</span> ; i <span style=color:#ff79c6>&lt;</span> <span style=color:#bd93f9>3072</span> ; i <span style=color:#ff79c6>=</span> i <span style=color:#ff79c6>+</span> <span style=color:#bd93f9>1</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            RAM[i] <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (MemWrite) <span style=color:#ff79c6>begin</span> <span style=color:#6272a4>//对LSOp进行分类
</span></span></span><span style=display:flex><span>    <span style=color:#ff79c6>if</span>(LSOp <span style=color:#ff79c6>==</span> sw) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        RAM[address[<span style=color:#bd93f9>13</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>2</span>]] <span style=color:#ff79c6>&lt;=</span> datawrite;
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (LSOp <span style=color:#ff79c6>==</span> sh) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span>(address[<span style=color:#bd93f9>1</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            RAM[address[<span style=color:#bd93f9>13</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>2</span>]] <span style=color:#ff79c6>&lt;=</span> {datawrite[<span style=color:#bd93f9>15</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>],tmp[<span style=color:#bd93f9>15</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            RAM[address[<span style=color:#bd93f9>13</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>2</span>]] <span style=color:#ff79c6>&lt;=</span> {tmp[<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>16</span>],datawrite[<span style=color:#bd93f9>15</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (LSOp <span style=color:#ff79c6>==</span> sb) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span>(address[<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>2</span><span style=color:#bd93f9>&#39;b00</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            RAM[address[<span style=color:#bd93f9>13</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>2</span>]] <span style=color:#ff79c6>&lt;=</span> {tmp[<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>8</span>],datawrite[<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (address[<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>2</span><span style=color:#bd93f9>&#39;b01</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            RAM[address[<span style=color:#bd93f9>13</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>2</span>]] <span style=color:#ff79c6>&lt;=</span> {tmp[<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>16</span>],datawrite[<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>],tmp[<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (address[<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>2</span><span style=color:#bd93f9>&#39;b10</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            RAM[address[<span style=color:#bd93f9>13</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>2</span>]] <span style=color:#ff79c6>&lt;=</span> {tmp[<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>24</span>],datawrite[<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>],tmp[<span style=color:#bd93f9>15</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            RAM[address[<span style=color:#bd93f9>13</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>2</span>]] <span style=color:#ff79c6>&lt;=</span> {datawrite[<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>],tmp[<span style=color:#bd93f9>23</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>  
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#6272a4>//read from RAM
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>*</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>if</span>(LSOp <span style=color:#ff79c6>==</span> lw) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        dataread <span style=color:#ff79c6>=</span> tmp;
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (LSOp <span style=color:#ff79c6>==</span> lh) <span style=color:#ff79c6>begin</span>  <span style=color:#6272a4>// sign-extend
</span></span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span>(address[<span style=color:#bd93f9>1</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {{<span style=color:#bd93f9>16</span>{tmp[<span style=color:#bd93f9>15</span>]}},tmp[<span style=color:#bd93f9>15</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {{<span style=color:#bd93f9>16</span>{tmp[<span style=color:#bd93f9>31</span>]}},tmp[<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>16</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (LSOp <span style=color:#ff79c6>==</span> lhu) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span>(address[<span style=color:#bd93f9>1</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {<span style=color:#bd93f9>16</span><span style=color:#bd93f9>&#39;b0</span>,tmp[<span style=color:#bd93f9>15</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {<span style=color:#bd93f9>16</span><span style=color:#bd93f9>&#39;b0</span>,tmp[<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>16</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (LSOp <span style=color:#ff79c6>==</span> lb) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span>(address[<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>2</span><span style=color:#bd93f9>&#39;b00</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {{<span style=color:#bd93f9>24</span>{tmp[<span style=color:#bd93f9>7</span>]}},tmp[<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (address[<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>2</span><span style=color:#bd93f9>&#39;b01</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {{<span style=color:#bd93f9>24</span>{tmp[<span style=color:#bd93f9>15</span>]}},tmp[<span style=color:#bd93f9>15</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>8</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (address[<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>2</span><span style=color:#bd93f9>&#39;b10</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {{<span style=color:#bd93f9>24</span>{tmp[<span style=color:#bd93f9>23</span>]}},tmp[<span style=color:#bd93f9>23</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>16</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {{<span style=color:#bd93f9>24</span>{tmp[<span style=color:#bd93f9>31</span>]}},tmp[<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>24</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span>(address[<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>2</span><span style=color:#bd93f9>&#39;b00</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {<span style=color:#bd93f9>24</span><span style=color:#bd93f9>&#39;b0</span>,tmp[<span style=color:#bd93f9>7</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (address[<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>2</span><span style=color:#bd93f9>&#39;b01</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {<span style=color:#bd93f9>24</span><span style=color:#bd93f9>&#39;b0</span>,tmp[<span style=color:#bd93f9>15</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>8</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span> (address[<span style=color:#bd93f9>1</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>2</span><span style=color:#bd93f9>&#39;b10</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {<span style=color:#bd93f9>24</span><span style=color:#bd93f9>&#39;b0</span>,tmp[<span style=color:#bd93f9>23</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>16</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            dataread <span style=color:#ff79c6>=</span> {<span style=color:#bd93f9>24</span><span style=color:#bd93f9>&#39;b0</span>,tmp[<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>24</span>]};
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h3 id=9sel-b-b类指令判断单元>9.Sel-B B类指令判断单元<a hidden class=anchor aria-hidden=true href=#9sel-b-b类指令判断单元>#</a></h3><h4 id=1端口定义列表-3>1.端口定义列表<a hidden class=anchor aria-hidden=true href=#1端口定义列表-3>#</a></h4><table><thead><tr><th>名称</th><th>方向</th><th>位宽</th><th>功能</th></tr></thead><tbody><tr><td>data</td><td>I</td><td>[31:0]</td><td>rs寄存器中的值</td></tr><tr><td>judge</td><td>I</td><td>[4:0]</td><td>区分bltz/bgez</td></tr><tr><td>branchOp</td><td>I</td><td>[2:0]</td><td>指令编码</td></tr><tr><td>equal</td><td>I</td><td>1</td><td>beq判断相等</td></tr><tr><td>branch</td><td>I</td><td>1</td><td>是否为B类指令</td></tr><tr><td>result</td><td>O</td><td>1</td><td>执行B类跳转指令</td></tr></tbody></table><h5 id=branchop编码与对应指令>branchOp编码与对应指令<a hidden class=anchor aria-hidden=true href=#branchop编码与对应指令>#</a></h5><table><thead><tr><th>branchOp编码</th><th>对应指令</th></tr></thead><tbody><tr><td>000</td><td>beq</td></tr><tr><td>001</td><td>bltz</td></tr><tr><td>001</td><td>bgez</td></tr><tr><td>010</td><td>bgtz</td></tr><tr><td>011</td><td>blez</td></tr><tr><td>100</td><td>bne</td></tr></tbody></table><h4 id=2设计代码-2>2.设计代码<a hidden class=anchor aria-hidden=true href=#2设计代码-2>#</a></h4><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">23
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">24
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">25
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">26
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">27
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">28
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">29
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">30
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">31
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>module</span> SelectB(
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] data,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] judge, <span style=color:#6272a4>//实际上只用最后一位
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> equal,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> Branch,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>2</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] branchOp,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> <span style=color:#8be9fd>reg</span> result
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> beq <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b000</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> bgez_bltz <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b001</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> bgtz <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b010</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> blez <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b011</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>localparam</span> bne <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>3</span><span style=color:#bd93f9>&#39;b100</span>;
</span></span><span style=display:flex><span><span style=color:#ff79c6>always</span>@(<span style=color:#ff79c6>*</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>case</span>(branchOp)
</span></span><span style=display:flex><span>    beq <span style=color:#ff79c6>:</span> result <span style=color:#ff79c6>=</span> equal <span style=color:#ff79c6>&amp;</span> Branch;
</span></span><span style=display:flex><span>    bne <span style=color:#ff79c6>:</span> result <span style=color:#ff79c6>=</span> (<span style=color:#ff79c6>~</span>equal) <span style=color:#ff79c6>&amp;</span> Branch;
</span></span><span style=display:flex><span>    bgez_bltz <span style=color:#ff79c6>:</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>if</span>(judge[<span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>) <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            result <span style=color:#ff79c6>=</span> ($signed(data) <span style=color:#ff79c6>&gt;=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>) <span style=color:#ff79c6>&amp;</span> Branch;
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>            result <span style=color:#ff79c6>=</span> ($signed(data) <span style=color:#ff79c6>&lt;</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>) <span style=color:#ff79c6>&amp;</span> Branch;
</span></span><span style=display:flex><span>        <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>    bgtz <span style=color:#ff79c6>:</span> result <span style=color:#ff79c6>=</span> ($signed(data) <span style=color:#ff79c6>&gt;</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>) <span style=color:#ff79c6>&amp;</span> Branch; 
</span></span><span style=display:flex><span>    blez <span style=color:#ff79c6>:</span> result <span style=color:#ff79c6>=</span> ($signed(data) <span style=color:#ff79c6>&lt;=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>) <span style=color:#ff79c6>&amp;</span> Branch;
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>endcase</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h3 id=10mux多路选择器集成文件>10.MUX多路选择器集成文件<a hidden class=anchor aria-hidden=true href=#10mux多路选择器集成文件>#</a></h3><p>​ 将电路中用到的四个多路选择器在MUX.v中保存为四个模块，在mips.v中进行调用.</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">23
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">24
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">25
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">26
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">27
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">28
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">29
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">30
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">31
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">32
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">33
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">34
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">35
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">36
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">37
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">38
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">39
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">40
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">41
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">42
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">43
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">44
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">45
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">46
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">47
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">48
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">49
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">50
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">51
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">52
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">53
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">54
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">55
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">56
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">57
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#6272a4>//寄存器写入地址选择 rt / rd / ra
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>module</span> selTorD (
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] rt,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] rd,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> <span style=color:#8be9fd>wire</span> RegDst,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] r0
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span> r0 <span style=color:#ff79c6>=</span> (RegDst <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>) <span style=color:#ff79c6>?</span> rd <span style=color:#ff79c6>:</span> rt;
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#6272a4>// rtd / ra?
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>module</span> selR0orRA(
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] r0,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> ralink,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] RegAddr
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span> RegAddr <span style=color:#ff79c6>=</span> (ralink <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>) <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;b11111</span> <span style=color:#ff79c6>:</span> r0;
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#6272a4>//寄存器写入数据选择
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>module</span> ALUorDM(
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] ALUresult,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] DMdata,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> MemtoReg,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] data0
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span> data0 <span style=color:#ff79c6>=</span> (MemtoReg <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>) <span style=color:#ff79c6>?</span> DMdata <span style=color:#ff79c6>:</span> ALUresult;
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>module</span> data0orPC(
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] data0,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] pc,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> PCtoReg,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] RegData
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span> RegData <span style=color:#ff79c6>=</span> (PCtoReg <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>) <span style=color:#ff79c6>?</span> pc <span style=color:#ff79c6>:</span> data0;
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#6272a4>//ALU移位选择
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>module</span> RegorShamt(
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] shamt,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] readdata1,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> shiftvar,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] shift
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span> shift <span style=color:#ff79c6>=</span> (shiftvar <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>) <span style=color:#ff79c6>?</span> readdata1[<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>:</span> shamt;
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#6272a4>//ALU src_B选择
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>module</span> ALUsrc_B(
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] readdata2,
</span></span><span style=display:flex><span><span style=color:#ff79c6>input</span>[<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] offset, <span style=color:#6272a4>//imm_32
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>input</span> ALUSrc,
</span></span><span style=display:flex><span><span style=color:#ff79c6>output</span> [<span style=color:#bd93f9>31</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] DatatoSrcB
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span> DatatoSrcB <span style=color:#ff79c6>=</span> (ALUSrc <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>) <span style=color:#ff79c6>?</span> offset <span style=color:#ff79c6>:</span> readdata2;
</span></span><span style=display:flex><span><span style=color:#ff79c6>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h3 id=11顶层电路连接>11.顶层电路连接<a hidden class=anchor aria-hidden=true href=#11顶层电路连接>#</a></h3><p>​ 顶层电路连接主要是利用与端口位宽配对的wire类型变量连接起实例化的各个模块。模块实例化使用指定端口的模式例如</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>IS top_is(
</span></span><span style=display:flex><span>    .instr(instr),
</span></span><span style=display:flex><span>    .opcode(opcode),
</span></span><span style=display:flex><span>    .rs(rs),
</span></span><span style=display:flex><span>    .rt(rt),
</span></span><span style=display:flex><span>    .rd(rd),
</span></span><span style=display:flex><span>    .shamt(shamt),
</span></span><span style=display:flex><span>    .funct(funct),
</span></span><span style=display:flex><span>    .imm(imm),
</span></span><span style=display:flex><span>    .address(j_address)
</span></span><span style=display:flex><span>);
</span></span></code></pre></td></tr></table></div></div><p><strong>注意：确保在顶层电路中的所有连线(wire型变量)都要提前声明好位宽，我出的大部分bug都是因为这个原因，用到一个新的连线时立马声明该变量，否则ISE运行并不会报错，而是将该变量作为位宽为1处理，导致数据丢失，体现在在仿真时出现红线或蓝线，但是这种情况下ISE会给WARNING</strong></p><p><strong>WARNING:</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#8be9fd;font-style:italic>WARNING:</span> File <span style=color:#f1fa8c>&#34;C:/Users/123/Desktop/P4-CPU/mips.v&#34;</span> Line <span style=color:#bd93f9>92.</span>  For instance uut<span style=color:#ff79c6>/</span>top_ALUorDM<span style=color:#ff79c6>/</span>, width <span style=color:#bd93f9>32</span> of formal port ALUresult is <span style=color:#ff79c6>not</span> equal to width <span style=color:#bd93f9>1</span> of actual signal ALUresult.
</span></span></code></pre></td></tr></table></div></div><h2 id=二test-scheme>二.test scheme<a hidden class=anchor aria-hidden=true href=#二test-scheme>#</a></h2><p>​ 编写测试数据如下，对顶层模块建立testbench进行仿真模拟即可而不需要对各个模块分别模拟。</p><pre tabindex=0><code class=language-MIPS data-lang=MIPS>lui $0, 19569
lui $1, 39483
lui $2, 18131
lui $3, 22132
lui $4, 24751
lui $5, 54167
lui $6, 26566
lui $7, 45168
lui $8, 33552
lui $9, 8645
lui $10, 60414
lui $11, 33459
lui $12, 53176
lui $13, 47958
lui $14, 2778
lui $15, 60761
lui $16, 2966
lui $17, 51490
lui $18, 46369
lui $19, 35006
lui $20, 64454
lui $21, 52806
lui $22, 21466
lui $23, 39517
lui $24, 11681
lui $25, 46088
lui $26, 61510
lui $27, 30570
lui $28, 37526
lui $29, 15029
lui $30, 40281
lui $31, 43390
ori $0 $17, 19261
ori $1 $19, 12907
ori $2 $20, 48520
ori $3 $23, 60075
ori $4 $13, 57134
ori $5 $19, 17016
ori $6 $3, 58700
ori $7 $3, 22848
ori $8 $20, 15970
ori $9 $13, 34258
ori $10 $18, 49197
ori $11 $4, 11904
ori $12 $7, 54536
ori $13 $3, 6104
ori $14 $23, 16686
ori $15 $2, 41533
ori $16 $16, 59774
ori $17 $25, 45854
ori $18 $3, 64205
ori $19 $30, 56319
ori $20 $13, 26681
ori $21 $28, 32553
ori $22 $17, 3876
ori $23 $16, 54173
ori $24 $11, 45867
ori $25 $24, 43728
ori $26 $24, 33566
ori $27 $5, 43487
ori $28 $24, 31006
ori $29 $4, 8142
ori $30 $10, 38515
ori $31 $16, 40043
ori $t0, $zero, 0
ori $t1, $zero, 12288
ori $t2, $zero, 4
lui $at, 0xffff
ori $at, $at, 0xdf92
label_2bc0125f7fa011ee863a00007f000001:
beq $t0, $t1, label_2bc012607fa011ee8f8e00007f000001
nop

sw $v0, 8302($at)
add $v0, $v0, $v1

add $t0, $t0, $t2
add $at, $at, $t2
beq $0, $0, label_2bc0125f7fa011ee863a00007f000001
nop
label_2bc012607fa011ee8f8e00007f000001:
ori $s4, $v1, 34376
lui $a1, 32325
add $a1, $v0, $v0
add $t6, $s5, $a1
lui $s3, 54505
sub $v0, $t6, $t9
sub $s3, $t6, $a3
add $s7, $s1, $t9
lui $t8, 35300
ori $t1, $s7, 45350
sub $a0, $s0, $s0
sub $t1, $s6, $s1
ori $t6, $t8, 412
sub $a2, $t0, $t2
lui $s4, 32853
add $s5, $s0, $a0
ori $t9, $s2, 11912
ori $t5, $t6, 11999
lui $t5, 56242
sub $t9, $a2, $a2
sub $t0, $t4, $a2
sub $t3, $t9, $s1
ori $s5, $s6, 58937
sub $t5, $a2, $s3
ori $t7, $a1, 18664
sub $s3, $t8, $t0
lui $a0, 12092
lui $t3, 64848
lui $a0, 9488
sub $t9, $s1, $t8
lui $s7, 16221
add $v1, $t4, $t7
ori $a0, $t7, 60726
lui $s2, 10927
ori $v0, $a3, 13512
ori $a1, $s0, 15142
sub $t5, $t3, $t1
lui $s5, 2741
sub $s4, $t8, $t3
add $v0, $t3, $a0
add $s5, $s7, $a0
ori $t5, $a1, 24324
ori $t3, $s4, 35988
sub $t8, $s4, $s1
sub $s6, $s7, $t5
add $s7, $t3, $t2
add $s3, $v0, $t9
sub $t1, $s3, $a3
sub $t8, $t4, $s6
ori $s5, $t2, 23014
ori $s6, $s3, 63729
ori $t9, $s2, 121
ori $s4, $v1, 34411
lui $t1, 37485
sub $s3, $a2, $a0
sub $t6, $t0, $s1
add $s2, $s2, $s1
add $s5, $s3, $a1
sub $s3, $s3, $s1
sub $t3, $t7, $t4
ori $t6, $s6, 24400
ori $s5, $a1, 52111
add $t5, $t9, $s5
lui $s1, 64114
add $s6, $t5, $v1
lui $s2, 50457
lui $v0, 16829
sub $s2, $t3, $t7
ori $a3, $t9, 49220
sub $a3, $t0, $s4
sub $a3, $s7, $s4
add $s5, $s4, $a2
lui $s0, 55025
add $s1, $s1, $t0
add $a0, $t4, $t9
add $t0, $s4, $v0
ori $a3, $t3, 28342
add $v1, $a1, $a0
sub $t0, $t2, $s7
lui $v1, 40464
lui $a2, 50250
lui $t1, 57460
add $v1, $a2, $v0
sub $s5, $t8, $t1
add $s7, $v1, $s6
ori $t5, $t3, 32301
ori $s5, $t7, 40728
sub $s0, $a0, $t9
sub $t3, $t2, $t9
lui $s7, 6500
add $a2, $t7, $t2
add $s3, $s0, $s4
sub $v0, $t8, $a3
lui $t2, 33066
add $s7, $v1, $a0
ori $s0, $t2, 62213
sub $s7, $s4, $v0
lui $s1, 65402
lui $a2, 47639
lui $s5, 26593
ori $t0, $zero, 0
ori $t1, $zero, 12288
ori $t2, $zero, 4
lui $at, 0xffff
ori $at, $at, 0xd918
label_2bc0628f7fa011ee9e7700007f000001:
beq $t0, $t1, label_2bc094567fa011ee879600007f000001
nop

lw $v0, 9960($at)
add $v0, $v0, $v1

add $t0, $t0, $t2
add $at, $at, $t2
beq $0, $0, label_2bc0628f7fa011ee9e7700007f000001
nop
label_2bc094567fa011ee879600007f000001:
</code></pre><h2 id=三思考题>三.思考题<a hidden class=anchor aria-hidden=true href=#三思考题>#</a></h2><h4 id=1addr信号从哪里来addr位数为什么是132>1.addr信号从哪里来？addr位数为什么是[13:2]?<a hidden class=anchor aria-hidden=true href=#1addr信号从哪里来addr位数为什么是132>#</a></h4><p>​ addr信号来自ALU的计算结果，DM中RAM是按照字寻址，而传入的地址为字节，故左移两位，按字取地址</p><h4 id=2比较两种控制器示例>2.比较两种控制器示例<a hidden class=anchor aria-hidden=true href=#2比较两种控制器示例>#</a></h4><p>​ 第二种依靠信号进行输出更好，符合电路的或逻辑，便于进行后续开发，只需要在后边补充或运算元素，举例如下</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>assign</span> RegWrite <span style=color:#ff79c6>=</span> op_add <span style=color:#ff79c6>|</span> op_sbu <span style=color:#ff79c6>|</span> op_and ...
</span></span></code></pre></td></tr></table></div></div><h4 id=3比较同步复位与异步复位中reset与clk信号优先级>3.比较同步复位与异步复位中reset与clk信号优先级<a hidden class=anchor aria-hidden=true href=#3比较同步复位与异步复位中reset与clk信号优先级>#</a></h4><ol><li>异步复位：reset优先级高于clk，无论何时都会复位</li><li>同步复位：reset优先级低于clk，只有在时钟上升沿才会进行复位</li></ol><h4 id=4请说明为什么在忽略溢出的前提下addi-与-addiu-是等价的add-与-addu-是等价的>4.请说明为什么在忽略溢出的前提下，addi 与 addiu 是等价的，add 与 addu 是等价的<a hidden class=anchor aria-hidden=true href=#4请说明为什么在忽略溢出的前提下addi-与-addiu-是等价的add-与-addu-是等价的>#</a></h4><p>​ addi相比addiu加入了溢出检测,add相比addu加入溢出检测</p><p>​ 以add和addu为例，有符号运算中最高位为符号位，关于add指令的RTL语言描述如下:</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">5
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>temp <span style=color:#ff79c6>&lt;-</span> (GPR[rs]<span style=color:#bd93f9>31</span> <span style=color:#ff79c6>||</span> GPR[rs]) <span style=color:#ff79c6>+</span> (GPR[rt]<span style=color:#bd93f9>31</span> <span style=color:#ff79c6>||</span> GPR[rt])
</span></span><span style=display:flex><span><span style=color:#ff79c6>if</span> temp32 <span style=color:#ff79c6>!=</span> temp31 (<span style=color:#bd93f9>32</span>位的temp <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>31</span>位的temp)
</span></span><span style=display:flex><span>    SignalException(IntegerOverflow)
</span></span><span style=display:flex><span><span style=color:#ff79c6>else</span> 
</span></span><span style=display:flex><span>    GPR[rd] <span style=color:#ff79c6>&lt;-</span> temp
</span></span></code></pre></td></tr></table></div></div><p>​ 当GPR[rs]和[rt]的第30位都为1且符号位相同时，就分别对应着正数和负数的溢出情况，则<code>temp32 != temp31</code>判断溢出，抛出异常，如不检测溢出，则不会抛出异常，正常计算，故是等价的。</p></div><footer class=post-footer><ul class=post-tags><li><a href=https://coder0xe.github.io/tags/nov/>Nov</a></li></ul><nav class=paginav><a class=prev href=https://coder0xe.github.io/posts/p5-pipeline-cpu-design-document/><span class=title>« Prev</span><br><span>P5-pipeline-CPU-Design-Document</span>
</a><a class=next href=https://coder0xe.github.io/posts/p3-logisim-cpu-design/><span class=title>Next »</span><br><span>支持40条指令P3_logisim_CPU</span></a></nav><ul class=share-buttons><li><a target=_blank rel="noopener noreferrer" aria-label="share 支持40条指令P4_Verilog_CPU on x" href="https://x.com/intent/tweet/?text=%e6%94%af%e6%8c%8140%e6%9d%a1%e6%8c%87%e4%bb%a4P4_Verilog_CPU&amp;url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp4-verilog-cpu%2f&amp;hashtags=Nov"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446C483.971.0 512 28.03 512 62.554zM269.951 190.75 182.567 75.216H56L207.216 272.95 63.9 436.783h61.366L235.9 310.383l96.667 126.4H456L298.367 228.367l134-153.151H371.033zM127.633 110h36.468l219.38 290.065H349.5z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share 支持40条指令P4_Verilog_CPU on linkedin" href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp4-verilog-cpu%2f&amp;title=%e6%94%af%e6%8c%8140%e6%9d%a1%e6%8c%87%e4%bb%a4P4_Verilog_CPU&amp;summary=%e6%94%af%e6%8c%8140%e6%9d%a1%e6%8c%87%e4%bb%a4P4_Verilog_CPU&amp;source=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp4-verilog-cpu%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM160.461 423.278V197.561h-75.04v225.717h75.04zm270.539.0V293.839c0-69.333-37.018-101.586-86.381-101.586-39.804.0-57.634 21.891-67.617 37.266v-31.958h-75.021c.995 21.181.0 225.717.0 225.717h75.02V297.222c0-6.748.486-13.492 2.474-18.315 5.414-13.475 17.767-27.434 38.494-27.434 27.135.0 38.007 20.707 38.007 51.037v120.768H431zM123.448 88.722C97.774 88.722 81 105.601 81 127.724c0 21.658 16.264 39.002 41.455 39.002h.484c26.165.0 42.452-17.344 42.452-39.002-.485-22.092-16.241-38.954-41.943-39.002z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share 支持40条指令P4_Verilog_CPU on reddit" href="https://reddit.com/submit?url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp4-verilog-cpu%2f&title=%e6%94%af%e6%8c%8140%e6%9d%a1%e6%8c%87%e4%bb%a4P4_Verilog_CPU"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM446 265.638c0-22.964-18.616-41.58-41.58-41.58-11.211.0-21.361 4.457-28.841 11.666-28.424-20.508-67.586-33.757-111.204-35.278l18.941-89.121 61.884 13.157c.756 15.734 13.642 28.29 29.56 28.29 16.407.0 29.706-13.299 29.706-29.701.0-16.403-13.299-29.702-29.706-29.702-11.666.0-21.657 6.792-26.515 16.578l-69.105-14.69c-1.922-.418-3.939-.042-5.585 1.036-1.658 1.073-2.811 2.761-3.224 4.686l-21.152 99.438c-44.258 1.228-84.046 14.494-112.837 35.232-7.468-7.164-17.589-11.591-28.757-11.591-22.965.0-41.585 18.616-41.585 41.58.0 16.896 10.095 31.41 24.568 37.918-.639 4.135-.99 8.328-.99 12.576.0 63.977 74.469 115.836 166.33 115.836s166.334-51.859 166.334-115.836c0-4.218-.347-8.387-.977-12.493 14.564-6.47 24.735-21.034 24.735-38.001zM326.526 373.831c-20.27 20.241-59.115 21.816-70.534 21.816-11.428.0-50.277-1.575-70.522-21.82-3.007-3.008-3.007-7.882.0-10.889 3.003-2.999 7.882-3.003 10.885.0 12.777 12.781 40.11 17.317 59.637 17.317 19.522.0 46.86-4.536 59.657-17.321 3.016-2.999 7.886-2.995 10.885.008 3.008 3.011 3.003 7.882-.008 10.889zm-5.23-48.781c-16.373.0-29.701-13.324-29.701-29.698.0-16.381 13.328-29.714 29.701-29.714 16.378.0 29.706 13.333 29.706 29.714.0 16.374-13.328 29.698-29.706 29.698zM160.91 295.348c0-16.381 13.328-29.71 29.714-29.71 16.369.0 29.689 13.329 29.689 29.71.0 16.373-13.32 29.693-29.689 29.693-16.386.0-29.714-13.32-29.714-29.693z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share 支持40条指令P4_Verilog_CPU on facebook" href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp4-verilog-cpu%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H342.978V319.085h66.6l12.672-82.621h-79.272v-53.617c0-22.603 11.073-44.636 46.58-44.636H425.6v-70.34s-32.71-5.582-63.982-5.582c-65.288.0-107.96 39.569-107.96 111.204v62.971h-72.573v82.621h72.573V512h-191.104c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share 支持40条指令P4_Verilog_CPU on whatsapp" href="https://api.whatsapp.com/send?text=%e6%94%af%e6%8c%8140%e6%9d%a1%e6%8c%87%e4%bb%a4P4_Verilog_CPU%20-%20https%3a%2f%2fcoder0xe.github.io%2fposts%2fp4-verilog-cpu%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zm-58.673 127.703c-33.842-33.881-78.847-52.548-126.798-52.568-98.799.0-179.21 80.405-179.249 179.234-.013 31.593 8.241 62.428 23.927 89.612l-25.429 92.884 95.021-24.925c26.181 14.28 55.659 21.807 85.658 21.816h.074c98.789.0 179.206-80.413 179.247-179.243.018-47.895-18.61-92.93-52.451-126.81zM263.976 403.485h-.06c-26.734-.01-52.954-7.193-75.828-20.767l-5.441-3.229-56.386 14.792 15.05-54.977-3.542-5.637c-14.913-23.72-22.791-51.136-22.779-79.287.033-82.142 66.867-148.971 149.046-148.971 39.793.014 77.199 15.531 105.329 43.692 28.128 28.16 43.609 65.592 43.594 105.4-.034 82.149-66.866 148.983-148.983 148.984zm81.721-111.581c-4.479-2.242-26.499-13.075-30.604-14.571-4.105-1.495-7.091-2.241-10.077 2.241-2.986 4.483-11.569 14.572-14.182 17.562-2.612 2.988-5.225 3.364-9.703 1.12-4.479-2.241-18.91-6.97-36.017-22.23C231.8 264.15 222.81 249.484 220.198 245s-.279-6.908 1.963-9.14c2.016-2.007 4.48-5.232 6.719-7.847 2.24-2.615 2.986-4.484 4.479-7.472 1.493-2.99.747-5.604-.374-7.846-1.119-2.241-10.077-24.288-13.809-33.256-3.635-8.733-7.327-7.55-10.077-7.688-2.609-.13-5.598-.158-8.583-.158-2.986.0-7.839 1.121-11.944 5.604-4.105 4.484-15.675 15.32-15.675 37.364.0 22.046 16.048 43.342 18.287 46.332 2.24 2.99 31.582 48.227 76.511 67.627 10.685 4.615 19.028 7.371 25.533 9.434 10.728 3.41 20.492 2.929 28.209 1.775 8.605-1.285 26.499-10.833 30.231-21.295 3.732-10.464 3.732-19.431 2.612-21.298-1.119-1.869-4.105-2.99-8.583-5.232z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share 支持40条指令P4_Verilog_CPU on telegram" href="https://telegram.me/share/url?text=%e6%94%af%e6%8c%8140%e6%9d%a1%e6%8c%87%e4%bb%a4P4_Verilog_CPU&amp;url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp4-verilog-cpu%2f"><svg viewBox="2 2 28 28" height="30" width="30" fill="currentColor"><path d="M26.49 29.86H5.5a3.37 3.37.0 01-2.47-1 3.35 3.35.0 01-1-2.47V5.48A3.36 3.36.0 013 3 3.37 3.37.0 015.5 2h21A3.38 3.38.0 0129 3a3.36 3.36.0 011 2.46V26.37a3.35 3.35.0 01-1 2.47 3.38 3.38.0 01-2.51 1.02zm-5.38-6.71a.79.79.0 00.85-.66L24.73 9.24a.55.55.0 00-.18-.46.62.62.0 00-.41-.17q-.08.0-16.53 6.11a.59.59.0 00-.41.59.57.57.0 00.43.52l4 1.24 1.61 4.83a.62.62.0 00.63.43.56.56.0 00.4-.17L16.54 20l4.09 3A.9.9.0 0021.11 23.15zM13.8 20.71l-1.21-4q8.72-5.55 8.78-5.55c.15.0.23.0.23.16a.18.18.0 010 .06s-2.51 2.3-7.52 6.8z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share 支持40条指令P4_Verilog_CPU on ycombinator" href="https://news.ycombinator.com/submitlink?t=%e6%94%af%e6%8c%8140%e6%9d%a1%e6%8c%87%e4%bb%a4P4_Verilog_CPU&u=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp4-verilog-cpu%2f"><svg width="30" height="30" viewBox="0 0 512 512" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446zM183.8767 87.9921h-62.034L230.6673 292.4508V424.0079h50.6655V292.4508L390.1575 87.9921H328.1233L256 238.2489z"/></svg></a></li></ul></footer></article></main><footer class=footer><span>&copy; 2026 <a href=https://coder0xe.github.io/>coder0xe's blog</a></span> ·
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
<a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg viewBox="0 0 12 6" fill="currentColor"><path d="M12 6H0l6-6z"/></svg>
</a><script>let menu=document.getElementById("menu");if(menu){const e=localStorage.getItem("menu-scroll-position");e&&(menu.scrollLeft=parseInt(e,10)),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}}document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{const e=document.querySelector("html");e.dataset.theme==="dark"?(e.dataset.theme="light",localStorage.setItem("pref-theme","light")):(e.dataset.theme="dark",localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="copy";function s(){t.innerHTML="copied!",setTimeout(()=>{t.innerHTML="copy"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>