# Reading pref.tcl
# do t2b_riscv_cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/store_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:28 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/store_extend.v 
# -- Compiling module store_extend
# 
# Top level modules:
# 	store_extend
# End time: 23:01:28 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/reset_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:28 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/reset_ff.v 
# -- Compiling module reset_ff
# 
# Top level modules:
# 	reset_ff
# End time: 23:01:28 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:28 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:01:28 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/mux4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:28 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 23:01:28 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:28 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 23:01:28 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:28 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 23:01:28 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/load_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:28 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/load_extend.v 
# -- Compiling module load_extend
# 
# Top level modules:
# 	load_extend
# End time: 23:01:29 on Nov 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/imm_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:29 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/imm_extend.v 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 23:01:29 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:29 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:01:29 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:29 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 23:01:29 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:29 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 23:01:29 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:29 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:01:29 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/verilog_codes {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:29 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/verilog_codes/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:01:29 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:29 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 23:01:30 on Nov 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:30 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/riscv_cpu.v 
# -- Compiling module riscv_cpu
# 
# Top level modules:
# 	riscv_cpu
# End time: 23:01:30 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/t2b_riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:30 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/t2b_riscv_cpu.v 
# -- Compiling module t2b_riscv_cpu
# 
# Top level modules:
# 	t2b_riscv_cpu
# End time: 23:01:30 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:30 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/instr_mem.v 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 23:01:30 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu\ (1)/t2b_riscv_cpu/simulation/modelsim {D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:30 on Nov 15,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/simulation/modelsim" D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 23:01:30 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 23:01:30 on Nov 15,2023
# Loading work.tb
# Loading work.t2b_riscv_cpu
# Loading work.riscv_cpu
# Loading work.controller
# Loading work.main_decoder
# Loading work.alu_decoder
# Loading work.datapath
# Loading work.reset_ff
# Loading work.adder
# Loading work.mux2
# Loading work.reg_file
# Loading work.imm_extend
# Loading work.alu
# Loading work.load_extend
# Loading work.mux4
# Loading work.store_extend
# Loading work.instr_mem
# Loading work.data_mem
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aniru  Hostname: ANI_LAPPY  ProcessID: 55512
#           Attempting to use alternate WLF file "./wlfta7strk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta7strk
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 ms
# Expected NODE POINT =  0, Actual NODE POINT =          0
# No Error in this Node Point.
# 
# Expected NODE POINT =  1, Actual NODE POINT =          1
# No Error in this Node Point.
# 
# Expected NODE POINT =  2, Actual NODE POINT =          2
# No Error in this Node Point.
# 
# Expected NODE POINT =  8, Actual NODE POINT =          8
# No Error in this Node Point.
# 
# Expected NODE POINT = 12, Actual NODE POINT =         12
# No Error in this Node Point.
# 
# Expected NODE POINT = 13, Actual NODE POINT =         13
# No Error in this Node Point.
# 
# Expected NODE POINT = 14, Actual NODE POINT =         14
# No Error in this Node Point.
# 
# Expected NODE POINT = 15, Actual NODE POINT =         15
# No Error in this Node Point.
# 
# No errors encountered, congratulations!
# ** Note: $stop    : D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/simulation/modelsim/tb.v(89)
#    Time: 226325 ns  Iteration: 1  Instance: /tb
# Break in Module tb at D:/AT_23-24/2396#25_ab#2396_Task2B/t2b_riscv_cpu (1)/t2b_riscv_cpu/simulation/modelsim/tb.v line 89
