--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml schema1.twx schema1.ncd -o schema1.twr schema1.pcf -ucf
GenIO.ucf -ucf LCD.ucf -ucf ADC_DAC.ucf

Design file:              schema1.ncd
Physical constraint file: schema1.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2604 paths analyzed, 529 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.474ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_2 (SLICE_X54Y11.F4), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/regADC_DI_21 (FF)
  Destination:          XLXI_3/regDI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.088 - 0.099)
  Source Clock:         Clk_BUFGP falling at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/regADC_DI_21 to XLXI_3/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y12.XQ      Tcko                  0.591   XLXN_18<5>
                                                       XLXI_1/regADC_DI_21
    SLICE_X40Y12.G3      net (fanout=2)        1.695   XLXN_18<5>
    SLICE_X40Y12.F5      Tif5                  1.033   XLXI_3/Mmux_Digit_4_f51
                                                       XLXI_3/Mmux_Digit_63
                                                       XLXI_3/Mmux_Digit_4_f5_0
    SLICE_X40Y12.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_4_f51
    SLICE_X40Y12.FX      Tinafx                0.364   XLXI_3/Mmux_Digit_4_f51
                                                       XLXI_3/Mmux_Digit_3_f6_0
    SLICE_X40Y13.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_3_f61
    SLICE_X40Y13.Y       Tif6y                 0.409   XLXI_3/Digit<1>
                                                       XLXI_3/Mmux_Digit_2_f7_0
    SLICE_X54Y11.G2      net (fanout=6)        1.344   XLXI_3/Digit<1>
    SLICE_X54Y11.Y       Tilo                  0.759   XLXI_3/regDI<2>
                                                       XLXI_3/regDI_mux0001<5>107
    SLICE_X54Y11.F4      net (fanout=1)        0.639   XLXI_3/regDI_mux0001<5>107/O
    SLICE_X54Y11.CLK     Tfck                  0.892   XLXI_3/regDI<2>
                                                       XLXI_3/regDI_mux0001<5>1221
                                                       XLXI_3/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (4.048ns logic, 3.678ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/regADC_DI_29 (FF)
  Destination:          XLXI_3/regDI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.957ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/regADC_DI_29 to XLXI_3/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y22.XQ      Tcko                  0.592   XLXN_18<13>
                                                       XLXI_1/regADC_DI_29
    SLICE_X40Y12.F3      net (fanout=10)       0.925   XLXN_18<13>
    SLICE_X40Y12.F5      Tif5                  1.033   XLXI_3/Mmux_Digit_4_f51
                                                       XLXI_3/Mmux_Digit_51
                                                       XLXI_3/Mmux_Digit_4_f5_0
    SLICE_X40Y12.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_4_f51
    SLICE_X40Y12.FX      Tinafx                0.364   XLXI_3/Mmux_Digit_4_f51
                                                       XLXI_3/Mmux_Digit_3_f6_0
    SLICE_X40Y13.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_3_f61
    SLICE_X40Y13.Y       Tif6y                 0.409   XLXI_3/Digit<1>
                                                       XLXI_3/Mmux_Digit_2_f7_0
    SLICE_X54Y11.G2      net (fanout=6)        1.344   XLXI_3/Digit<1>
    SLICE_X54Y11.Y       Tilo                  0.759   XLXI_3/regDI<2>
                                                       XLXI_3/regDI_mux0001<5>107
    SLICE_X54Y11.F4      net (fanout=1)        0.639   XLXI_3/regDI_mux0001<5>107/O
    SLICE_X54Y11.CLK     Tfck                  0.892   XLXI_3/regDI<2>
                                                       XLXI_3/regDI_mux0001<5>1221
                                                       XLXI_3/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      6.957ns (4.049ns logic, 2.908ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/regADC_DI_23 (FF)
  Destination:          XLXI_3/regDI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.088 - 0.099)
  Source Clock:         Clk_BUFGP falling at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/regADC_DI_23 to XLXI_3/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.XQ      Tcko                  0.591   XLXN_18<7>
                                                       XLXI_1/regADC_DI_23
    SLICE_X42Y14.G3      net (fanout=2)        0.907   XLXN_18<7>
    SLICE_X42Y14.F5      Tif5                  1.033   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_69
                                                       XLXI_3/Mmux_Digit_4_f5_2
    SLICE_X42Y14.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_4_f53
    SLICE_X42Y14.FX      Tinafx                0.364   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_3_f6_2
    SLICE_X42Y15.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_3_f63
    SLICE_X42Y15.Y       Tif6y                 0.409   XLXI_3/Digit<3>
                                                       XLXI_3/Mmux_Digit_2_f7_2
    SLICE_X54Y11.G1      net (fanout=6)        1.248   XLXI_3/Digit<3>
    SLICE_X54Y11.Y       Tilo                  0.759   XLXI_3/regDI<2>
                                                       XLXI_3/regDI_mux0001<5>107
    SLICE_X54Y11.F4      net (fanout=1)        0.639   XLXI_3/regDI_mux0001<5>107/O
    SLICE_X54Y11.CLK     Tfck                  0.892   XLXI_3/regDI<2>
                                                       XLXI_3/regDI_mux0001<5>1221
                                                       XLXI_3/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (4.048ns logic, 2.794ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_0 (SLICE_X57Y3.G1), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/regADC_DI_21 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.445ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/regADC_DI_21 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y12.XQ      Tcko                  0.591   XLXN_18<5>
                                                       XLXI_1/regADC_DI_21
    SLICE_X40Y12.G3      net (fanout=2)        1.695   XLXN_18<5>
    SLICE_X40Y12.F5      Tif5                  1.033   XLXI_3/Mmux_Digit_4_f51
                                                       XLXI_3/Mmux_Digit_63
                                                       XLXI_3/Mmux_Digit_4_f5_0
    SLICE_X40Y12.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_4_f51
    SLICE_X40Y12.FX      Tinafx                0.364   XLXI_3/Mmux_Digit_4_f51
                                                       XLXI_3/Mmux_Digit_3_f6_0
    SLICE_X40Y13.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_3_f61
    SLICE_X40Y13.Y       Tif6y                 0.409   XLXI_3/Digit<1>
                                                       XLXI_3/Mmux_Digit_2_f7_0
    SLICE_X56Y2.G3       net (fanout=6)        1.541   XLXI_3/Digit<1>
    SLICE_X56Y2.Y        Tilo                  0.759   XLXI_3/regDI<5>
                                                       XLXI_3/Hex2ASCII<4>1
    SLICE_X57Y3.G1       net (fanout=2)        0.216   XLXI_3/Hex2ASCII<4>
    SLICE_X57Y3.CLK      Tgck                  0.837   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_mux0001<7>1111
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      7.445ns (3.993ns logic, 3.452ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/regADC_DI_23 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.974ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/regADC_DI_23 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.XQ      Tcko                  0.591   XLXN_18<7>
                                                       XLXI_1/regADC_DI_23
    SLICE_X42Y14.G3      net (fanout=2)        0.907   XLXN_18<7>
    SLICE_X42Y14.F5      Tif5                  1.033   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_69
                                                       XLXI_3/Mmux_Digit_4_f5_2
    SLICE_X42Y14.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_4_f53
    SLICE_X42Y14.FX      Tinafx                0.364   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_3_f6_2
    SLICE_X42Y15.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_3_f63
    SLICE_X42Y15.Y       Tif6y                 0.409   XLXI_3/Digit<3>
                                                       XLXI_3/Mmux_Digit_2_f7_2
    SLICE_X56Y2.G2       net (fanout=6)        1.858   XLXI_3/Digit<3>
    SLICE_X56Y2.Y        Tilo                  0.759   XLXI_3/regDI<5>
                                                       XLXI_3/Hex2ASCII<4>1
    SLICE_X57Y3.G1       net (fanout=2)        0.216   XLXI_3/Hex2ASCII<4>
    SLICE_X57Y3.CLK      Tgck                  0.837   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_mux0001<7>1111
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      6.974ns (3.993ns logic, 2.981ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/regADC_DI_19 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.851ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/regADC_DI_19 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y12.XQ      Tcko                  0.592   XLXN_18<3>
                                                       XLXI_1/regADC_DI_19
    SLICE_X42Y14.G2      net (fanout=2)        0.783   XLXN_18<3>
    SLICE_X42Y14.F5      Tif5                  1.033   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_69
                                                       XLXI_3/Mmux_Digit_4_f5_2
    SLICE_X42Y14.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_4_f53
    SLICE_X42Y14.FX      Tinafx                0.364   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_3_f6_2
    SLICE_X42Y15.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_3_f63
    SLICE_X42Y15.Y       Tif6y                 0.409   XLXI_3/Digit<3>
                                                       XLXI_3/Mmux_Digit_2_f7_2
    SLICE_X56Y2.G2       net (fanout=6)        1.858   XLXI_3/Digit<3>
    SLICE_X56Y2.Y        Tilo                  0.759   XLXI_3/regDI<5>
                                                       XLXI_3/Hex2ASCII<4>1
    SLICE_X57Y3.G1       net (fanout=2)        0.216   XLXI_3/Hex2ASCII<4>
    SLICE_X57Y3.CLK      Tgck                  0.837   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_mux0001<7>1111
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (3.994ns logic, 2.857ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_5 (SLICE_X56Y2.F4), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/regADC_DI_21 (FF)
  Destination:          XLXI_3/regDI_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.326ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/regADC_DI_21 to XLXI_3/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y12.XQ      Tcko                  0.591   XLXN_18<5>
                                                       XLXI_1/regADC_DI_21
    SLICE_X40Y12.G3      net (fanout=2)        1.695   XLXN_18<5>
    SLICE_X40Y12.F5      Tif5                  1.033   XLXI_3/Mmux_Digit_4_f51
                                                       XLXI_3/Mmux_Digit_63
                                                       XLXI_3/Mmux_Digit_4_f5_0
    SLICE_X40Y12.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_4_f51
    SLICE_X40Y12.FX      Tinafx                0.364   XLXI_3/Mmux_Digit_4_f51
                                                       XLXI_3/Mmux_Digit_3_f6_0
    SLICE_X40Y13.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_3_f61
    SLICE_X40Y13.Y       Tif6y                 0.409   XLXI_3/Digit<1>
                                                       XLXI_3/Mmux_Digit_2_f7_0
    SLICE_X56Y2.G3       net (fanout=6)        1.541   XLXI_3/Digit<1>
    SLICE_X56Y2.Y        Tilo                  0.759   XLXI_3/regDI<5>
                                                       XLXI_3/Hex2ASCII<4>1
    SLICE_X56Y2.F4       net (fanout=2)        0.042   XLXI_3/Hex2ASCII<4>
    SLICE_X56Y2.CLK      Tfck                  0.892   XLXI_3/regDI<5>
                                                       XLXI_3/regDI_mux0001<2>571
                                                       XLXI_3/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      7.326ns (4.048ns logic, 3.278ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/regADC_DI_23 (FF)
  Destination:          XLXI_3/regDI_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.855ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/regADC_DI_23 to XLXI_3/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.XQ      Tcko                  0.591   XLXN_18<7>
                                                       XLXI_1/regADC_DI_23
    SLICE_X42Y14.G3      net (fanout=2)        0.907   XLXN_18<7>
    SLICE_X42Y14.F5      Tif5                  1.033   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_69
                                                       XLXI_3/Mmux_Digit_4_f5_2
    SLICE_X42Y14.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_4_f53
    SLICE_X42Y14.FX      Tinafx                0.364   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_3_f6_2
    SLICE_X42Y15.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_3_f63
    SLICE_X42Y15.Y       Tif6y                 0.409   XLXI_3/Digit<3>
                                                       XLXI_3/Mmux_Digit_2_f7_2
    SLICE_X56Y2.G2       net (fanout=6)        1.858   XLXI_3/Digit<3>
    SLICE_X56Y2.Y        Tilo                  0.759   XLXI_3/regDI<5>
                                                       XLXI_3/Hex2ASCII<4>1
    SLICE_X56Y2.F4       net (fanout=2)        0.042   XLXI_3/Hex2ASCII<4>
    SLICE_X56Y2.CLK      Tfck                  0.892   XLXI_3/regDI<5>
                                                       XLXI_3/regDI_mux0001<2>571
                                                       XLXI_3/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      6.855ns (4.048ns logic, 2.807ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/regADC_DI_19 (FF)
  Destination:          XLXI_3/regDI_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/regADC_DI_19 to XLXI_3/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y12.XQ      Tcko                  0.592   XLXN_18<3>
                                                       XLXI_1/regADC_DI_19
    SLICE_X42Y14.G2      net (fanout=2)        0.783   XLXN_18<3>
    SLICE_X42Y14.F5      Tif5                  1.033   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_69
                                                       XLXI_3/Mmux_Digit_4_f5_2
    SLICE_X42Y14.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_4_f53
    SLICE_X42Y14.FX      Tinafx                0.364   XLXI_3/Mmux_Digit_4_f53
                                                       XLXI_3/Mmux_Digit_3_f6_2
    SLICE_X42Y15.FXINA   net (fanout=1)        0.000   XLXI_3/Mmux_Digit_3_f63
    SLICE_X42Y15.Y       Tif6y                 0.409   XLXI_3/Digit<3>
                                                       XLXI_3/Mmux_Digit_2_f7_2
    SLICE_X56Y2.G2       net (fanout=6)        1.858   XLXI_3/Digit<3>
    SLICE_X56Y2.Y        Tilo                  0.759   XLXI_3/regDI<5>
                                                       XLXI_3/Hex2ASCII<4>1
    SLICE_X56Y2.F4       net (fanout=2)        0.042   XLXI_3/Hex2ASCII<4>
    SLICE_X56Y2.CLK      Tfck                  0.892   XLXI_3/regDI<5>
                                                       XLXI_3/regDI_mux0001<2>571
                                                       XLXI_3/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (4.049ns logic, 2.683ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/regADC_DI_23 (SLICE_X39Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.976ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/regADC_DI_22 (FF)
  Destination:          XLXI_1/regADC_DI_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.976ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 30.000ns
  Destination Clock:    Clk_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/regADC_DI_22 to XLXI_1/regADC_DI_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.YQ      Tcko                  0.470   XLXN_18<7>
                                                       XLXI_1/regADC_DI_22
    SLICE_X39Y13.BX      net (fanout=2)        0.413   XLXN_18<6>
    SLICE_X39Y13.CLK     Tckdi       (-Th)    -0.093   XLXN_18<7>
                                                       XLXI_1/regADC_DI_23
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (0.563ns logic, 0.413ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/regADC_DI_12 (SLICE_X43Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.978ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/regADC_DI_11 (FF)
  Destination:          XLXI_1/regADC_DI_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 30.000ns
  Destination Clock:    Clk_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/regADC_DI_11 to XLXI_1/regADC_DI_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y13.YQ      Tcko                  0.470   XLXN_19<12>
                                                       XLXI_1/regADC_DI_11
    SLICE_X43Y13.BX      net (fanout=2)        0.415   XLXN_19<11>
    SLICE_X43Y13.CLK     Tckdi       (-Th)    -0.093   XLXN_19<12>
                                                       XLXI_1/regADC_DI_12
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.563ns logic, 0.415ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/regADC_DI_6 (SLICE_X41Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.978ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/regADC_DI_5 (FF)
  Destination:          XLXI_1/regADC_DI_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP falling at 30.000ns
  Destination Clock:    Clk_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/regADC_DI_5 to XLXI_1/regADC_DI_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y11.YQ      Tcko                  0.470   XLXN_19<6>
                                                       XLXI_1/regADC_DI_5
    SLICE_X41Y11.BX      net (fanout=2)        0.415   XLXN_19<5>
    SLICE_X41Y11.CLK     Tckdi       (-Th)    -0.093   XLXN_19<6>
                                                       XLXI_1/regADC_DI_6
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.563ns logic, 0.415ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_3/regDnI/CLK
  Logical resource: XLXI_3/regDnI/CK
  Location pin: SLICE_X64Y20.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_3/regDnI/CLK
  Logical resource: XLXI_3/regDnI/CK
  Location pin: SLICE_X64Y20.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_3/regDnI/CLK
  Logical resource: XLXI_3/regDnI/CK
  Location pin: SLICE_X64Y20.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   10.084|    7.737|    5.198|    2.621|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2604 paths, 0 nets, and 962 connections

Design statistics:
   Minimum period:  15.474ns{1}   (Maximum frequency:  64.625MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 22 13:58:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



