// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_0_proc19_HH_
#define _Loop_0_proc19_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Loop_0_proc19_zigbkb.h"

namespace ap_rtl {

struct Loop_0_proc19 : public sc_module {
    // Port declarations 83
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<2> > i_0_i_i;
    sc_out< sc_lv<1> > in1_buf_0_address0;
    sc_out< sc_logic > in1_buf_0_ce0;
    sc_out< sc_logic > in1_buf_0_we0;
    sc_out< sc_lv<6> > in1_buf_0_d0;
    sc_out< sc_lv<1> > in1_buf_1_address0;
    sc_out< sc_logic > in1_buf_1_ce0;
    sc_out< sc_logic > in1_buf_1_we0;
    sc_out< sc_lv<6> > in1_buf_1_d0;
    sc_out< sc_lv<1> > in1_buf_2_address0;
    sc_out< sc_logic > in1_buf_2_ce0;
    sc_out< sc_logic > in1_buf_2_we0;
    sc_out< sc_lv<6> > in1_buf_2_d0;
    sc_out< sc_lv<1> > in1_buf_3_address0;
    sc_out< sc_logic > in1_buf_3_ce0;
    sc_out< sc_logic > in1_buf_3_we0;
    sc_out< sc_lv<6> > in1_buf_3_d0;
    sc_out< sc_lv<1> > in1_buf_4_address0;
    sc_out< sc_logic > in1_buf_4_ce0;
    sc_out< sc_logic > in1_buf_4_we0;
    sc_out< sc_lv<6> > in1_buf_4_d0;
    sc_out< sc_lv<1> > in1_buf_5_address0;
    sc_out< sc_logic > in1_buf_5_ce0;
    sc_out< sc_logic > in1_buf_5_we0;
    sc_out< sc_lv<6> > in1_buf_5_d0;
    sc_out< sc_lv<1> > in1_buf_6_address0;
    sc_out< sc_logic > in1_buf_6_ce0;
    sc_out< sc_logic > in1_buf_6_we0;
    sc_out< sc_lv<6> > in1_buf_6_d0;
    sc_out< sc_lv<1> > in1_buf_7_address0;
    sc_out< sc_logic > in1_buf_7_ce0;
    sc_out< sc_logic > in1_buf_7_we0;
    sc_out< sc_lv<6> > in1_buf_7_d0;
    sc_out< sc_lv<1> > in1_buf_8_address0;
    sc_out< sc_logic > in1_buf_8_ce0;
    sc_out< sc_logic > in1_buf_8_we0;
    sc_out< sc_lv<6> > in1_buf_8_d0;
    sc_out< sc_lv<1> > in1_buf_9_address0;
    sc_out< sc_logic > in1_buf_9_ce0;
    sc_out< sc_logic > in1_buf_9_we0;
    sc_out< sc_lv<6> > in1_buf_9_d0;
    sc_out< sc_lv<1> > in1_buf_10_address0;
    sc_out< sc_logic > in1_buf_10_ce0;
    sc_out< sc_logic > in1_buf_10_we0;
    sc_out< sc_lv<6> > in1_buf_10_d0;
    sc_out< sc_lv<1> > in1_buf_11_address0;
    sc_out< sc_logic > in1_buf_11_ce0;
    sc_out< sc_logic > in1_buf_11_we0;
    sc_out< sc_lv<6> > in1_buf_11_d0;
    sc_out< sc_lv<1> > in1_buf_12_address0;
    sc_out< sc_logic > in1_buf_12_ce0;
    sc_out< sc_logic > in1_buf_12_we0;
    sc_out< sc_lv<6> > in1_buf_12_d0;
    sc_out< sc_lv<1> > in1_buf_13_address0;
    sc_out< sc_logic > in1_buf_13_ce0;
    sc_out< sc_logic > in1_buf_13_we0;
    sc_out< sc_lv<6> > in1_buf_13_d0;
    sc_out< sc_lv<1> > in1_buf_14_address0;
    sc_out< sc_logic > in1_buf_14_ce0;
    sc_out< sc_logic > in1_buf_14_we0;
    sc_out< sc_lv<6> > in1_buf_14_d0;
    sc_out< sc_lv<1> > in1_buf_15_address0;
    sc_out< sc_logic > in1_buf_15_ce0;
    sc_out< sc_logic > in1_buf_15_we0;
    sc_out< sc_lv<6> > in1_buf_15_d0;
    sc_out< sc_lv<1> > i_0_i_i_c_din;
    sc_in< sc_logic > i_0_i_i_c_full_n;
    sc_out< sc_logic > i_0_i_i_c_write;
    sc_in< sc_lv<62> > imatrix_offset;
    sc_in< sc_lv<62> > omatrix_offset;
    sc_out< sc_lv<62> > imatrix_offset_out_din;
    sc_in< sc_logic > imatrix_offset_out_full_n;
    sc_out< sc_logic > imatrix_offset_out_write;
    sc_out< sc_lv<62> > omatrix_offset_out_din;
    sc_in< sc_logic > omatrix_offset_out_full_n;
    sc_out< sc_logic > omatrix_offset_out_write;


    // Module declarations
    Loop_0_proc19(sc_module_name name);
    SC_HAS_PROCESS(Loop_0_proc19);

    ~Loop_0_proc19();

    sc_trace_file* mVcdFile;

    Loop_0_proc19_zigbkb* zigzag_index_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > zigzag_index_address0;
    sc_signal< sc_logic > zigzag_index_ce0;
    sc_signal< sc_lv<6> > zigzag_index_q0;
    sc_signal< sc_lv<6> > zigzag_index_address1;
    sc_signal< sc_logic > zigzag_index_ce1;
    sc_signal< sc_lv<6> > zigzag_index_q1;
    sc_signal< sc_lv<6> > zigzag_index_address2;
    sc_signal< sc_logic > zigzag_index_ce2;
    sc_signal< sc_lv<6> > zigzag_index_q2;
    sc_signal< sc_lv<6> > zigzag_index_address3;
    sc_signal< sc_logic > zigzag_index_ce3;
    sc_signal< sc_lv<6> > zigzag_index_q3;
    sc_signal< sc_lv<6> > zigzag_index_address4;
    sc_signal< sc_logic > zigzag_index_ce4;
    sc_signal< sc_lv<6> > zigzag_index_q4;
    sc_signal< sc_lv<6> > zigzag_index_address5;
    sc_signal< sc_logic > zigzag_index_ce5;
    sc_signal< sc_lv<6> > zigzag_index_q5;
    sc_signal< sc_lv<6> > zigzag_index_address6;
    sc_signal< sc_logic > zigzag_index_ce6;
    sc_signal< sc_lv<6> > zigzag_index_q6;
    sc_signal< sc_lv<6> > zigzag_index_address7;
    sc_signal< sc_logic > zigzag_index_ce7;
    sc_signal< sc_lv<6> > zigzag_index_q7;
    sc_signal< sc_lv<6> > zigzag_index_address8;
    sc_signal< sc_logic > zigzag_index_ce8;
    sc_signal< sc_lv<6> > zigzag_index_q8;
    sc_signal< sc_lv<6> > zigzag_index_address9;
    sc_signal< sc_logic > zigzag_index_ce9;
    sc_signal< sc_lv<6> > zigzag_index_q9;
    sc_signal< sc_lv<6> > zigzag_index_address10;
    sc_signal< sc_logic > zigzag_index_ce10;
    sc_signal< sc_lv<6> > zigzag_index_q10;
    sc_signal< sc_lv<6> > zigzag_index_address11;
    sc_signal< sc_logic > zigzag_index_ce11;
    sc_signal< sc_lv<6> > zigzag_index_q11;
    sc_signal< sc_lv<6> > zigzag_index_address12;
    sc_signal< sc_logic > zigzag_index_ce12;
    sc_signal< sc_lv<6> > zigzag_index_q12;
    sc_signal< sc_lv<6> > zigzag_index_address13;
    sc_signal< sc_logic > zigzag_index_ce13;
    sc_signal< sc_lv<6> > zigzag_index_q13;
    sc_signal< sc_lv<6> > zigzag_index_address14;
    sc_signal< sc_logic > zigzag_index_ce14;
    sc_signal< sc_lv<6> > zigzag_index_q14;
    sc_signal< sc_lv<6> > zigzag_index_address15;
    sc_signal< sc_logic > zigzag_index_ce15;
    sc_signal< sc_lv<6> > zigzag_index_q15;
    sc_signal< sc_logic > i_0_i_i_c_blk_n;
    sc_signal< sc_logic > imatrix_offset_out_blk_n;
    sc_signal< sc_logic > omatrix_offset_out_blk_n;
    sc_signal< sc_lv<1> > tmp_fu_555_p1;
    sc_signal< sc_lv<1> > tmp_reg_893;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<6> > offset_i_i_i_i_fu_560_p3;
    sc_signal< sc_lv<6> > offset_i_i_i_i_reg_912;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond1_i_i_i_i_i_s_fu_568_p2;
    sc_signal< sc_lv<2> > newIndex_i_i_i_i_i_reg_925;
    sc_signal< sc_lv<6> > j_i_15_i_i_i_i_i_fu_868_p2;
    sc_signal< sc_lv<6> > j_i_15_i_i_i_i_i_reg_1005;
    sc_signal< sc_lv<6> > j_0_i_i_i_i_i_i_i_reg_544;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > tmp_1_i_i_i_i_i_i_fu_579_p1;
    sc_signal< sc_lv<64> > tmp_1_i_1_i_i_i_i_i_fu_611_p1;
    sc_signal< sc_lv<64> > tmp_1_i_2_i_i_i_i_i_fu_629_p1;
    sc_signal< sc_lv<64> > tmp_1_i_3_i_i_i_i_i_fu_647_p1;
    sc_signal< sc_lv<64> > tmp_1_i_4_i_i_i_i_i_fu_665_p1;
    sc_signal< sc_lv<64> > tmp_1_i_5_i_i_i_i_i_fu_683_p1;
    sc_signal< sc_lv<64> > tmp_1_i_6_i_i_i_i_i_fu_701_p1;
    sc_signal< sc_lv<64> > tmp_1_i_7_i_i_i_i_i_fu_719_p1;
    sc_signal< sc_lv<64> > tmp_1_i_8_i_i_i_i_i_fu_737_p1;
    sc_signal< sc_lv<64> > tmp_1_i_9_i_i_i_i_i_fu_755_p1;
    sc_signal< sc_lv<64> > tmp_1_i_i_i_i_i_i_20_fu_773_p1;
    sc_signal< sc_lv<64> > tmp_1_i_10_i_i_i_i_i_fu_791_p1;
    sc_signal< sc_lv<64> > tmp_1_i_11_i_i_i_i_i_fu_809_p1;
    sc_signal< sc_lv<64> > tmp_1_i_12_i_i_i_i_i_fu_827_p1;
    sc_signal< sc_lv<64> > tmp_1_i_13_i_i_i_i_i_fu_845_p1;
    sc_signal< sc_lv<64> > tmp_1_i_14_i_i_i_i_i_fu_863_p1;
    sc_signal< sc_lv<64> > newIndex1_i_i_i_i_i_fu_874_p1;
    sc_signal< sc_lv<6> > offset_i_i_i_i_i_i_fu_574_p2;
    sc_signal< sc_lv<5> > tmp_1_fu_594_p1;
    sc_signal< sc_lv<5> > tmp_i_i_i_fu_598_p2;
    sc_signal< sc_lv<6> > offset_i_1_i_i_i_i_i_fu_604_p3;
    sc_signal< sc_lv<5> > tmp_1_i_i_i_fu_616_p2;
    sc_signal< sc_lv<6> > offset_i_2_i_i_i_i_i_fu_622_p3;
    sc_signal< sc_lv<5> > tmp_2_i_i_i_fu_634_p2;
    sc_signal< sc_lv<6> > offset_i_3_i_i_i_i_i_fu_640_p3;
    sc_signal< sc_lv<5> > tmp_3_i_i_i_fu_652_p2;
    sc_signal< sc_lv<6> > offset_i_4_i_i_i_i_i_fu_658_p3;
    sc_signal< sc_lv<5> > tmp_4_i_i_i_fu_670_p2;
    sc_signal< sc_lv<6> > offset_i_5_i_i_i_i_i_fu_676_p3;
    sc_signal< sc_lv<5> > tmp_5_i_i_i_fu_688_p2;
    sc_signal< sc_lv<6> > offset_i_6_i_i_i_i_i_fu_694_p3;
    sc_signal< sc_lv<5> > tmp_6_i_i_i_fu_706_p2;
    sc_signal< sc_lv<6> > offset_i_7_i_i_i_i_i_fu_712_p3;
    sc_signal< sc_lv<5> > tmp_7_i_i_i_fu_724_p2;
    sc_signal< sc_lv<6> > offset_i_8_i_i_i_i_i_fu_730_p3;
    sc_signal< sc_lv<5> > tmp_8_i_i_i_fu_742_p2;
    sc_signal< sc_lv<6> > offset_i_9_i_i_i_i_i_fu_748_p3;
    sc_signal< sc_lv<5> > tmp_9_i_i_i_fu_760_p2;
    sc_signal< sc_lv<6> > offset_i_i_i_i_i_i_19_fu_766_p3;
    sc_signal< sc_lv<5> > tmp_i_i_i_21_fu_778_p2;
    sc_signal< sc_lv<6> > offset_i_10_i_i_i_i_s_fu_784_p3;
    sc_signal< sc_lv<5> > tmp_10_i_i_i_fu_796_p2;
    sc_signal< sc_lv<6> > offset_i_11_i_i_i_i_s_fu_802_p3;
    sc_signal< sc_lv<5> > tmp_11_i_i_i_fu_814_p2;
    sc_signal< sc_lv<6> > offset_i_12_i_i_i_i_s_fu_820_p3;
    sc_signal< sc_lv<5> > tmp_12_i_i_i_fu_832_p2;
    sc_signal< sc_lv<6> > offset_i_13_i_i_i_i_s_fu_838_p3;
    sc_signal< sc_lv<5> > tmp_13_i_i_i_fu_850_p2;
    sc_signal< sc_lv<6> > offset_i_14_i_i_i_i_s_fu_856_p3;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond1_i_i_i_i_i_s_fu_568_p2();
    void thread_i_0_i_i_c_blk_n();
    void thread_i_0_i_i_c_din();
    void thread_i_0_i_i_c_write();
    void thread_imatrix_offset_out_blk_n();
    void thread_imatrix_offset_out_din();
    void thread_imatrix_offset_out_write();
    void thread_in1_buf_0_address0();
    void thread_in1_buf_0_ce0();
    void thread_in1_buf_0_d0();
    void thread_in1_buf_0_we0();
    void thread_in1_buf_10_address0();
    void thread_in1_buf_10_ce0();
    void thread_in1_buf_10_d0();
    void thread_in1_buf_10_we0();
    void thread_in1_buf_11_address0();
    void thread_in1_buf_11_ce0();
    void thread_in1_buf_11_d0();
    void thread_in1_buf_11_we0();
    void thread_in1_buf_12_address0();
    void thread_in1_buf_12_ce0();
    void thread_in1_buf_12_d0();
    void thread_in1_buf_12_we0();
    void thread_in1_buf_13_address0();
    void thread_in1_buf_13_ce0();
    void thread_in1_buf_13_d0();
    void thread_in1_buf_13_we0();
    void thread_in1_buf_14_address0();
    void thread_in1_buf_14_ce0();
    void thread_in1_buf_14_d0();
    void thread_in1_buf_14_we0();
    void thread_in1_buf_15_address0();
    void thread_in1_buf_15_ce0();
    void thread_in1_buf_15_d0();
    void thread_in1_buf_15_we0();
    void thread_in1_buf_1_address0();
    void thread_in1_buf_1_ce0();
    void thread_in1_buf_1_d0();
    void thread_in1_buf_1_we0();
    void thread_in1_buf_2_address0();
    void thread_in1_buf_2_ce0();
    void thread_in1_buf_2_d0();
    void thread_in1_buf_2_we0();
    void thread_in1_buf_3_address0();
    void thread_in1_buf_3_ce0();
    void thread_in1_buf_3_d0();
    void thread_in1_buf_3_we0();
    void thread_in1_buf_4_address0();
    void thread_in1_buf_4_ce0();
    void thread_in1_buf_4_d0();
    void thread_in1_buf_4_we0();
    void thread_in1_buf_5_address0();
    void thread_in1_buf_5_ce0();
    void thread_in1_buf_5_d0();
    void thread_in1_buf_5_we0();
    void thread_in1_buf_6_address0();
    void thread_in1_buf_6_ce0();
    void thread_in1_buf_6_d0();
    void thread_in1_buf_6_we0();
    void thread_in1_buf_7_address0();
    void thread_in1_buf_7_ce0();
    void thread_in1_buf_7_d0();
    void thread_in1_buf_7_we0();
    void thread_in1_buf_8_address0();
    void thread_in1_buf_8_ce0();
    void thread_in1_buf_8_d0();
    void thread_in1_buf_8_we0();
    void thread_in1_buf_9_address0();
    void thread_in1_buf_9_ce0();
    void thread_in1_buf_9_d0();
    void thread_in1_buf_9_we0();
    void thread_j_i_15_i_i_i_i_i_fu_868_p2();
    void thread_newIndex1_i_i_i_i_i_fu_874_p1();
    void thread_offset_i_10_i_i_i_i_s_fu_784_p3();
    void thread_offset_i_11_i_i_i_i_s_fu_802_p3();
    void thread_offset_i_12_i_i_i_i_s_fu_820_p3();
    void thread_offset_i_13_i_i_i_i_s_fu_838_p3();
    void thread_offset_i_14_i_i_i_i_s_fu_856_p3();
    void thread_offset_i_1_i_i_i_i_i_fu_604_p3();
    void thread_offset_i_2_i_i_i_i_i_fu_622_p3();
    void thread_offset_i_3_i_i_i_i_i_fu_640_p3();
    void thread_offset_i_4_i_i_i_i_i_fu_658_p3();
    void thread_offset_i_5_i_i_i_i_i_fu_676_p3();
    void thread_offset_i_6_i_i_i_i_i_fu_694_p3();
    void thread_offset_i_7_i_i_i_i_i_fu_712_p3();
    void thread_offset_i_8_i_i_i_i_i_fu_730_p3();
    void thread_offset_i_9_i_i_i_i_i_fu_748_p3();
    void thread_offset_i_i_i_i_fu_560_p3();
    void thread_offset_i_i_i_i_i_i_19_fu_766_p3();
    void thread_offset_i_i_i_i_i_i_fu_574_p2();
    void thread_omatrix_offset_out_blk_n();
    void thread_omatrix_offset_out_din();
    void thread_omatrix_offset_out_write();
    void thread_tmp_10_i_i_i_fu_796_p2();
    void thread_tmp_11_i_i_i_fu_814_p2();
    void thread_tmp_12_i_i_i_fu_832_p2();
    void thread_tmp_13_i_i_i_fu_850_p2();
    void thread_tmp_1_fu_594_p1();
    void thread_tmp_1_i_10_i_i_i_i_i_fu_791_p1();
    void thread_tmp_1_i_11_i_i_i_i_i_fu_809_p1();
    void thread_tmp_1_i_12_i_i_i_i_i_fu_827_p1();
    void thread_tmp_1_i_13_i_i_i_i_i_fu_845_p1();
    void thread_tmp_1_i_14_i_i_i_i_i_fu_863_p1();
    void thread_tmp_1_i_1_i_i_i_i_i_fu_611_p1();
    void thread_tmp_1_i_2_i_i_i_i_i_fu_629_p1();
    void thread_tmp_1_i_3_i_i_i_i_i_fu_647_p1();
    void thread_tmp_1_i_4_i_i_i_i_i_fu_665_p1();
    void thread_tmp_1_i_5_i_i_i_i_i_fu_683_p1();
    void thread_tmp_1_i_6_i_i_i_i_i_fu_701_p1();
    void thread_tmp_1_i_7_i_i_i_i_i_fu_719_p1();
    void thread_tmp_1_i_8_i_i_i_i_i_fu_737_p1();
    void thread_tmp_1_i_9_i_i_i_i_i_fu_755_p1();
    void thread_tmp_1_i_i_i_fu_616_p2();
    void thread_tmp_1_i_i_i_i_i_i_20_fu_773_p1();
    void thread_tmp_1_i_i_i_i_i_i_fu_579_p1();
    void thread_tmp_2_i_i_i_fu_634_p2();
    void thread_tmp_3_i_i_i_fu_652_p2();
    void thread_tmp_4_i_i_i_fu_670_p2();
    void thread_tmp_5_i_i_i_fu_688_p2();
    void thread_tmp_6_i_i_i_fu_706_p2();
    void thread_tmp_7_i_i_i_fu_724_p2();
    void thread_tmp_8_i_i_i_fu_742_p2();
    void thread_tmp_9_i_i_i_fu_760_p2();
    void thread_tmp_fu_555_p1();
    void thread_tmp_i_i_i_21_fu_778_p2();
    void thread_tmp_i_i_i_fu_598_p2();
    void thread_zigzag_index_address0();
    void thread_zigzag_index_address1();
    void thread_zigzag_index_address10();
    void thread_zigzag_index_address11();
    void thread_zigzag_index_address12();
    void thread_zigzag_index_address13();
    void thread_zigzag_index_address14();
    void thread_zigzag_index_address15();
    void thread_zigzag_index_address2();
    void thread_zigzag_index_address3();
    void thread_zigzag_index_address4();
    void thread_zigzag_index_address5();
    void thread_zigzag_index_address6();
    void thread_zigzag_index_address7();
    void thread_zigzag_index_address8();
    void thread_zigzag_index_address9();
    void thread_zigzag_index_ce0();
    void thread_zigzag_index_ce1();
    void thread_zigzag_index_ce10();
    void thread_zigzag_index_ce11();
    void thread_zigzag_index_ce12();
    void thread_zigzag_index_ce13();
    void thread_zigzag_index_ce14();
    void thread_zigzag_index_ce15();
    void thread_zigzag_index_ce2();
    void thread_zigzag_index_ce3();
    void thread_zigzag_index_ce4();
    void thread_zigzag_index_ce5();
    void thread_zigzag_index_ce6();
    void thread_zigzag_index_ce7();
    void thread_zigzag_index_ce8();
    void thread_zigzag_index_ce9();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
