

================================================================
== Vivado HLS Report for 'simple_vec_dot_product'
================================================================
* Date:           Mon Feb 19 11:18:01 2018

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        simple_vec_dot_product_vivado
* Solution:       solution1
* Product family: virtex6
* Target device:  xc6vlx240tff1156-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   34|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         8|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.23ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a) nounwind, !map !13

ST_1: stg_11 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b) nounwind, !map !19

ST_1: stg_12 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %out) nounwind, !map !23

ST_1: stg_13 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @simple_vec_dot_product_str) nounwind

ST_1: stg_14 [1/1] 1.23ns
:4  br label %1


 <State 2>: 2.39ns
ST_2: i0 [1/1] 0.00ns
:0  %i0 = phi i3 [ 0, %0 ], [ %i0_1, %_ifconv ]

ST_2: exitcond [1/1] 1.10ns
:1  %exitcond = icmp eq i3 %i0, -4

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_2: i0_1 [1/1] 0.49ns
:3  %i0_1 = add i3 %i0, 1

ST_2: stg_19 [1/1] 0.00ns
:4  br i1 %exitcond, label %2, label %_ifconv

ST_2: tmp [1/1] 0.00ns
_ifconv:0  %tmp = zext i3 %i0 to i64

ST_2: a_addr [1/1] 0.00ns
_ifconv:1  %a_addr = getelementptr [4 x i32]* %a, i64 0, i64 %tmp

ST_2: a_load [2/2] 2.39ns
_ifconv:2  %a_load = load i32* %a_addr, align 4

ST_2: b_addr [1/1] 0.00ns
_ifconv:4  %b_addr = getelementptr [4 x i32]* %b, i64 0, i64 %tmp

ST_2: b_load [2/2] 2.39ns
_ifconv:5  %b_load = load i32* %b_addr, align 4

ST_2: stg_25 [1/1] 0.00ns
:0  ret void


 <State 3>: 8.52ns
ST_3: a_load [1/2] 2.39ns
_ifconv:2  %a_load = load i32* %a_addr, align 4

ST_3: tmp_1 [1/1] 0.00ns
_ifconv:3  %tmp_1 = sext i32 %a_load to i64

ST_3: b_load [1/2] 2.39ns
_ifconv:5  %b_load = load i32* %b_addr, align 4

ST_3: tmp_2 [1/1] 0.00ns
_ifconv:6  %tmp_2 = sext i32 %b_load to i64

ST_3: i1 [6/6] 6.13ns
_ifconv:7  %i1 = mul nsw i64 %tmp_2, %tmp_1


 <State 4>: 6.13ns
ST_4: i1 [5/6] 6.13ns
_ifconv:7  %i1 = mul nsw i64 %tmp_2, %tmp_1


 <State 5>: 6.13ns
ST_5: i1 [4/6] 6.13ns
_ifconv:7  %i1 = mul nsw i64 %tmp_2, %tmp_1


 <State 6>: 6.13ns
ST_6: i1 [3/6] 6.13ns
_ifconv:7  %i1 = mul nsw i64 %tmp_2, %tmp_1


 <State 7>: 6.13ns
ST_7: i1 [2/6] 6.13ns
_ifconv:7  %i1 = mul nsw i64 %tmp_2, %tmp_1


 <State 8>: 7.81ns
ST_8: i1 [1/6] 6.13ns
_ifconv:7  %i1 = mul nsw i64 %tmp_2, %tmp_1

ST_8: tmp_4 [1/1] 0.00ns
_ifconv:8  %tmp_4 = call i33 @_ssdm_op_PartSelect.i33.i64.i32.i32(i64 %i1, i32 31, i32 63)

ST_8: icmp [1/1] 1.68ns
_ifconv:9  %icmp = icmp sgt i33 %tmp_4, 0


 <State 9>: 5.16ns
ST_9: tmp_5 [1/1] 1.88ns
_ifconv:10  %tmp_5 = icmp slt i64 %i1, -2147483648

ST_9: tmp_6 [1/1] 0.00ns (grouped into LUT with out node i1_1)
_ifconv:11  %tmp_6 = trunc i64 %i1 to i32

ST_9: phitmp [1/1] 0.00ns (grouped into LUT with out node i1_1)
_ifconv:12  %phitmp = select i1 %icmp, i32 2147483647, i32 -2147483648

ST_9: tmp_3 [1/1] 0.00ns (grouped into LUT with out node i1_1)
_ifconv:13  %tmp_3 = or i1 %icmp, %tmp_5

ST_9: i1_1 [1/1] 0.89ns (out node of the LUT)
_ifconv:14  %i1_1 = select i1 %tmp_3, i32 %phitmp, i32 %tmp_6

ST_9: out_addr [1/1] 0.00ns
_ifconv:15  %out_addr = getelementptr [4 x i32]* %out, i64 0, i64 %tmp

ST_9: stg_44 [1/1] 2.39ns
_ifconv:16  store i32 %i1_1, i32* %out_addr, align 4

ST_9: stg_45 [1/1] 0.00ns
_ifconv:17  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
