
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: unlimited (bytes)


Implementation : First_Implementation
Synopsys HDL compiler and linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
6        /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v (2024-05-26 09:35:18, 2024-05-26 10:26:43)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
1        work.box_ave.verilog may have changed because the following files changed:
                        /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v (2024-05-26 09:35:18, 2024-05-26 10:26:43) <-- (module definition)

*******************************************************************
Unmodified files: 7
FID:  path (timestamp)
0        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v (2023-08-10 19:00:08)
1        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v (2023-08-10 19:00:09)
2        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v (2023-08-10 18:51:57)
3        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v (2023-08-10 18:51:57)
4        /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh (2023-08-10 18:51:57)
5        /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v (2024-05-24 22:26:27)
7        /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v (2024-05-26 10:24:52)

*******************************************************************
Unchanged modules: 2
MID:  lib.cell.view
0        work.ADC_top.verilog
2        work.sigmadelta_adc.verilog
