
*** Running vivado
    with args -log RETE_DI_INTERCONNESSIONE.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RETE_DI_INTERCONNESSIONE.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RETE_DI_INTERCONNESSIONE.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 463.793 ; gain = 200.207
Command: synth_design -top RETE_DI_INTERCONNESSIONE -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13592
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 897.816 ; gain = 410.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RETE_DI_INTERCONNESSIONE' [C:/Users/corra/Desktop/Elaborato/MUX16_1_DEMUX_4_1/MUX16_1_DEMUX_4_1.srcs/sources_1/new/RETE_DI_INTERCONNESSIONE.vhd:20]
INFO: [Synth 8-3491] module 'MUX_16_1' declared at 'C:/Users/corra/Desktop/Elaborato/MUX_16_1/MUX_16_1.srcs/sources_1/new/MUX_16_1.vhd:4' bound to instance 'mux' of component 'MUX_16_1' [C:/Users/corra/Desktop/Elaborato/MUX16_1_DEMUX_4_1/MUX16_1_DEMUX_4_1.srcs/sources_1/new/RETE_DI_INTERCONNESSIONE.vhd:51]
INFO: [Synth 8-638] synthesizing module 'MUX_16_1' [C:/Users/corra/Desktop/Elaborato/MUX_16_1/MUX_16_1.srcs/sources_1/new/MUX_16_1.vhd:13]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:5' bound to instance 'mux0' of component 'mux_4_1' [C:/Users/corra/Desktop/Elaborato/MUX_16_1/MUX_16_1.srcs/sources_1/new/MUX_16_1.vhd:37]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:22]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/imports/1-multiplexer21_dataflow/mux_2_1.vhd:8' bound to instance 'mux0' of component 'mux_2_1' [C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:36]
INFO: [Synth 8-638] synthesizing module 'mux_2_1' [C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/imports/1-multiplexer21_dataflow/mux_2_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1' (0#1) [C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/imports/1-multiplexer21_dataflow/mux_2_1.vhd:19]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/imports/1-multiplexer21_dataflow/mux_2_1.vhd:8' bound to instance 'mux1' of component 'mux_2_1' [C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:42]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/imports/1-multiplexer21_dataflow/mux_2_1.vhd:8' bound to instance 'mux2' of component 'mux_2_1' [C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:22]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:5' bound to instance 'mux1' of component 'mux_4_1' [C:/Users/corra/Desktop/Elaborato/MUX_16_1/MUX_16_1.srcs/sources_1/new/MUX_16_1.vhd:47]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:5' bound to instance 'mux2' of component 'mux_4_1' [C:/Users/corra/Desktop/Elaborato/MUX_16_1/MUX_16_1.srcs/sources_1/new/MUX_16_1.vhd:57]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:5' bound to instance 'mux3' of component 'mux_4_1' [C:/Users/corra/Desktop/Elaborato/MUX_16_1/MUX_16_1.srcs/sources_1/new/MUX_16_1.vhd:67]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/corra/Desktop/Vivado_Projects/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:5' bound to instance 'mux4' of component 'mux_4_1' [C:/Users/corra/Desktop/Elaborato/MUX_16_1/MUX_16_1.srcs/sources_1/new/MUX_16_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'MUX_16_1' (0#1) [C:/Users/corra/Desktop/Elaborato/MUX_16_1/MUX_16_1.srcs/sources_1/new/MUX_16_1.vhd:13]
INFO: [Synth 8-3491] module 'DEMUX_1_4' declared at 'C:/Users/corra/Desktop/Elaborato/DEMUX_1_4/DEMUX_1_4.srcs/sources_1/new/DEMUX_1_4.vhd:4' bound to instance 'demux' of component 'DEMUX_1_4' [C:/Users/corra/Desktop/Elaborato/MUX16_1_DEMUX_4_1/MUX16_1_DEMUX_4_1.srcs/sources_1/new/RETE_DI_INTERCONNESSIONE.vhd:61]
INFO: [Synth 8-638] synthesizing module 'DEMUX_1_4' [C:/Users/corra/Desktop/Elaborato/DEMUX_1_4/DEMUX_1_4.srcs/sources_1/new/DEMUX_1_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'DEMUX_1_4' (0#1) [C:/Users/corra/Desktop/Elaborato/DEMUX_1_4/DEMUX_1_4.srcs/sources_1/new/DEMUX_1_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RETE_DI_INTERCONNESSIONE' (0#1) [C:/Users/corra/Desktop/Elaborato/MUX16_1_DEMUX_4_1/MUX16_1_DEMUX_4_1.srcs/sources_1/new/RETE_DI_INTERCONNESSIONE.vhd:20]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 988.434 ; gain = 500.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 988.434 ; gain = 500.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 988.434 ; gain = 500.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 988.434 ; gain = 500.797
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1165.973 ; gain = 678.336
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1165.973 ; gain = 678.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1165.973 ; gain = 678.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1166.879 ; gain = 679.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1166.879 ; gain = 679.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1166.879 ; gain = 679.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1166.879 ; gain = 679.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1166.879 ; gain = 679.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1166.879 ; gain = 679.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT5  |     4|
|2     |LUT6  |     4|
|3     |MUXF7 |     2|
|4     |IBUF  |    22|
|5     |OBUF  |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1166.879 ; gain = 679.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1166.879 ; gain = 679.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1166.879 ; gain = 679.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1178.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1270.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e015213f
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1270.004 ; gain = 806.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/corra/Desktop/Elaborato/MUX16_1_DEMUX_4_1/MUX16_1_DEMUX_4_1.runs/synth_1/RETE_DI_INTERCONNESSIONE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RETE_DI_INTERCONNESSIONE_utilization_synth.rpt -pb RETE_DI_INTERCONNESSIONE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 19:48:49 2024...
