{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717377279531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717377279532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 22:14:39 2024 " "Processing started: Sun Jun  2 22:14:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717377279532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377279532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377279532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717377280141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717377280141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.v 1 1 " "Found 1 design units, including 1 entities, in source file suma.v" { { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/suma.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "prog_counter.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/prog_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxpc " "Found entity 1: muxpc" {  } { { "muxpc.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/muxpc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/mux2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchd.v 1 1 " "Found 1 design units, including 1 entities, in source file latchd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "latchD.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchc.v 1 1 " "Found 1 design units, including 1 entities, in source file latchc.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_C " "Found entity 1: latch_C" {  } { { "latchC.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latcha.v 1 1 " "Found 1 design units, including 1 entities, in source file latcha.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_A " "Found entity 1: latch_A" {  } { { "latchA.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latchA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.v 1 1 " "Found 1 design units, including 1 entities, in source file latch2.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/latch2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/imm_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetection.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/HazardDetection.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "forwardingunit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/forwardingunit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file decode_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchunit.v 1 1 " "Found 1 design units, including 1 entities, in source file branchunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit " "Found entity 1: BranchUnit" {  } { { "BranchUnit.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUsim " "Found entity 1: ALUsim" {  } { { "ALUsim.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/ALUsim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "ALU_control.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ALU_control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_E5 " "Found entity 1: TP2_E5" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockALU " "Found entity 1: BlockALU" {  } { { "BlockALU.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377295141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_E5 " "Elaborating entity \"TP2_E5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717377295188 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "datamemory inst17 " "Block or symbol \"datamemory\" of instance \"inst17\" overlaps another block or symbol" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 56 2736 2920 200 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1717377295213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_C latch_C:inst64484771771 " "Elaborating entity \"latch_C\" for hierarchy \"latch_C:inst64484771771\"" {  } { { "TP2_E5.bdf" "inst64484771771" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -40 2184 2488 296 "inst64484771771" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch2 latch2:inst30 " "Elaborating entity \"latch2\" for hierarchy \"latch2:inst30\"" {  } { { "TP2_E5.bdf" "inst30" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 48 1232 1480 448 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection HazardDetection:inst23 " "Elaborating entity \"HazardDetection\" for hierarchy \"HazardDetection:inst23\"" {  } { { "TP2_E5.bdf" "inst23" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -400 440 632 -288 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_A latch_A:inst2 " "Elaborating entity \"latch_A\" for hierarchy \"latch_A:inst2\"" {  } { { "TP2_E5.bdf" "inst2" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 96 272 624 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchUnit BranchUnit:inst12 " "Elaborating entity \"BranchUnit\" for hierarchy \"BranchUnit:inst12\"" {  } { { "TP2_E5.bdf" "inst12" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -120 1728 1984 24 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockALU BlockALU:facebook " "Elaborating entity \"BlockALU\" for hierarchy \"BlockALU:facebook\"" {  } { { "TP2_E5.bdf" "facebook" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 136 1728 2016 360 "facebook" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu BlockALU:facebook\|alu:inst2 " "Elaborating entity \"alu\" for hierarchy \"BlockALU:facebook\|alu:inst2\"" {  } { { "BlockALU.bdf" "inst2" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 176 560 960 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController BlockALU:facebook\|ALUController:inst " "Elaborating entity \"ALUController\" for hierarchy \"BlockALU:facebook\|ALUController:inst\"" {  } { { "BlockALU.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 464 -288 -80 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 BlockALU:facebook\|mux4:MUXFA_ " "Elaborating entity \"mux4\" for hierarchy \"BlockALU:facebook\|mux4:MUXFA_\"" {  } { { "BlockALU.bdf" "MUXFA_" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 96 -288 -40 240 "MUXFA_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 BlockALU:facebook\|mux2:inst5 " "Elaborating entity \"mux2\" for hierarchy \"BlockALU:facebook\|mux2:inst5\"" {  } { { "BlockALU.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf" { { 192 256 496 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:porfa " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:porfa\"" {  } { { "TP2_E5.bdf" "porfa" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 472 1728 1992 616 "porfa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchD LatchD:twitter " "Elaborating entity \"LatchD\" for hierarchy \"LatchD:twitter\"" {  } { { "TP2_E5.bdf" "twitter" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -216 2728 3016 24 "twitter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:inst17 " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:inst17\"" {  } { { "TP2_E5.bdf" "inst17" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 56 2736 2920 200 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295276 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd dataMemory.v(22) " "Verilog HDL Always Construct warning at dataMemory.v(22): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] dataMemory.v(22) " "Inferred latch for \"rd\[0\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] dataMemory.v(22) " "Inferred latch for \"rd\[1\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] dataMemory.v(22) " "Inferred latch for \"rd\[2\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] dataMemory.v(22) " "Inferred latch for \"rd\[3\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] dataMemory.v(22) " "Inferred latch for \"rd\[4\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[5\] dataMemory.v(22) " "Inferred latch for \"rd\[5\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[6\] dataMemory.v(22) " "Inferred latch for \"rd\[6\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[7\] dataMemory.v(22) " "Inferred latch for \"rd\[7\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[8\] dataMemory.v(22) " "Inferred latch for \"rd\[8\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[9\] dataMemory.v(22) " "Inferred latch for \"rd\[9\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[10\] dataMemory.v(22) " "Inferred latch for \"rd\[10\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[11\] dataMemory.v(22) " "Inferred latch for \"rd\[11\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[12\] dataMemory.v(22) " "Inferred latch for \"rd\[12\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[13\] dataMemory.v(22) " "Inferred latch for \"rd\[13\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[14\] dataMemory.v(22) " "Inferred latch for \"rd\[14\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[15\] dataMemory.v(22) " "Inferred latch for \"rd\[15\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[16\] dataMemory.v(22) " "Inferred latch for \"rd\[16\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295277 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[17\] dataMemory.v(22) " "Inferred latch for \"rd\[17\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[18\] dataMemory.v(22) " "Inferred latch for \"rd\[18\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[19\] dataMemory.v(22) " "Inferred latch for \"rd\[19\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[20\] dataMemory.v(22) " "Inferred latch for \"rd\[20\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[21\] dataMemory.v(22) " "Inferred latch for \"rd\[21\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[22\] dataMemory.v(22) " "Inferred latch for \"rd\[22\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[23\] dataMemory.v(22) " "Inferred latch for \"rd\[23\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[24\] dataMemory.v(22) " "Inferred latch for \"rd\[24\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[25\] dataMemory.v(22) " "Inferred latch for \"rd\[25\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[26\] dataMemory.v(22) " "Inferred latch for \"rd\[26\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[27\] dataMemory.v(22) " "Inferred latch for \"rd\[27\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[28\] dataMemory.v(22) " "Inferred latch for \"rd\[28\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[29\] dataMemory.v(22) " "Inferred latch for \"rd\[29\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[30\] dataMemory.v(22) " "Inferred latch for \"rd\[30\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[31\] dataMemory.v(22) " "Inferred latch for \"rd\[31\]\" at dataMemory.v(22)" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377295278 "|TP2_E5|datamemory:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:fasdfa " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:fasdfa\"" {  } { { "TP2_E5.bdf" "fasdfa" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 104 -264 32 264 "fasdfa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_counter fetch_unit:fasdfa\|prog_counter:inst3 " "Elaborating entity \"prog_counter\" for hierarchy \"fetch_unit:fasdfa\|prog_counter:inst3\"" {  } { { "fetch_unit.bdf" "inst3" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { 216 112 416 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxpc fetch_unit:fasdfa\|muxpc:inst5 " "Elaborating entity \"muxpc\" for hierarchy \"fetch_unit:fasdfa\|muxpc:inst5\"" {  } { { "fetch_unit.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { -184 88 336 -72 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 fetch_unit:fasdfa\|add4:inst4 " "Elaborating entity \"add4\" for hierarchy \"fetch_unit:fasdfa\|add4:inst4\"" {  } { { "fetch_unit.bdf" "inst4" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { -120 464 544 120 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 add4.v(9) " "Verilog HDL assignment warning at add4.v(9): truncated value with size 32 to match size of target (8)" {  } { { "add4.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717377295283 "|TP2_E5|fetch_unit:instagram|add4:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem fetch_unit:fasdfa\|instruction_mem:inst " "Elaborating entity \"instruction_mem\" for hierarchy \"fetch_unit:fasdfa\|instruction_mem:inst\"" {  } { { "fetch_unit.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf" { { 208 536 800 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295284 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "212 0 255 instruction_mem.v(11) " "Verilog HDL warning at instruction_mem.v(11): number of words (212) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1717377295284 "|TP2_E5|fetch_unit:asfasd|instruction_mem:inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rom instruction_mem.v(10) " "Verilog HDL warning at instruction_mem.v(10): initial value for variable rom should be constant" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1717377295284 "|TP2_E5|fetch_unit:asfasd|instruction_mem:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom 0 instruction_mem.v(8) " "Net \"rom\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717377295284 "|TP2_E5|fetch_unit:asfasd|instruction_mem:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:portada " "Elaborating entity \"decode\" for hierarchy \"decode:portada\"" {  } { { "TP2_E5.bdf" "portada" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 112 824 1112 368 "portada" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control decode:portada\|Control:inst5 " "Elaborating entity \"Control\" for hierarchy \"decode:portada\|Control:inst5\"" {  } { { "decode.bdf" "inst5" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { -32 224 448 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen decode:portada\|imm_gen:inst4 " "Elaborating entity \"imm_gen\" for hierarchy \"decode:portada\|imm_gen:inst4\"" {  } { { "decode.bdf" "inst4" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { 424 224 472 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file decode:portada\|reg_file:inst " "Elaborating entity \"reg_file\" for hierarchy \"decode:portada\|reg_file:inst\"" {  } { { "decode.bdf" "inst" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf" { { 216 224 584 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377295291 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[14\] " "LATCH primitive \"datamemory:inst17\|rd\[14\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[13\] " "LATCH primitive \"datamemory:inst17\|rd\[13\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[12\] " "LATCH primitive \"datamemory:inst17\|rd\[12\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[11\] " "LATCH primitive \"datamemory:inst17\|rd\[11\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[10\] " "LATCH primitive \"datamemory:inst17\|rd\[10\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[9\] " "LATCH primitive \"datamemory:inst17\|rd\[9\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[8\] " "LATCH primitive \"datamemory:inst17\|rd\[8\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[7\] " "LATCH primitive \"datamemory:inst17\|rd\[7\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[6\] " "LATCH primitive \"datamemory:inst17\|rd\[6\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[5\] " "LATCH primitive \"datamemory:inst17\|rd\[5\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[4\] " "LATCH primitive \"datamemory:inst17\|rd\[4\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[3\] " "LATCH primitive \"datamemory:inst17\|rd\[3\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[2\] " "LATCH primitive \"datamemory:inst17\|rd\[2\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[1\] " "LATCH primitive \"datamemory:inst17\|rd\[1\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[0\] " "LATCH primitive \"datamemory:inst17\|rd\[0\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[16\] " "LATCH primitive \"datamemory:inst17\|rd\[16\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[17\] " "LATCH primitive \"datamemory:inst17\|rd\[17\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[18\] " "LATCH primitive \"datamemory:inst17\|rd\[18\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[19\] " "LATCH primitive \"datamemory:inst17\|rd\[19\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[20\] " "LATCH primitive \"datamemory:inst17\|rd\[20\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[21\] " "LATCH primitive \"datamemory:inst17\|rd\[21\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[22\] " "LATCH primitive \"datamemory:inst17\|rd\[22\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[23\] " "LATCH primitive \"datamemory:inst17\|rd\[23\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[24\] " "LATCH primitive \"datamemory:inst17\|rd\[24\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[25\] " "LATCH primitive \"datamemory:inst17\|rd\[25\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[26\] " "LATCH primitive \"datamemory:inst17\|rd\[26\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[27\] " "LATCH primitive \"datamemory:inst17\|rd\[27\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[28\] " "LATCH primitive \"datamemory:inst17\|rd\[28\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[29\] " "LATCH primitive \"datamemory:inst17\|rd\[29\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[30\] " "LATCH primitive \"datamemory:inst17\|rd\[30\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[31\] " "LATCH primitive \"datamemory:inst17\|rd\[31\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datamemory:inst17\|rd\[15\] " "LATCH primitive \"datamemory:inst17\|rd\[15\]\" is permanently disabled" {  } { { "dataMemory.v" "" { Text "C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1717377295703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_NEXTPC_C\[1\] GND " "Pin \"DEBUG_NEXTPC_C\[1\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -64 2232 2456 -48 "DEBUG_NEXTPC_C\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|DEBUG_NEXTPC_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_NEXTPC_C\[0\] GND " "Pin \"DEBUG_NEXTPC_C\[0\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { -64 2232 2456 -48 "DEBUG_NEXTPC_C\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|DEBUG_NEXTPC_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f7_debug_C\[6\] GND " "Pin \"f7_debug_C\[6\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 192 2568 2750 208 "f7_debug_C\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|f7_debug_C[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f7_debug_C\[5\] GND " "Pin \"f7_debug_C\[5\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 192 2568 2750 208 "f7_debug_C\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|f7_debug_C[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f7_debug_C\[4\] GND " "Pin \"f7_debug_C\[4\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 192 2568 2750 208 "f7_debug_C\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|f7_debug_C[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f7_debug_C\[3\] GND " "Pin \"f7_debug_C\[3\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 192 2568 2750 208 "f7_debug_C\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|f7_debug_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f7_debug_C\[2\] GND " "Pin \"f7_debug_C\[2\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 192 2568 2750 208 "f7_debug_C\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|f7_debug_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f7_debug_C\[1\] GND " "Pin \"f7_debug_C\[1\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 192 2568 2750 208 "f7_debug_C\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|f7_debug_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f7_debug_C\[0\] GND " "Pin \"f7_debug_C\[0\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 192 2568 2750 208 "f7_debug_C\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|f7_debug_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[31\] GND " "Pin \"inst_debug\[31\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[30\] GND " "Pin \"inst_debug\[30\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[29\] GND " "Pin \"inst_debug\[29\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[28\] GND " "Pin \"inst_debug\[28\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[27\] GND " "Pin \"inst_debug\[27\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[26\] GND " "Pin \"inst_debug\[26\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[25\] GND " "Pin \"inst_debug\[25\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[24\] GND " "Pin \"inst_debug\[24\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[23\] GND " "Pin \"inst_debug\[23\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[22\] GND " "Pin \"inst_debug\[22\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[21\] GND " "Pin \"inst_debug\[21\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[20\] GND " "Pin \"inst_debug\[20\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[19\] GND " "Pin \"inst_debug\[19\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[18\] GND " "Pin \"inst_debug\[18\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[17\] GND " "Pin \"inst_debug\[17\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[16\] GND " "Pin \"inst_debug\[16\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[15\] GND " "Pin \"inst_debug\[15\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[14\] GND " "Pin \"inst_debug\[14\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[13\] GND " "Pin \"inst_debug\[13\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[12\] GND " "Pin \"inst_debug\[12\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[11\] GND " "Pin \"inst_debug\[11\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[10\] GND " "Pin \"inst_debug\[10\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[9\] GND " "Pin \"inst_debug\[9\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[8\] GND " "Pin \"inst_debug\[8\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[7\] GND " "Pin \"inst_debug\[7\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[6\] GND " "Pin \"inst_debug\[6\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[5\] GND " "Pin \"inst_debug\[5\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[4\] GND " "Pin \"inst_debug\[4\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[3\] GND " "Pin \"inst_debug\[3\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[2\] GND " "Pin \"inst_debug\[2\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[1\] GND " "Pin \"inst_debug\[1\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_debug\[0\] GND " "Pin \"inst_debug\[0\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 0 40 220 16 "inst_debug\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|inst_debug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_debugg\[1\] GND " "Pin \"pc_debugg\[1\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 40 56 232 56 "pc_debugg\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|pc_debugg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_debugg\[0\] GND " "Pin \"pc_debugg\[0\]\" is stuck at GND" {  } { { "TP2_E5.bdf" "" { Schematic "C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf" { { 40 56 232 56 "pc_debugg\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717377296135 "|TP2_E5|pc_debugg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717377296135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717377296266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1312 " "1312 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717377296689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717377297254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377297254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717377297340 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717377297340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717377297340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717377297340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717377297373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 22:14:57 2024 " "Processing ended: Sun Jun  2 22:14:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717377297373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717377297373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717377297373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377297373 ""}
