Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\arria10\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\spiral_fft\spiral_fft_4096_unscaled_iter_32bit.qsys --block-symbol-file --output-directory=D:\arria10\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\spiral_fft\spiral_fft_4096_unscaled_iter_32bit --family="Arria 10" --part=Unknown
Progress: Loading spiral_fft/spiral_fft_4096_unscaled_iter_32bit.qsys
Progress: Reading input file
Progress: Adding clock_bridge [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge
Progress: Adding fft [spiral_fft_4096_unscaled_iterative_32bit 1.0]
Progress: Parameterizing module fft
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: spiral_fft_4096_unscaled_iter_32bit.fft: Port next conflicts with a VHDL, verilog or system verilog reserved word
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\arria10\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\spiral_fft\spiral_fft_4096_unscaled_iter_32bit.qsys --synthesis=VERILOG --output-directory=D:\arria10\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\spiral_fft\spiral_fft_4096_unscaled_iter_32bit --family="Arria 10" --part=Unknown
Progress: Loading spiral_fft/spiral_fft_4096_unscaled_iter_32bit.qsys
Progress: Reading input file
Progress: Adding clock_bridge [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge
Progress: Adding fft [spiral_fft_4096_unscaled_iterative_32bit 1.0]
Progress: Parameterizing module fft
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: spiral_fft_4096_unscaled_iter_32bit.fft: Port next conflicts with a VHDL, verilog or system verilog reserved word
Info: spiral_fft_4096_unscaled_iter_32bit: "Transforming system: spiral_fft_4096_unscaled_iter_32bit"
Info: spiral_fft_4096_unscaled_iter_32bit: Running transform generation_view_transform
Info: spiral_fft_4096_unscaled_iter_32bit: Running transform generation_view_transform took 0.000s
Info: clock_bridge: Running transform generation_view_transform
Info: clock_bridge: Running transform generation_view_transform took 0.000s
Info: fft: Running transform generation_view_transform
Info: fft: Running transform generation_view_transform took 0.000s
Info: spiral_fft_4096_unscaled_iter_32bit: Running transform merlin_avalon_transform
Info: spiral_fft_4096_unscaled_iter_32bit: Running transform merlin_avalon_transform took 0.007s
Info: spiral_fft_4096_unscaled_iter_32bit: "Naming system components in system: spiral_fft_4096_unscaled_iter_32bit"
Info: spiral_fft_4096_unscaled_iter_32bit: "Processing generation queue"
Info: spiral_fft_4096_unscaled_iter_32bit: "Generating: spiral_fft_4096_unscaled_iter_32bit"
Info: spiral_fft_4096_unscaled_iter_32bit: "Generating: dft_4096_fixed_32_bit_unscaled_iter_d"
Info: spiral_fft_4096_unscaled_iter_32bit: Done "spiral_fft_4096_unscaled_iter_32bit" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
