<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>C55XX CSL LP EXAMPLE: CSL PLL EXAMPLE DOCUMENTATION</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">C55XX CSL LP EXAMPLE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">CSL PLL EXAMPLE DOCUMENTATION </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><h1><a class="anchor" id="PLL"></a>
PLL LDO SETTING EXAMPLE</h1>
<h2><a class="anchor" id="PLLx"></a>
TEST DESCRIPTION:</h2>
<p>This test code verifies the functionality of CSL PLL module. PLL module on the C5535/C5515/C5517 DSP is used to generate clock for CPU and peripherals. A 32KHz input clock is supplied to the PLL using which different system clock values are generated. Different system clock values are generated by configuring the PLL to different divider values.</p>
<p>During the test PLL module will be configured to the 60MHz clock frequency using PLL_config() API. Configured values are read back and verified using PLL_getConfig() APIs. All the values should match the configured values except the test lock mon value which will reflect on the registers only after the PLL is up. Values read from the PLL are displayed on the CCS "stdout" window. Manual inspection is required to verify the test success.</p>
<p>C5515 DSP PLL register bit fileds are little different than that of C5535 DSP. Use the 'PLL_Config' values defined 12.288MHz - 120MHz to verify PLL configuration. C5517 DSP PLL register bit fields are different, too. Use the 'PLL_Config' values defined 12.288MHz-200MHz to verify PLL configuration</p>
<p>NOTE: THIS TEST HAS BEEN DEVELOPED TO WORK WITH CHIP VERSIONS C5535, C5515 AND C5517. MAKE SURE THAT PROPER CHIP VERSION MACRO IS DEFINED IN THE FILE c55xx_csl\inc\csl_general.h.</p>
<h2><a class="anchor" id="PLLy"></a>
TEST PROCEDURE:</h2>
<ul>
<li>Open the CCS and connect the target (C5535/C5515/C5517 EVM) </li>
<li>Open the project "CSL_PLL_Example.pjt" and build it </li>
<li>Load the program on to the target </li>
<li>Run the program and observe the test result </li>
<li>Repeat the test at the following PLL frequencies C5515: 60MHz and 100MHz C5517: 60MHz, 100MHz, 150MHz and 200MHz C5535 eZdsp: 60MHz and 100MHz </li>
<li>Repeat the test in Release mode</li>
</ul>
<h2><a class="anchor" id="PLLz"></a>
TEST RESULT:</h2>
<ul>
<li>All the CSL APIs should return success </li>
<li>Configuration values read from the PLL should match with the actual configured values except the test lock mon value.</li>
</ul>
<h1><a class="anchor" id="PLL"></a>
PLL LDO SETTING EXAMPLE</h1>
<h2><a class="anchor" id="PLLx"></a>
TEST DESCRIPTION:</h2>
<p>This test code verifies the functionality of CSL PLL and LDO module. LDO module on the C5535/C5515/C5517 DSP is used to set the DSP_LDO voltage levels to either 1.05V or 1.30V. PLL module on the C5535/C5515/C5517 DSP is used to generate clock for CPU and peripherals. A 32KHz input clock is supplied to the PLL using which different system clock values are generated. Different system clock values are generated by configuring the PLL to different divider values.</p>
<p>During the test the DSP_LDO voltage will be set to either 1.05V or 1.30V and later the PLL module will be configured to the 60MHz clock frequency using PLL_config() API. Configured values are read back and verified using PLL_getConfig() APIs. All the values should match the configured values except the test lock mon value which will reflect on the registers only after the PLL is up. Values read from the PLL are displayed on the CCS "stdout" window. Manual inspection is required to verify the test success.</p>
<p>C5515 DSP PLL register bit fields are little different than that of C5535 DSP. Use the 'PLL_Config' values defined 12.288MHz - 120MHz to verify PLL configuration. C5517 DSP PLL register bit fields are different, too. Use the 'PLL_Config' values defined 12.288MHz-200MHz to verify PLL configuration</p>
<p>NOTE: THIS TEST HAS BEEN DEVELOPED TO WORK WITH CHIP VERSIONS C5535, C5515 AND C5517. MAKE SURE THAT PROPER CHIP VERSION MACRO IS DEFINED IN THE FILE c55xx_csl\inc\csl_general.h.</p>
<h2><a class="anchor" id="PLLy"></a>
TEST PROCEDURE:</h2>
<ul>
<li>Open the CCS and connect the target (C5535/C5515/C5517 EVM) </li>
<li>Open the project "CSL_PLL_LDO_Setting_Example.pjt" and build it </li>
<li>Load the program on to the target </li>
<li>Run the program and observe the test result </li>
<li>Repeat the test at the following PLL frequencies C5515: 60MHz and 100MHz C5517: 60MHz, 100MHz, 150MHz and 200MHz C5535 eZdsp: 60MHz and 100MHz </li>
<li>Repeat the test in Release mode</li>
</ul>
<h2><a class="anchor" id="PLLz"></a>
TEST RESULT:</h2>
<ul>
<li>All the CSL APIs should return success </li>
<li>Configuration values read from the PLL should match with the actual configured values except the test lock mon value, for both the LDO voltage levels. </li>
</ul>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Apr 12 2013 15:14:33 for C55XX CSL LP EXAMPLE by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
