# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../tp4-mips.srcs/sources_1/ip/clk_wiz_0" \
"tb_pipeline_time_synth.v" \
"../../../../../tp4-mips.srcs/sim_1/new/tb_pipeline.v" \

# Do not sort compile order
nosort
