
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: ../yosys_help_test/verilog_files/pulse_led.v
Parsing Verilog input from `../yosys_help_test/verilog_files/pulse_led.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../yosys_help_test/verilog_files/PWM.v
Parsing Verilog input from `../yosys_help_test/verilog_files/PWM.v' to AST representation.
Generating RTLIL representation for module `\PWM'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \PWM

3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \PWM
Removed 0 unused modules.

4. Executing SYNTH_XILINX pass.

4.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_sim.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_xtra.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \PWM

4.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \PWM
Removed 0 unused modules.

4.4. Executing PROC pass (convert processes to netlists).

4.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$861 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$813 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$786 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$747 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$610 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$607 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$592 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$589 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$574 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$570 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$552 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$548 in module FDRE.
Marked 1 switch rules as full_case in process $proc$../yosys_help_test/verilog_files/PWM.v:9$1 in module PWM.
Removed a total of 0 dead cases.

4.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 89 assignments to connections.

4.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1308'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1301'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1294'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1291'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1284'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1209'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1208'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1207'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1206'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1057'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1056'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1055'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1054'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$898'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$850'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$805'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$778'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$613'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$609'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$595'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$591'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$577'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$573'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$555'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$551'.
  Set init value: \Q = 1'0
Found init rule in `\PWM.$proc$../yosys_help_test/verilog_files/PWM.v:7$4'.
  Set init value: \counter = 14'00000000000000

4.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$610'.
Found async reset \PRE in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$607'.
Found async reset \CLR in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$592'.
Found async reset \CLR in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$589'.

4.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~22 debug messages>

4.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1308'.
Creating decoders for process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1307'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1301'.
Creating decoders for process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1300'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1294'.
Creating decoders for process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1293'.
Creating decoders for process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1291'.
Creating decoders for process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1290'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1284'.
Creating decoders for process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1283'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1209'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1208'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1207'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1206'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
     1/16: $1$lookahead\mem_d$1102[63:0]$1135
     2/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1092[63:0]$1130
     3/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1091[63:0]$1129
     4/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1093[5:0]$1131
     5/16: $1$lookahead\mem_c$1101[63:0]$1134
     6/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1089[63:0]$1127
     7/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1088[63:0]$1126
     8/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1090[5:0]$1128
     9/16: $1$lookahead\mem_b$1100[63:0]$1133
    10/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1086[63:0]$1124
    11/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1085[63:0]$1123
    12/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1087[5:0]$1125
    13/16: $1$lookahead\mem_a$1099[63:0]$1132
    14/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1083[63:0]$1121
    15/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1082[63:0]$1120
    16/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1084[5:0]$1122
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1057'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1056'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1055'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1054'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
     1/16: $1$lookahead\mem_d$930[63:0]$963
     2/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$912[63:0]$958
     3/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$911[63:0]$957
     4/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$913[31:0]$959
     5/16: $1$lookahead\mem_c$929[63:0]$962
     6/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$909[63:0]$955
     7/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$908[63:0]$954
     8/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$910[31:0]$956
     9/16: $1$lookahead\mem_b$928[63:0]$961
    10/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$906[63:0]$952
    11/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$905[63:0]$951
    12/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$907[31:0]$953
    13/16: $1$lookahead\mem_a$927[63:0]$960
    14/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$903[63:0]$949
    15/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$902[63:0]$948
    16/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$904[31:0]$950
Creating decoders for process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$898'.
Creating decoders for process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$861'.
     1/4: $1$lookahead\mem$860[127:0]$869
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$855[127:0]$867
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$854[127:0]$866
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$856[6:0]$868
Creating decoders for process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$850'.
Creating decoders for process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$813'.
     1/4: $1$lookahead\mem$812[63:0]$821
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$807[63:0]$819
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$806[63:0]$818
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$808[5:0]$820
Creating decoders for process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$805'.
Creating decoders for process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$786'.
     1/4: $1$lookahead\mem$785[31:0]$794
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$780[31:0]$792
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$779[31:0]$791
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$781[4:0]$793
Creating decoders for process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$778'.
Creating decoders for process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$747'.
     1/4: $1$lookahead\mem$746[31:0]$755
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$741[31:0]$753
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$740[31:0]$752
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$742[4:0]$754
Creating decoders for process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$613'.
Creating decoders for process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$610'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$609'.
Creating decoders for process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$607'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$595'.
Creating decoders for process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$592'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$591'.
Creating decoders for process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$589'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$577'.
Creating decoders for process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$574'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$573'.
Creating decoders for process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$570'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$555'.
Creating decoders for process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$552'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$551'.
Creating decoders for process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$548'.
     1/1: $0\Q[0:0]
Creating decoders for process `\PWM.$proc$../yosys_help_test/verilog_files/PWM.v:7$4'.
Creating decoders for process `\PWM.$proc$../yosys_help_test/verilog_files/PWM.v:9$1'.
     1/1: $0\pulse[0:0]

4.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1307'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1300'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1293'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1290'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1283'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1082' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1083' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1084' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1085' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1086' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1087' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1088' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1089' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1090' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1091' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1092' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1093' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1099' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1100' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1101' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1102' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$902' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$903' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$904' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$905' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$906' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$907' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$908' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$909' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$910' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$911' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$912' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$913' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$927' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$928' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$929' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$930' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$861'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$854' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$861'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$855' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$861'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$856' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$861'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$860' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$861'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$813'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$806' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$813'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$807' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$813'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$808' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$813'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$812' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$813'.
  created $dff cell `$procdff$1596' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$786'.
  created $dff cell `$procdff$1597' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$779' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$786'.
  created $dff cell `$procdff$1598' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$780' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$786'.
  created $dff cell `$procdff$1599' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$781' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$786'.
  created $dff cell `$procdff$1600' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$785' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$786'.
  created $dff cell `$procdff$1601' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$747'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$740' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$747'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$741' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$747'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$742' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$747'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$746' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$747'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$610'.
  created $adff cell `$procdff$1607' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$607'.
  created $adff cell `$procdff$1608' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$592'.
  created $adff cell `$procdff$1609' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$589'.
  created $adff cell `$procdff$1610' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$574'.
  created $dff cell `$procdff$1611' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$570'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$552'.
  created $dff cell `$procdff$1613' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$548'.
  created $dff cell `$procdff$1614' with positive edge clock.
Creating register for signal `\PWM.\pulse' using process `\PWM.$proc$../yosys_help_test/verilog_files/PWM.v:9$1'.
  created $dff cell `$procdff$1615' with positive edge clock.
Creating register for signal `\PWM.\counter' using process `\PWM.$proc$../yosys_help_test/verilog_files/PWM.v:9$1'.
  created $dff cell `$procdff$1616' with positive edge clock.

4.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1308'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1307'.
Removing empty process `SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1307'.
Removing empty process `SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1301'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1300'.
Removing empty process `SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1300'.
Removing empty process `SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1294'.
Removing empty process `SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1293'.
Removing empty process `SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1291'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1290'.
Removing empty process `SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1290'.
Removing empty process `SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1284'.
Removing empty process `SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1283'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1209'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1208'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1207'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1206'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1103'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1057'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1056'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1055'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1054'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$931'.
Removing empty process `RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$898'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$861'.
Removing empty process `RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$861'.
Removing empty process `RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$850'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$813'.
Removing empty process `RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$813'.
Removing empty process `RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$805'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$786'.
Removing empty process `RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$786'.
Removing empty process `RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$778'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$747'.
Removing empty process `RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$747'.
Removing empty process `FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$613'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$610'.
Removing empty process `FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$610'.
Removing empty process `FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$609'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$607'.
Removing empty process `FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$607'.
Removing empty process `FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$595'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$592'.
Removing empty process `FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$592'.
Removing empty process `FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$591'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$589'.
Removing empty process `FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$589'.
Removing empty process `FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$577'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$574'.
Removing empty process `FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$574'.
Removing empty process `FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$573'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$570'.
Removing empty process `FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$570'.
Removing empty process `FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$555'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$552'.
Removing empty process `FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$552'.
Removing empty process `FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$551'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$548'.
Removing empty process `FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$548'.
Removing empty process `PWM.$proc$../yosys_help_test/verilog_files/PWM.v:7$4'.
Found and cleaned up 1 empty switch in `\PWM.$proc$../yosys_help_test/verilog_files/PWM.v:9$1'.
Removing empty process `PWM.$proc$../yosys_help_test/verilog_files/PWM.v:9$1'.
Cleaned up 22 empty switches.

4.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.9. Executing CHECK pass (checking for obvious problems).
Checking module PWM...
Checking module top...
Found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PWM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PWM.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.10.6. Executing OPT_DFF pass (perform DFF optimizations).

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.10.9. Finished OPT passes. (There is nothing left to do.)

4.11. Executing FSM pass (extract and optimize FSM).

4.11.1. Executing FSM_DETECT pass (finding FSMs in design).

4.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..

4.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PWM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PWM.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.12.9. Finished OPT passes. (There is nothing left to do.)

4.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell PWM.$add$../yosys_help_test/verilog_files/PWM.v:10$2 ($add).
Removed top 18 bits (of 32) from port Y of cell PWM.$add$../yosys_help_test/verilog_files/PWM.v:10$2 ($add).
Removed top 1 bits (of 14) from wire top.pulse_wideB.
Removed top 1 bits (of 14) from wire top.pulse_wideG.
Removed top 1 bits (of 14) from wire top.pulse_wideR.

4.14. Executing PEEPOPT pass (run peephole optimizers).

4.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

4.16. Executing PMUX2SHIFTX pass.

4.17. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.18. Executing TECHMAP pass (map to technology primitives).

4.18.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/mul2dsp.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.18.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

4.18.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.19. Executing OPT_EXPR pass (perform const folding).

4.20. Executing WREDUCE pass (reducing word size of cells).

4.21. Executing XILINX_DSP pass (pack resources into DSPs).

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/cmp2lcu.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$268c8b1d4645537a821fa4f26d847bbd5ee7284d\_80_lcu_cmp_ for cells of type $lt.
Using template $paramod$adfa84e6647bb28cfe00677cd98120cb02451417\_80_lcu_cmp_ for cells of type $gt.
Using template $paramod$91cacefa0f662331fb01d19ef037b4b9c44fd639\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$577e3ede6da8f66b2516cace091690a0433ef5e7\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e4fddbd696b9d85238c3ee305167fb0630c321f2\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$cd12a79ffb2c685c8db96a93270cf06443defad5\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$38bc17b2e3fd90a574f3b2cf9e4cb0763d7c2fee\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$a5ff6cfff88a8e266723a31f11a9674f57f1e676\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$d8336895a6a5d88a401ace2a05ee8cc3d3c54055\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$1a78536224b67267899aad852ff70eda5b6f4eb3\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$30ee3ca9000b5088b7ee4b043eb51bde9a91cb84\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$ed709a1f77c4e8b3e1124e2a8cb1d9010c44dff8\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$5b206a357776543035f7e69fb0aabe4bb9f9c299\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$0658456364384437ab480e07c3f2d823a1df0687\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$914525eca27c79dbbab72db3ea9ee8a81162c5c8\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$c3e38a00354c4e9efb6e7bdf4673474cdc1c6ab3\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$ff98366e8246e4d3e3c946ab01f437560da2e62a\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$e13774947250c051d1ee9c848b35db2a0671252b\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$1a6861e163d99ef1eea07e3f02e91287ec4a8957\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$f691ee8a60d18383c33024b847ac65d7ac9bd672\$__CMP2LCU for cells of type $__CMP2LCU.
Using template $paramod$6a29d137f0a7a1c6ba51b21d2c3c7469da639587\$__CMP2LCU for cells of type $__CMP2LCU.
No more expansions possible.
<suppressed ~545 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module PWM:
  creating $macc model for $add$../yosys_help_test/verilog_files/PWM.v:10$2 ($add).
  creating $alu model for $macc $add$../yosys_help_test/verilog_files/PWM.v:10$2.
  creating $alu cell for $add$../yosys_help_test/verilog_files/PWM.v:10$2: $auto$alumacc.cc:485:replace_alu$1726
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

4.24. Executing SHARE pass (SAT-based resource sharing).

4.25. Executing OPT pass (performing simple optimizations).

4.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
<suppressed ~14 debug messages>
Optimizing module top.

4.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PWM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PWM.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.25.6. Executing OPT_DFF pass (perform DFF optimizations).

4.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 173 unused wires.
<suppressed ~1 debug messages>

4.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.25.9. Rerunning OPT passes. (Maybe there is more to do..)

4.25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PWM..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PWM.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.25.13. Executing OPT_DFF pass (perform DFF optimizations).

4.25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..

4.25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.25.16. Finished OPT passes. (There is nothing left to do.)

4.26. Executing MEMORY pass.

4.26.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.26.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.26.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.26.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.26.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.26.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..

4.26.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.26.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.26.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..

4.26.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..

4.28. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.29. Executing TECHMAP pass (map to technology primitives).

4.29.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

4.29.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
<suppressed ~1 debug messages>
Optimizing module top.

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.31.3. Executing OPT_DFF pass (perform DFF optimizations).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.31.5. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PWM..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PWM.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.6. Executing OPT_SHARE pass.

4.33.7. Executing OPT_DFF pass (perform DFF optimizations).

4.33.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..

4.33.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.33.10. Finished OPT passes. (There is nothing left to do.)

4.34. Executing XILINX_SRL pass (Xilinx shift register extraction).

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/techmap.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.35.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/arith_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

4.35.3. Continuing TECHMAP pass.
Using template $paramod$a97e347dfc5cddc54a0f40403553db7b2f4b3492\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xnor.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_80_xilinx_lcu\WIDTH=s32'00000000000000000000000000000101 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~185 debug messages>

4.36. Executing OPT pass (performing simple optimizations).

4.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
<suppressed ~28 debug messages>
Optimizing module top.

4.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PWM'.
<suppressed ~45 debug messages>
Finding identical cells in module `\top'.
Removed a total of 15 cells.

4.36.3. Executing OPT_DFF pass (perform DFF optimizations).

4.36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PWM..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 47 unused wires.
<suppressed ~1 debug messages>

4.36.5. Finished fast OPT passes.

4.37. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port top.btn using IBUF.
Mapping port top.clk using IBUF.
Mapping port top.pulse_blue using OBUF.
Mapping port top.pulse_green using OBUF.
Mapping port top.pulse_red using OBUF.
Mapping port top.sw using IBUF.

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/techmap.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.38.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

4.38.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~74 debug messages>
Removed 0 unused cells and 2 unused wires.

4.39. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module PWM.
Optimizing module top.

4.41. Executing ABC pass (technology mapping using ABC).

4.41.1. Extracting gate netlist of module `\PWM' to `<abc-temp-dir>/input.blif'..
Extracted 93 gates and 121 wires to a netlist network with 28 inputs and 11 outputs.

4.41.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       11
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       11
Removing temp directory.

4.41.2. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.
Removed 0 unused cells and 101 unused wires.

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/ff_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~55 debug messages>

4.43. Executing XILINX_SRL pass (Xilinx shift register extraction).

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/lut_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.44.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

4.44.3. Continuing TECHMAP pass.
Using template $paramod$ea88a06962d1884df863d9765f42571fd11bcb32\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$8b09f347504cfc0d3d65fbb4601497936543b1b3\$lut for cells of type $lut.
Using template $paramod$8722d7b6fcc1b120cb8ba9bf94b1b3aaa116eac4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~82 debug messages>

4.45. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in PWM.
Optimizing FFs in top.

4.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in PWM.
Optimizing LUTs in top.

4.47. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on top.$iopadmap$clk[0].
Removed 0 unused cells and 112 unused wires.

4.48. Executing HIERARCHY pass (managing design hierarchy).

4.48.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \PWM

4.48.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \PWM
Removed 0 unused modules.

4.49. Printing statistics.

=== PWM ===

   Number of wires:                 13
   Number of wire bits:            130
   Number of public wires:           4
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     CARRY4                          6
     FDRE                           15
     INV                             1
     LUT4                            2
     LUT6                            8

   Estimated number of LCs:         10

=== top ===

   Number of wires:                 14
   Number of wire bits:             56
   Number of public wires:           9
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     BUFG                            1
     IBUF                            9
     OBUF                            3
     PWM                             3

   Estimated number of LCs:          0

=== design hierarchy ===

   top                               1
     PWM                             3

   Number of wires:                 53
   Number of wire bits:            446
   Number of public wires:          21
   Number of public wire bits:     141
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     BUFG                            1
     CARRY4                         18
     FDRE                           45
     IBUF                            9
     INV                             3
     LUT4                            6
     LUT6                           24
     OBUF                            3

   Estimated number of LCs:         30

4.50. Executing CHECK pass (checking for obvious problems).
Checking module PWM...
Checking module top...
Found and reported 0 problems.

5. Executing CHECK pass (checking for obvious problems).
Checking module PWM...
Checking module top...
Found and reported 0 problems.

6. Executing BLIF backend.

7. Executing REPLICATE PARTIAL Pass
Identifying cells to replicate
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2398 of type LUT4 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2399 of type LUT6 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2400 of type LUT6 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2401 of type LUT6 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2402 of type LUT6 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2403 of type LUT4 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2404 of type LUT6 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2405 of type LUT6 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2406 of type LUT6 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2407 of type LUT6 will be replicated
Cell $abc$2397$auto$blifparse.cc:515:parse_blif$2408 of type INV will be replicated
Cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4 of type CARRY4 will be replicated
Cell $auto$ff.cc:262:slice$2149 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2150 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2151 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2152 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2153 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2154 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2155 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2156 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2157 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2158 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2159 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2160 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2161 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2162 of type FDRE will be replicated
Cell $auto$ff.cc:262:slice$2163 of type FDRE will be replicated
Cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4 of type CARRY4 will be replicated
Cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4 of type CARRY4 will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2398
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[0] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2399
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[1] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2400
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[2] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2401
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[3] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2402
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[4] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2403
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[0] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2404
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[1] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2405
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[2] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2406
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[3] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2407
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[4] will be replicated
Checking wires for cell $abc$2397$auto$blifparse.cc:515:parse_blif$2408
	Wire $auto$alumacc.cc:485:replace_alu$1726.X[0] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[0] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[1] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[2] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[3] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[0] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[1] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[2] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[3] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[4] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[5] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[6] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[7] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[4] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[5] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[6] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[7] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[8] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[9] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[10] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[11] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[8] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[9] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[10] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[11] will be replicated
Checking wires for cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[12] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.CO[13] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[14] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[15] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[12] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.Y[13] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[14] will be replicated
	Wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[15] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2149
	Wire pulse[0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2150
	Wire counter[0] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2151
	Wire counter[1] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2152
	Wire counter[2] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2153
	Wire counter[3] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2154
	Wire counter[4] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2155
	Wire counter[5] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2156
	Wire counter[6] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2157
	Wire counter[7] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2158
	Wire counter[8] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2159
	Wire counter[9] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2160
	Wire counter[10] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2161
	Wire counter[11] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2162
	Wire counter[12] will be replicated
Checking wires for cell $auto$ff.cc:262:slice$2163
	Wire counter[13] will be replicated
Checking wires for cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[0] will be replicated
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[1] will be replicated
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[2] will be replicated
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[3] will be replicated
Checking wires for cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[4] will be replicated
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[5] will be replicated
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[6] will be replicated
	Wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[7] will be replicated

Identifying cells to replicate

identifying additional wires to replicate in module PWM
identifying additional wires to replicate in module top
neither will be replicated
Now outside wire $iopadmap$pulse_green will also be replicated
neither will be replicated
neither will be replicated
Now outside wire $iopadmap$pulse_blue will also be replicated
neither will be replicated
neither will be replicated
Now outside wire $iopadmap$pulse_red will also be replicated
neither will be replicated
Will not replicate inside blackbox module \$__ABC9_LUT7
Will not replicate inside blackbox module \$__ABC9_LUT8
Will not replicate inside blackbox module AND2B1L
Will not replicate inside blackbox module BITSLICE_CONTROL
Will not replicate inside blackbox module BSCANE2
Will not replicate inside blackbox module BSCAN_SPARTAN3
Will not replicate inside blackbox module BSCAN_SPARTAN3A
Will not replicate inside blackbox module BSCAN_SPARTAN6
Will not replicate inside blackbox module BSCAN_VIRTEX4
Will not replicate inside blackbox module BSCAN_VIRTEX5
Will not replicate inside blackbox module BSCAN_VIRTEX6
Will not replicate inside blackbox module BUFG
Will not replicate inside blackbox module BUFGCE
Will not replicate inside blackbox module BUFGCE_1
Will not replicate inside blackbox module BUFGCE_DIV
Will not replicate inside blackbox module BUFGCTRL
Will not replicate inside blackbox module BUFGMUX
Will not replicate inside blackbox module BUFGMUX_1
Will not replicate inside blackbox module BUFGMUX_CTRL
Will not replicate inside blackbox module BUFGMUX_VIRTEX4
Will not replicate inside blackbox module BUFG_GT
Will not replicate inside blackbox module BUFG_GT_SYNC
Will not replicate inside blackbox module BUFG_PS
Will not replicate inside blackbox module BUFH
Will not replicate inside blackbox module BUFHCE
Will not replicate inside blackbox module BUFIO
Will not replicate inside blackbox module BUFIO2
Will not replicate inside blackbox module BUFIO2FB
Will not replicate inside blackbox module BUFIO2_2CLK
Will not replicate inside blackbox module BUFIODQS
Will not replicate inside blackbox module BUFMR
Will not replicate inside blackbox module BUFMRCE
Will not replicate inside blackbox module BUFPLL
Will not replicate inside blackbox module BUFPLL_MCB
Will not replicate inside blackbox module BUFR
Will not replicate inside blackbox module BUFT
Will not replicate inside blackbox module CAPTUREE2
Will not replicate inside blackbox module CAPTURE_SPARTAN3
Will not replicate inside blackbox module CAPTURE_SPARTAN3A
Will not replicate inside blackbox module CAPTURE_VIRTEX4
Will not replicate inside blackbox module CAPTURE_VIRTEX5
Will not replicate inside blackbox module CAPTURE_VIRTEX6
Will not replicate inside blackbox module CARRY4
Will not replicate inside blackbox module CARRY8
Will not replicate inside blackbox module CFGLUT5
Will not replicate inside blackbox module CMAC
Will not replicate inside blackbox module CMACE4
Will not replicate inside blackbox module CRC32
Will not replicate inside blackbox module CRC64
Will not replicate inside blackbox module DCIRESET
Will not replicate inside blackbox module DCM
Will not replicate inside blackbox module DCM_ADV
Will not replicate inside blackbox module DCM_BASE
Will not replicate inside blackbox module DCM_CLKGEN
Will not replicate inside blackbox module DCM_PS
Will not replicate inside blackbox module DCM_SP
Will not replicate inside blackbox module DNA_PORT
Will not replicate inside blackbox module DNA_PORTE2
Will not replicate inside blackbox module DSP48
Will not replicate inside blackbox module DSP48A
Will not replicate inside blackbox module DSP48A1
Will not replicate inside blackbox module DSP48E
Will not replicate inside blackbox module DSP48E1
Will not replicate inside blackbox module DSP48E2
Will not replicate inside blackbox module EFUSE_USR
Will not replicate inside blackbox module EMAC
Will not replicate inside blackbox module FDCE
Will not replicate inside blackbox module FDCE_1
Will not replicate inside blackbox module FDCPE
Will not replicate inside blackbox module FDCPE_1
Will not replicate inside blackbox module FDDRCPE
Will not replicate inside blackbox module FDDRRSE
Will not replicate inside blackbox module FDPE
Will not replicate inside blackbox module FDPE_1
Will not replicate inside blackbox module FDRE
Will not replicate inside blackbox module FDRE_1
Will not replicate inside blackbox module FDRSE
Will not replicate inside blackbox module FDRSE_1
Will not replicate inside blackbox module FDSE
Will not replicate inside blackbox module FDSE_1
Will not replicate inside blackbox module FE
Will not replicate inside blackbox module FIFO16
Will not replicate inside blackbox module FIFO18
Will not replicate inside blackbox module FIFO18E1
Will not replicate inside blackbox module FIFO18E2
Will not replicate inside blackbox module FIFO18_36
Will not replicate inside blackbox module FIFO36
Will not replicate inside blackbox module FIFO36E1
Will not replicate inside blackbox module FIFO36E2
Will not replicate inside blackbox module FIFO36_72
Will not replicate inside blackbox module FRAME_ECCE2
Will not replicate inside blackbox module FRAME_ECCE3
Will not replicate inside blackbox module FRAME_ECCE4
Will not replicate inside blackbox module FRAME_ECC_VIRTEX4
Will not replicate inside blackbox module FRAME_ECC_VIRTEX5
Will not replicate inside blackbox module FRAME_ECC_VIRTEX6
Will not replicate inside blackbox module GND
Will not replicate inside blackbox module GT11CLK
Will not replicate inside blackbox module GT11CLK_MGT
Will not replicate inside blackbox module GT11_CUSTOM
Will not replicate inside blackbox module GT11_DUAL
Will not replicate inside blackbox module GTHE1_QUAD
Will not replicate inside blackbox module GTHE2_CHANNEL
Will not replicate inside blackbox module GTHE2_COMMON
Will not replicate inside blackbox module GTHE3_CHANNEL
Will not replicate inside blackbox module GTHE3_COMMON
Will not replicate inside blackbox module GTHE4_CHANNEL
Will not replicate inside blackbox module GTHE4_COMMON
Will not replicate inside blackbox module GTM_DUAL
Will not replicate inside blackbox module GTPA1_DUAL
Will not replicate inside blackbox module GTPE2_CHANNEL
Will not replicate inside blackbox module GTPE2_COMMON
Will not replicate inside blackbox module GTP_DUAL
Will not replicate inside blackbox module GTXE1
Will not replicate inside blackbox module GTXE2_CHANNEL
Will not replicate inside blackbox module GTXE2_COMMON
Will not replicate inside blackbox module GTX_DUAL
Will not replicate inside blackbox module GTYE3_CHANNEL
Will not replicate inside blackbox module GTYE3_COMMON
Will not replicate inside blackbox module GTYE4_CHANNEL
Will not replicate inside blackbox module GTYE4_COMMON
Will not replicate inside blackbox module HARD_SYNC
Will not replicate inside blackbox module HBM_ONE_STACK_INTF
Will not replicate inside blackbox module HBM_REF_CLK
Will not replicate inside blackbox module HBM_SNGLBLI_INTF_APB
Will not replicate inside blackbox module HBM_SNGLBLI_INTF_AXI
Will not replicate inside blackbox module HBM_TWO_STACK_INTF
Will not replicate inside blackbox module HPIO_VREF
Will not replicate inside blackbox module HSADC
Will not replicate inside blackbox module HSDAC
Will not replicate inside blackbox module IBUF
Will not replicate inside blackbox module IBUFDS
Will not replicate inside blackbox module IBUFDSE3
Will not replicate inside blackbox module IBUFDS_DIFF_OUT
Will not replicate inside blackbox module IBUFDS_DIFF_OUT_IBUFDISABLE
Will not replicate inside blackbox module IBUFDS_DIFF_OUT_INTERMDISABLE
Will not replicate inside blackbox module IBUFDS_DLY_ADJ
Will not replicate inside blackbox module IBUFDS_DPHY
Will not replicate inside blackbox module IBUFDS_GTE2
Will not replicate inside blackbox module IBUFDS_GTE3
Will not replicate inside blackbox module IBUFDS_GTE4
Will not replicate inside blackbox module IBUFDS_GTHE1
Will not replicate inside blackbox module IBUFDS_GTM
Will not replicate inside blackbox module IBUFDS_GTXE1
Will not replicate inside blackbox module IBUFDS_IBUFDISABLE
Will not replicate inside blackbox module IBUFDS_INTERMDISABLE
Will not replicate inside blackbox module IBUFE3
Will not replicate inside blackbox module IBUFG
Will not replicate inside blackbox module IBUFGDS
Will not replicate inside blackbox module IBUFGDS_DIFF_OUT
Will not replicate inside blackbox module IBUF_ANALOG
Will not replicate inside blackbox module IBUF_DLY_ADJ
Will not replicate inside blackbox module IBUF_IBUFDISABLE
Will not replicate inside blackbox module IBUF_INTERMDISABLE
Will not replicate inside blackbox module ICAPE2
Will not replicate inside blackbox module ICAPE3
Will not replicate inside blackbox module ICAP_SPARTAN3A
Will not replicate inside blackbox module ICAP_SPARTAN6
Will not replicate inside blackbox module ICAP_VIRTEX4
Will not replicate inside blackbox module ICAP_VIRTEX5
Will not replicate inside blackbox module ICAP_VIRTEX6
Will not replicate inside blackbox module IDDR
Will not replicate inside blackbox module IDDR2
Will not replicate inside blackbox module IDDRE1
Will not replicate inside blackbox module IDDR_2CLK
Will not replicate inside blackbox module IDELAY
Will not replicate inside blackbox module IDELAYCTRL
Will not replicate inside blackbox module IDELAYE2
Will not replicate inside blackbox module IDELAYE3
Will not replicate inside blackbox module IFDDRCPE
Will not replicate inside blackbox module IFDDRRSE
Will not replicate inside blackbox module ILKN
Will not replicate inside blackbox module ILKNE4
Will not replicate inside blackbox module INV
Will not replicate inside blackbox module IN_FIFO
Will not replicate inside blackbox module IOBUF
Will not replicate inside blackbox module IOBUFDS
Will not replicate inside blackbox module IOBUFDSE3
Will not replicate inside blackbox module IOBUFDS_DCIEN
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT_DCIEN
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT_INTERMDISABLE
Will not replicate inside blackbox module IOBUFDS_INTERMDISABLE
Will not replicate inside blackbox module IOBUFE3
Will not replicate inside blackbox module IOBUF_DCIEN
Will not replicate inside blackbox module IOBUF_INTERMDISABLE
Will not replicate inside blackbox module IODELAY
Will not replicate inside blackbox module IODELAY2
Will not replicate inside blackbox module IODELAYE1
Will not replicate inside blackbox module IODRP2
Will not replicate inside blackbox module IODRP2_MCB
Will not replicate inside blackbox module ISERDES
Will not replicate inside blackbox module ISERDES2
Will not replicate inside blackbox module ISERDESE1
Will not replicate inside blackbox module ISERDESE2
Will not replicate inside blackbox module ISERDESE3
Will not replicate inside blackbox module ISERDES_NODELAY
Will not replicate inside blackbox module KEEPER
Will not replicate inside blackbox module KEY_CLEAR
Will not replicate inside blackbox module LDCE
Will not replicate inside blackbox module LDCPE
Will not replicate inside blackbox module LDPE
Will not replicate inside blackbox module LUT1
Will not replicate inside blackbox module LUT2
Will not replicate inside blackbox module LUT3
Will not replicate inside blackbox module LUT4
Will not replicate inside blackbox module LUT5
Will not replicate inside blackbox module LUT6
Will not replicate inside blackbox module LUT6_2
Will not replicate inside blackbox module MASTER_JTAG
Will not replicate inside blackbox module MCB
Will not replicate inside blackbox module MMCME2_ADV
Will not replicate inside blackbox module MMCME2_BASE
Will not replicate inside blackbox module MMCME3_ADV
Will not replicate inside blackbox module MMCME3_BASE
Will not replicate inside blackbox module MMCME4_ADV
Will not replicate inside blackbox module MMCME4_BASE
Will not replicate inside blackbox module MMCM_ADV
Will not replicate inside blackbox module MMCM_BASE
Will not replicate inside blackbox module MULT18X18
Will not replicate inside blackbox module MULT18X18S
Will not replicate inside blackbox module MULT18X18SIO
Will not replicate inside blackbox module MULT_AND
Will not replicate inside blackbox module MUXCY
Will not replicate inside blackbox module MUXF5
Will not replicate inside blackbox module MUXF6
Will not replicate inside blackbox module MUXF7
Will not replicate inside blackbox module MUXF8
Will not replicate inside blackbox module MUXF9
Will not replicate inside blackbox module OBUF
Will not replicate inside blackbox module OBUFDS
Will not replicate inside blackbox module OBUFDS_DPHY
Will not replicate inside blackbox module OBUFDS_GTE3
Will not replicate inside blackbox module OBUFDS_GTE3_ADV
Will not replicate inside blackbox module OBUFDS_GTE4
Will not replicate inside blackbox module OBUFDS_GTE4_ADV
Will not replicate inside blackbox module OBUFDS_GTM
Will not replicate inside blackbox module OBUFDS_GTM_ADV
Will not replicate inside blackbox module OBUFT
Will not replicate inside blackbox module OBUFTDS
Will not replicate inside blackbox module ODDR
Will not replicate inside blackbox module ODDR2
Will not replicate inside blackbox module ODDRE1
Will not replicate inside blackbox module ODELAYE2
Will not replicate inside blackbox module ODELAYE3
Will not replicate inside blackbox module OFDDRCPE
Will not replicate inside blackbox module OFDDRRSE
Will not replicate inside blackbox module OFDDRTCPE
Will not replicate inside blackbox module OFDDRTRSE
Will not replicate inside blackbox module OR2L
Will not replicate inside blackbox module ORCY
Will not replicate inside blackbox module OSERDES
Will not replicate inside blackbox module OSERDES2
Will not replicate inside blackbox module OSERDESE1
Will not replicate inside blackbox module OSERDESE2
Will not replicate inside blackbox module OSERDESE3
Will not replicate inside blackbox module OUT_FIFO
Will not replicate inside blackbox module PCIE40E4
Will not replicate inside blackbox module PCIE4CE4
Will not replicate inside blackbox module PCIE_2_0
Will not replicate inside blackbox module PCIE_2_1
Will not replicate inside blackbox module PCIE_3_0
Will not replicate inside blackbox module PCIE_3_1
Will not replicate inside blackbox module PCIE_A1
Will not replicate inside blackbox module PCIE_EP
Will not replicate inside blackbox module PHASER_IN
Will not replicate inside blackbox module PHASER_IN_PHY
Will not replicate inside blackbox module PHASER_OUT
Will not replicate inside blackbox module PHASER_OUT_PHY
Will not replicate inside blackbox module PHASER_REF
Will not replicate inside blackbox module PHY_CONTROL
Will not replicate inside blackbox module PLLE2_ADV
Will not replicate inside blackbox module PLLE2_BASE
Will not replicate inside blackbox module PLLE3_ADV
Will not replicate inside blackbox module PLLE3_BASE
Will not replicate inside blackbox module PLLE4_ADV
Will not replicate inside blackbox module PLLE4_BASE
Will not replicate inside blackbox module PLL_ADV
Will not replicate inside blackbox module PLL_BASE
Will not replicate inside blackbox module PMCD
Will not replicate inside blackbox module POST_CRC_INTERNAL
Will not replicate inside blackbox module PPC405_ADV
Will not replicate inside blackbox module PPC440
Will not replicate inside blackbox module PS7
Will not replicate inside blackbox module PS8
Will not replicate inside blackbox module PULLDOWN
Will not replicate inside blackbox module PULLUP
Replicating module: PWM
Connection Map for Module: PWM
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_0
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_1
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_10
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_11
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_12
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_13
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_2
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_3
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_4
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_5
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_6
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_7
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_8
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.CO_9
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.X_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2408
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_0
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2150
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_1
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2151
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_10
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2160
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_11
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2161
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_12
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2162
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_13
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2163
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_2
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2152
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_3
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2153
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_4
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2154
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_5
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2155
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_6
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2156
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_7
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2157
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_8
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2158
Key: $auto$alumacc.cc:485:replace_alu$1726.Y_9
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2159
Key: $auto$alumacc.cc:485:replace_alu$1726.genblk1.C_14
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.genblk1.C_15
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.genblk1.O_14
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1726.genblk1.O_15
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_0
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_1
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_2
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_3
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_4
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2149
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2398
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_1
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2399
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_2
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2400
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_3
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2401
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_4
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2402
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_5
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_6
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_7
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2403
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_1
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2404
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_2
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2405
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_3
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2406
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
Key: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_4
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2407
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4
Key: clk_0
	Driver: NULL
	Driven Cells: 
		$auto$ff.cc:262:slice$2149
		$auto$ff.cc:262:slice$2150
		$auto$ff.cc:262:slice$2151
		$auto$ff.cc:262:slice$2152
		$auto$ff.cc:262:slice$2153
		$auto$ff.cc:262:slice$2154
		$auto$ff.cc:262:slice$2155
		$auto$ff.cc:262:slice$2156
		$auto$ff.cc:262:slice$2157
		$auto$ff.cc:262:slice$2158
		$auto$ff.cc:262:slice$2159
		$auto$ff.cc:262:slice$2160
		$auto$ff.cc:262:slice$2161
		$auto$ff.cc:262:slice$2162
		$auto$ff.cc:262:slice$2163
Key: counter_0
	Driver: $auto$ff.cc:262:slice$2150
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403
		$abc$2397$auto$blifparse.cc:515:parse_blif$2408
Key: counter_1
	Driver: $auto$ff.cc:262:slice$2151
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
Key: counter_10
	Driver: $auto$ff.cc:262:slice$2160
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
Key: counter_11
	Driver: $auto$ff.cc:262:slice$2161
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
Key: counter_12
	Driver: $auto$ff.cc:262:slice$2162
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
Key: counter_13
	Driver: $auto$ff.cc:262:slice$2163
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
Key: counter_2
	Driver: $auto$ff.cc:262:slice$2152
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
Key: counter_3
	Driver: $auto$ff.cc:262:slice$2153
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
Key: counter_4
	Driver: $auto$ff.cc:262:slice$2154
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
Key: counter_5
	Driver: $auto$ff.cc:262:slice$2155
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
Key: counter_6
	Driver: $auto$ff.cc:262:slice$2156
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
Key: counter_7
	Driver: $auto$ff.cc:262:slice$2157
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
Key: counter_8
	Driver: $auto$ff.cc:262:slice$2158
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
Key: counter_9
	Driver: $auto$ff.cc:262:slice$2159
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
Key: pulse_0
	Driver: $auto$ff.cc:262:slice$2149
	Driven Cells: 
Key: width_0
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403
Key: width_1
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403
Key: width_10
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406
Key: width_11
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407
Key: width_12
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407
Key: width_13
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407
Key: width_2
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404
Key: width_3
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404
Key: width_4
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404
Key: width_5
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405
Key: width_6
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405
Key: width_7
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405
Key: width_8
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406
Key: width_9
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406
Finished printing connection map
Replicating wires...
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.CO into wire \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.CO into wire \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.CO into wire \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.X into wire \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.X into wire \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.X into wire \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.Y into wire \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.Y into wire \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.Y into wire \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1726.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.G into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1
Replicated wire $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S into wire \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2
Wire clk is only copied over
Replicated wire counter into wire counter_TMR_0
Replicated wire counter into wire counter_TMR_1
Replicated wire counter into wire counter_TMR_2
Replicated wire pulse into wire pulse_TMR_0
Replicated wire pulse into wire pulse_TMR_1
Replicated wire pulse into wire pulse_TMR_2
Wire width is only copied over
Replicating cells in module PWM
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2398 of type LUT4
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2398 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2398 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2398 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2399 of type LUT6
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2399 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2399 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2399 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2400 of type LUT6
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2400 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2400 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2400 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2401 of type LUT6
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2401 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2401 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2401 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2402 of type LUT6
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2402 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2402 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2402 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2403 of type LUT4
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2403 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2403 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2403 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2404 of type LUT6
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2404 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2404 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2404 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2405 of type LUT6
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2405 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2405 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2405 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2406 of type LUT6
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2406 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2406 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2406 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2407 of type LUT6
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2407 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2407 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2407 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
set to replicate cell $abc$2397$auto$blifparse.cc:515:parse_blif$2408 of type INV
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2408 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_0
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2408 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_1
Replicated cell$abc$2397$auto$blifparse.cc:515:parse_blif$2408 into cell $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_2
set to replicate cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4 of type CARRY4
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
set to replicate cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4 of type CARRY4
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
set to replicate cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4 of type CARRY4
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
set to replicate cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4 of type CARRY4
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
Replicated cell$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2149 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2149 into cell $auto$ff.cc:262:slice$2149_TMR_0
Replicated cell$auto$ff.cc:262:slice$2149 into cell $auto$ff.cc:262:slice$2149_TMR_1
Replicated cell$auto$ff.cc:262:slice$2149 into cell $auto$ff.cc:262:slice$2149_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2150 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2150 into cell $auto$ff.cc:262:slice$2150_TMR_0
Replicated cell$auto$ff.cc:262:slice$2150 into cell $auto$ff.cc:262:slice$2150_TMR_1
Replicated cell$auto$ff.cc:262:slice$2150 into cell $auto$ff.cc:262:slice$2150_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2151 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2151 into cell $auto$ff.cc:262:slice$2151_TMR_0
Replicated cell$auto$ff.cc:262:slice$2151 into cell $auto$ff.cc:262:slice$2151_TMR_1
Replicated cell$auto$ff.cc:262:slice$2151 into cell $auto$ff.cc:262:slice$2151_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2152 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2152 into cell $auto$ff.cc:262:slice$2152_TMR_0
Replicated cell$auto$ff.cc:262:slice$2152 into cell $auto$ff.cc:262:slice$2152_TMR_1
Replicated cell$auto$ff.cc:262:slice$2152 into cell $auto$ff.cc:262:slice$2152_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2153 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2153 into cell $auto$ff.cc:262:slice$2153_TMR_0
Replicated cell$auto$ff.cc:262:slice$2153 into cell $auto$ff.cc:262:slice$2153_TMR_1
Replicated cell$auto$ff.cc:262:slice$2153 into cell $auto$ff.cc:262:slice$2153_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2154 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2154 into cell $auto$ff.cc:262:slice$2154_TMR_0
Replicated cell$auto$ff.cc:262:slice$2154 into cell $auto$ff.cc:262:slice$2154_TMR_1
Replicated cell$auto$ff.cc:262:slice$2154 into cell $auto$ff.cc:262:slice$2154_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2155 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2155 into cell $auto$ff.cc:262:slice$2155_TMR_0
Replicated cell$auto$ff.cc:262:slice$2155 into cell $auto$ff.cc:262:slice$2155_TMR_1
Replicated cell$auto$ff.cc:262:slice$2155 into cell $auto$ff.cc:262:slice$2155_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2156 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2156 into cell $auto$ff.cc:262:slice$2156_TMR_0
Replicated cell$auto$ff.cc:262:slice$2156 into cell $auto$ff.cc:262:slice$2156_TMR_1
Replicated cell$auto$ff.cc:262:slice$2156 into cell $auto$ff.cc:262:slice$2156_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2157 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2157 into cell $auto$ff.cc:262:slice$2157_TMR_0
Replicated cell$auto$ff.cc:262:slice$2157 into cell $auto$ff.cc:262:slice$2157_TMR_1
Replicated cell$auto$ff.cc:262:slice$2157 into cell $auto$ff.cc:262:slice$2157_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2158 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2158 into cell $auto$ff.cc:262:slice$2158_TMR_0
Replicated cell$auto$ff.cc:262:slice$2158 into cell $auto$ff.cc:262:slice$2158_TMR_1
Replicated cell$auto$ff.cc:262:slice$2158 into cell $auto$ff.cc:262:slice$2158_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2159 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2159 into cell $auto$ff.cc:262:slice$2159_TMR_0
Replicated cell$auto$ff.cc:262:slice$2159 into cell $auto$ff.cc:262:slice$2159_TMR_1
Replicated cell$auto$ff.cc:262:slice$2159 into cell $auto$ff.cc:262:slice$2159_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2160 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2160 into cell $auto$ff.cc:262:slice$2160_TMR_0
Replicated cell$auto$ff.cc:262:slice$2160 into cell $auto$ff.cc:262:slice$2160_TMR_1
Replicated cell$auto$ff.cc:262:slice$2160 into cell $auto$ff.cc:262:slice$2160_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2161 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2161 into cell $auto$ff.cc:262:slice$2161_TMR_0
Replicated cell$auto$ff.cc:262:slice$2161 into cell $auto$ff.cc:262:slice$2161_TMR_1
Replicated cell$auto$ff.cc:262:slice$2161 into cell $auto$ff.cc:262:slice$2161_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2162 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2162 into cell $auto$ff.cc:262:slice$2162_TMR_0
Replicated cell$auto$ff.cc:262:slice$2162 into cell $auto$ff.cc:262:slice$2162_TMR_1
Replicated cell$auto$ff.cc:262:slice$2162 into cell $auto$ff.cc:262:slice$2162_TMR_2
set to replicate cell $auto$ff.cc:262:slice$2163 of type FDRE
Replicated cell$auto$ff.cc:262:slice$2163 into cell $auto$ff.cc:262:slice$2163_TMR_0
Replicated cell$auto$ff.cc:262:slice$2163 into cell $auto$ff.cc:262:slice$2163_TMR_1
Replicated cell$auto$ff.cc:262:slice$2163 into cell $auto$ff.cc:262:slice$2163_TMR_2
set to replicate cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4 of type CARRY4
Replicated cell$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4 into cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
Replicated cell$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4 into cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
Replicated cell$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4 into cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
set to replicate cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4 of type CARRY4
Replicated cell$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4 into cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
Replicated cell$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4 into cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
Replicated cell$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4 into cell $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
Connecting wire to wire connections...

Will not replicate inside blackbox module RAM128X1D
Will not replicate inside blackbox module RAM128X1S
Will not replicate inside blackbox module RAM128X1S_1
Will not replicate inside blackbox module RAM16X1D
Will not replicate inside blackbox module RAM16X1D_1
Will not replicate inside blackbox module RAM16X1S
Will not replicate inside blackbox module RAM16X1S_1
Will not replicate inside blackbox module RAM16X2S
Will not replicate inside blackbox module RAM16X4S
Will not replicate inside blackbox module RAM16X8S
Will not replicate inside blackbox module RAM256X1D
Will not replicate inside blackbox module RAM256X1S
Will not replicate inside blackbox module RAM32M
Will not replicate inside blackbox module RAM32M16
Will not replicate inside blackbox module RAM32X16DR8
Will not replicate inside blackbox module RAM32X1D
Will not replicate inside blackbox module RAM32X1D_1
Will not replicate inside blackbox module RAM32X1S
Will not replicate inside blackbox module RAM32X1S_1
Will not replicate inside blackbox module RAM32X2S
Will not replicate inside blackbox module RAM32X4S
Will not replicate inside blackbox module RAM32X8S
Will not replicate inside blackbox module RAM512X1S
Will not replicate inside blackbox module RAM64M
Will not replicate inside blackbox module RAM64M8
Will not replicate inside blackbox module RAM64X1D
Will not replicate inside blackbox module RAM64X1D_1
Will not replicate inside blackbox module RAM64X1S
Will not replicate inside blackbox module RAM64X1S_1
Will not replicate inside blackbox module RAM64X2S
Will not replicate inside blackbox module RAM64X8SW
Will not replicate inside blackbox module RAMB16
Will not replicate inside blackbox module RAMB16BWER
Will not replicate inside blackbox module RAMB16BWE_S18
Will not replicate inside blackbox module RAMB16BWE_S18_S18
Will not replicate inside blackbox module RAMB16BWE_S18_S9
Will not replicate inside blackbox module RAMB16BWE_S36
Will not replicate inside blackbox module RAMB16BWE_S36_S18
Will not replicate inside blackbox module RAMB16BWE_S36_S36
Will not replicate inside blackbox module RAMB16BWE_S36_S9
Will not replicate inside blackbox module RAMB16_S1
Will not replicate inside blackbox module RAMB16_S18
Will not replicate inside blackbox module RAMB16_S18_S18
Will not replicate inside blackbox module RAMB16_S18_S36
Will not replicate inside blackbox module RAMB16_S1_S1
Will not replicate inside blackbox module RAMB16_S1_S18
Will not replicate inside blackbox module RAMB16_S1_S2
Will not replicate inside blackbox module RAMB16_S1_S36
Will not replicate inside blackbox module RAMB16_S1_S4
Will not replicate inside blackbox module RAMB16_S1_S9
Will not replicate inside blackbox module RAMB16_S2
Will not replicate inside blackbox module RAMB16_S2_S18
Will not replicate inside blackbox module RAMB16_S2_S2
Will not replicate inside blackbox module RAMB16_S2_S36
Will not replicate inside blackbox module RAMB16_S2_S4
Will not replicate inside blackbox module RAMB16_S2_S9
Will not replicate inside blackbox module RAMB16_S36
Will not replicate inside blackbox module RAMB16_S36_S36
Will not replicate inside blackbox module RAMB16_S4
Will not replicate inside blackbox module RAMB16_S4_S18
Will not replicate inside blackbox module RAMB16_S4_S36
Will not replicate inside blackbox module RAMB16_S4_S4
Will not replicate inside blackbox module RAMB16_S4_S9
Will not replicate inside blackbox module RAMB16_S9
Will not replicate inside blackbox module RAMB16_S9_S18
Will not replicate inside blackbox module RAMB16_S9_S36
Will not replicate inside blackbox module RAMB16_S9_S9
Will not replicate inside blackbox module RAMB18
Will not replicate inside blackbox module RAMB18E1
Will not replicate inside blackbox module RAMB18E2
Will not replicate inside blackbox module RAMB18SDP
Will not replicate inside blackbox module RAMB32_S64_ECC
Will not replicate inside blackbox module RAMB36
Will not replicate inside blackbox module RAMB36E1
Will not replicate inside blackbox module RAMB36E2
Will not replicate inside blackbox module RAMB36SDP
Will not replicate inside blackbox module RAMB4_S1
Will not replicate inside blackbox module RAMB4_S16
Will not replicate inside blackbox module RAMB4_S16_S16
Will not replicate inside blackbox module RAMB4_S1_S1
Will not replicate inside blackbox module RAMB4_S1_S16
Will not replicate inside blackbox module RAMB4_S1_S2
Will not replicate inside blackbox module RAMB4_S1_S4
Will not replicate inside blackbox module RAMB4_S1_S8
Will not replicate inside blackbox module RAMB4_S2
Will not replicate inside blackbox module RAMB4_S2_S16
Will not replicate inside blackbox module RAMB4_S2_S2
Will not replicate inside blackbox module RAMB4_S2_S4
Will not replicate inside blackbox module RAMB4_S2_S8
Will not replicate inside blackbox module RAMB4_S4
Will not replicate inside blackbox module RAMB4_S4_S16
Will not replicate inside blackbox module RAMB4_S4_S4
Will not replicate inside blackbox module RAMB4_S4_S8
Will not replicate inside blackbox module RAMB4_S8
Will not replicate inside blackbox module RAMB4_S8_S16
Will not replicate inside blackbox module RAMB4_S8_S8
Will not replicate inside blackbox module RAMB8BWER
Will not replicate inside blackbox module RFADC
Will not replicate inside blackbox module RFDAC
Will not replicate inside blackbox module RIU_OR
Will not replicate inside blackbox module ROM128X1
Will not replicate inside blackbox module ROM16X1
Will not replicate inside blackbox module ROM256X1
Will not replicate inside blackbox module ROM32X1
Will not replicate inside blackbox module ROM64X1
Will not replicate inside blackbox module RXTX_BITSLICE
Will not replicate inside blackbox module RX_BITSLICE
Will not replicate inside blackbox module SPI_ACCESS
Will not replicate inside blackbox module SRL16
Will not replicate inside blackbox module SRL16E
Will not replicate inside blackbox module SRLC16
Will not replicate inside blackbox module SRLC16E
Will not replicate inside blackbox module SRLC32E
Will not replicate inside blackbox module STARTUPE2
Will not replicate inside blackbox module STARTUPE3
Will not replicate inside blackbox module STARTUP_SPARTAN3
Will not replicate inside blackbox module STARTUP_SPARTAN3A
Will not replicate inside blackbox module STARTUP_SPARTAN3E
Will not replicate inside blackbox module STARTUP_SPARTAN6
Will not replicate inside blackbox module STARTUP_VIRTEX4
Will not replicate inside blackbox module STARTUP_VIRTEX5
Will not replicate inside blackbox module STARTUP_VIRTEX6
Will not replicate inside blackbox module SUSPEND_SYNC
Will not replicate inside blackbox module SYSMON
Will not replicate inside blackbox module SYSMONE1
Will not replicate inside blackbox module SYSMONE4
Will not replicate inside blackbox module TEMAC
Will not replicate inside blackbox module TEMAC_SINGLE
Will not replicate inside blackbox module TX_BITSLICE
Will not replicate inside blackbox module TX_BITSLICE_TRI
Will not replicate inside blackbox module URAM288
Will not replicate inside blackbox module URAM288_BASE
Will not replicate inside blackbox module USR_ACCESSE2
Will not replicate inside blackbox module USR_ACCESS_VIRTEX4
Will not replicate inside blackbox module USR_ACCESS_VIRTEX5
Will not replicate inside blackbox module USR_ACCESS_VIRTEX6
Will not replicate inside blackbox module VCC
Will not replicate inside blackbox module VCU
Will not replicate inside blackbox module XADC
Will not replicate inside blackbox module XORCY
Replicating module: top
Connection Map for Module: top
Key: $auto$clkbufmap.cc:262:execute$2440_0
	Driver: $iopadmap$top.clk
	Driven Cells: 
		$auto$clkbufmap.cc:261:execute$2439
Key: $iopadmap$clk_0
	Driver: $auto$clkbufmap.cc:261:execute$2439
	Driven Cells: 
		B0
		G0
		R0
Key: $iopadmap$pulse_blue_0
	Driver: G0
	Driven Cells: 
		$iopadmap$top.pulse_blue
Key: $iopadmap$pulse_green_0
	Driver: B0
	Driven Cells: 
		$iopadmap$top.pulse_green
Key: $iopadmap$pulse_red_0
	Driver: R0
	Driven Cells: 
		$iopadmap$top.pulse_red
Key: btn_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.btn
Key: btn_1
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.btn_1
Key: btn_2
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.btn_2
Key: btn_3
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.btn_3
Key: clk_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.clk
Key: pulse_blue_0
	Driver: $iopadmap$top.pulse_blue
	Driven Cells: 
Key: pulse_green_0
	Driver: $iopadmap$top.pulse_green
	Driven Cells: 
Key: pulse_red_0
	Driver: $iopadmap$top.pulse_red
	Driven Cells: 
Key: pulse_wideB_11
	Driver: $iopadmap$top.btn
	Driven Cells: 
		B0
Key: pulse_wideB_12
	Driver: $iopadmap$top.btn_1
	Driven Cells: 
		B0
Key: pulse_wideG_10
	Driver: $iopadmap$top.btn_2
	Driven Cells: 
		G0
Key: pulse_wideG_11
	Driver: $iopadmap$top.btn_3
	Driven Cells: 
		G0
Key: pulse_wideG_12
	Driver: $iopadmap$top.sw
	Driven Cells: 
		G0
Key: pulse_wideR_10
	Driver: $iopadmap$top.sw_1
	Driven Cells: 
		R0
Key: pulse_wideR_11
	Driver: $iopadmap$top.sw_2
	Driven Cells: 
		R0
Key: pulse_wideR_12
	Driver: $iopadmap$top.sw_3
	Driven Cells: 
		R0
Key: sw_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.sw
Key: sw_1
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.sw_1
Key: sw_2
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.sw_2
Key: sw_3
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.sw_3
Finished printing connection map
Replicating wires...
Wire $auto$clkbufmap.cc:262:execute$2440 is only copied over
Wire $iopadmap$clk is only copied over
Replicated wire $iopadmap$pulse_blue into wire \$iopadmap$pulse_blue_TMR_0
Replicated wire $iopadmap$pulse_blue into wire \$iopadmap$pulse_blue_TMR_1
Replicated wire $iopadmap$pulse_blue into wire \$iopadmap$pulse_blue_TMR_2
Replicated wire $iopadmap$pulse_green into wire \$iopadmap$pulse_green_TMR_0
Replicated wire $iopadmap$pulse_green into wire \$iopadmap$pulse_green_TMR_1
Replicated wire $iopadmap$pulse_green into wire \$iopadmap$pulse_green_TMR_2
Replicated wire $iopadmap$pulse_red into wire \$iopadmap$pulse_red_TMR_0
Replicated wire $iopadmap$pulse_red into wire \$iopadmap$pulse_red_TMR_1
Replicated wire $iopadmap$pulse_red into wire \$iopadmap$pulse_red_TMR_2
Wire btn is only copied over
Wire clk is only copied over
Wire pulse_blue is only copied over
Wire pulse_green is only copied over
Wire pulse_red is only copied over
Wire pulse_wideB is only copied over
Wire pulse_wideG is only copied over
Wire pulse_wideR is only copied over
Wire sw is only copied over
Replicating cells in module top
set to replicate cell $auto$clkbufmap.cc:261:execute$2439 of type BUFG
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.btn of type IBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.btn_1 of type IBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.btn_2 of type IBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.btn_3 of type IBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.clk of type IBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.pulse_blue of type OBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.pulse_green of type OBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.pulse_red of type OBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.sw of type IBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.sw_1 of type IBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.sw_2 of type IBUF
	but he was not specified to be replicated
set to replicate cell $iopadmap$top.sw_3 of type IBUF
	but he was not specified to be replicated
set to replicate cell B0 of type PWM
	but he was not specified to be replicated
fixing connections NEW for non leaf cell named B0 of type PWM
hereyo
set to replicate cell G0 of type PWM
	but he was not specified to be replicated
fixing connections NEW for non leaf cell named G0 of type PWM
hereyo
set to replicate cell R0 of type PWM
	but he was not specified to be replicated
fixing connections NEW for non leaf cell named R0 of type PWM
hereyo
Connecting wire to wire connections...

8. Executing CHECK pass (checking for obvious problems).
Checking module top...
Checking module PWM...
Found and reported 0 problems.

9. Executing BLIF backend.

10. Executing INSERT_VOTERS_NEW Pass
Initializing Voter Information
Voter type is LUT3
Creating map of cell connections in module: PWM
Connection Map for Module: PWM
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_0
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_1
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_10
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_11
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_12
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_13
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_2
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_3
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_4
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_5
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_6
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_7
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_8
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0_9
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_0
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_1
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_10
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_11
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_12
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_13
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_2
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_3
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_4
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_5
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_6
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_7
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_8
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1_9
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_0
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_1
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_10
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_11
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_12
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_13
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_2
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_3
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_4
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_5
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_6
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_7
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_8
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2_9
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_0
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_1
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_2
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_0
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2150_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_1
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2151_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_10
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2160_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_11
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2161_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_12
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2162_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_13
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2163_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_2
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2152_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_3
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2153_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_4
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2154_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_5
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2155_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_6
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2156_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_7
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2157_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_8
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2158_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0_9
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2159_TMR_0
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_0
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2150_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_1
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2151_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_10
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2160_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_11
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2161_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_12
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2162_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_13
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2163_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_2
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2152_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_3
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2153_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_4
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2154_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_5
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2155_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_6
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2156_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_7
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2157_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_8
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2158_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1_9
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2159_TMR_1
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_0
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2150_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_1
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2151_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_10
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2160_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_11
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2161_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_12
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2162_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_13
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2163_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_2
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2152_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_3
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2153_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_4
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2154_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_5
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2155_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_6
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2156_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_7
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2157_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_8
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2158_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2_9
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2159_TMR_2
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0_14
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0_15
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1_14
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1_15
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2_14
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2_15
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0_14
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0_15
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1_14
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1_15
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2_14
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2_15
	Driver: $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0_0
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0_1
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0_2
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0_3
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0_4
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
		$auto$ff.cc:262:slice$2149_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1_0
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1_1
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1_2
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1_3
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1_4
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
		$auto$ff.cc:262:slice$2149_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2_0
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2_1
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2_2
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2_3
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2_4
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
		$auto$ff.cc:262:slice$2149_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0_1
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0_2
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0_3
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0_4
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1_1
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1_2
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1_3
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1_4
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2_1
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2_2
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2_3
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2_4
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0_5
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0_6
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0_7
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1_5
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1_6
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1_7
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2_5
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2_6
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2_7
	Driver: $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
	Driven Cells: 
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0_1
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0_2
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0_3
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0_4
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1_1
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1_2
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1_3
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1_4
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2_0
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2_1
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2_2
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2_3
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
Key: \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2_4
	Driver: $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
	Driven Cells: 
		$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
Key: clk_0
	Driver: NULL
	Driven Cells: 
		$auto$ff.cc:262:slice$2149_TMR_0
		$auto$ff.cc:262:slice$2149_TMR_1
		$auto$ff.cc:262:slice$2149_TMR_2
		$auto$ff.cc:262:slice$2150_TMR_0
		$auto$ff.cc:262:slice$2150_TMR_1
		$auto$ff.cc:262:slice$2150_TMR_2
		$auto$ff.cc:262:slice$2151_TMR_0
		$auto$ff.cc:262:slice$2151_TMR_1
		$auto$ff.cc:262:slice$2151_TMR_2
		$auto$ff.cc:262:slice$2152_TMR_0
		$auto$ff.cc:262:slice$2152_TMR_1
		$auto$ff.cc:262:slice$2152_TMR_2
		$auto$ff.cc:262:slice$2153_TMR_0
		$auto$ff.cc:262:slice$2153_TMR_1
		$auto$ff.cc:262:slice$2153_TMR_2
		$auto$ff.cc:262:slice$2154_TMR_0
		$auto$ff.cc:262:slice$2154_TMR_1
		$auto$ff.cc:262:slice$2154_TMR_2
		$auto$ff.cc:262:slice$2155_TMR_0
		$auto$ff.cc:262:slice$2155_TMR_1
		$auto$ff.cc:262:slice$2155_TMR_2
		$auto$ff.cc:262:slice$2156_TMR_0
		$auto$ff.cc:262:slice$2156_TMR_1
		$auto$ff.cc:262:slice$2156_TMR_2
		$auto$ff.cc:262:slice$2157_TMR_0
		$auto$ff.cc:262:slice$2157_TMR_1
		$auto$ff.cc:262:slice$2157_TMR_2
		$auto$ff.cc:262:slice$2158_TMR_0
		$auto$ff.cc:262:slice$2158_TMR_1
		$auto$ff.cc:262:slice$2158_TMR_2
		$auto$ff.cc:262:slice$2159_TMR_0
		$auto$ff.cc:262:slice$2159_TMR_1
		$auto$ff.cc:262:slice$2159_TMR_2
		$auto$ff.cc:262:slice$2160_TMR_0
		$auto$ff.cc:262:slice$2160_TMR_1
		$auto$ff.cc:262:slice$2160_TMR_2
		$auto$ff.cc:262:slice$2161_TMR_0
		$auto$ff.cc:262:slice$2161_TMR_1
		$auto$ff.cc:262:slice$2161_TMR_2
		$auto$ff.cc:262:slice$2162_TMR_0
		$auto$ff.cc:262:slice$2162_TMR_1
		$auto$ff.cc:262:slice$2162_TMR_2
		$auto$ff.cc:262:slice$2163_TMR_0
		$auto$ff.cc:262:slice$2163_TMR_1
		$auto$ff.cc:262:slice$2163_TMR_2
Key: counter_TMR_0_0
	Driver: $auto$ff.cc:262:slice$2150_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_0
Key: counter_TMR_0_1
	Driver: $auto$ff.cc:262:slice$2151_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
Key: counter_TMR_0_10
	Driver: $auto$ff.cc:262:slice$2160_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
Key: counter_TMR_0_11
	Driver: $auto$ff.cc:262:slice$2161_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
Key: counter_TMR_0_12
	Driver: $auto$ff.cc:262:slice$2162_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
Key: counter_TMR_0_13
	Driver: $auto$ff.cc:262:slice$2163_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
Key: counter_TMR_0_2
	Driver: $auto$ff.cc:262:slice$2152_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
Key: counter_TMR_0_3
	Driver: $auto$ff.cc:262:slice$2153_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
Key: counter_TMR_0_4
	Driver: $auto$ff.cc:262:slice$2154_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
Key: counter_TMR_0_5
	Driver: $auto$ff.cc:262:slice$2155_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
Key: counter_TMR_0_6
	Driver: $auto$ff.cc:262:slice$2156_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
Key: counter_TMR_0_7
	Driver: $auto$ff.cc:262:slice$2157_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
Key: counter_TMR_0_8
	Driver: $auto$ff.cc:262:slice$2158_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
Key: counter_TMR_0_9
	Driver: $auto$ff.cc:262:slice$2159_TMR_0
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
Key: counter_TMR_1_0
	Driver: $auto$ff.cc:262:slice$2150_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_1
Key: counter_TMR_1_1
	Driver: $auto$ff.cc:262:slice$2151_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
Key: counter_TMR_1_10
	Driver: $auto$ff.cc:262:slice$2160_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
Key: counter_TMR_1_11
	Driver: $auto$ff.cc:262:slice$2161_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
Key: counter_TMR_1_12
	Driver: $auto$ff.cc:262:slice$2162_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
Key: counter_TMR_1_13
	Driver: $auto$ff.cc:262:slice$2163_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
Key: counter_TMR_1_2
	Driver: $auto$ff.cc:262:slice$2152_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
Key: counter_TMR_1_3
	Driver: $auto$ff.cc:262:slice$2153_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
Key: counter_TMR_1_4
	Driver: $auto$ff.cc:262:slice$2154_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
Key: counter_TMR_1_5
	Driver: $auto$ff.cc:262:slice$2155_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
Key: counter_TMR_1_6
	Driver: $auto$ff.cc:262:slice$2156_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
Key: counter_TMR_1_7
	Driver: $auto$ff.cc:262:slice$2157_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
Key: counter_TMR_1_8
	Driver: $auto$ff.cc:262:slice$2158_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
Key: counter_TMR_1_9
	Driver: $auto$ff.cc:262:slice$2159_TMR_1
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
Key: counter_TMR_2_0
	Driver: $auto$ff.cc:262:slice$2150_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_2
Key: counter_TMR_2_1
	Driver: $auto$ff.cc:262:slice$2151_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
Key: counter_TMR_2_10
	Driver: $auto$ff.cc:262:slice$2160_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
Key: counter_TMR_2_11
	Driver: $auto$ff.cc:262:slice$2161_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
Key: counter_TMR_2_12
	Driver: $auto$ff.cc:262:slice$2162_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
Key: counter_TMR_2_13
	Driver: $auto$ff.cc:262:slice$2163_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
Key: counter_TMR_2_2
	Driver: $auto$ff.cc:262:slice$2152_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
Key: counter_TMR_2_3
	Driver: $auto$ff.cc:262:slice$2153_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
Key: counter_TMR_2_4
	Driver: $auto$ff.cc:262:slice$2154_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
Key: counter_TMR_2_5
	Driver: $auto$ff.cc:262:slice$2155_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
Key: counter_TMR_2_6
	Driver: $auto$ff.cc:262:slice$2156_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
Key: counter_TMR_2_7
	Driver: $auto$ff.cc:262:slice$2157_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
Key: counter_TMR_2_8
	Driver: $auto$ff.cc:262:slice$2158_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
Key: counter_TMR_2_9
	Driver: $auto$ff.cc:262:slice$2159_TMR_2
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
		$auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
Key: pulse_TMR_0_0
	Driver: $auto$ff.cc:262:slice$2149_TMR_0
	Driven Cells: 
Key: pulse_TMR_1_0
	Driver: $auto$ff.cc:262:slice$2149_TMR_1
	Driven Cells: 
Key: pulse_TMR_2_0
	Driver: $auto$ff.cc:262:slice$2149_TMR_2
	Driven Cells: 
Key: width_0
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_2
Key: width_1
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_2
Key: width_10
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
Key: width_11
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
Key: width_12
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
Key: width_13
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
Key: width_2
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
Key: width_3
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
Key: width_4
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
Key: width_5
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
Key: width_6
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
Key: width_7
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
Key: width_8
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
Key: width_9
	Driver: NULL
	Driven Cells: 
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
		$abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
creating wire map for modulePWM
Identifying reduction points in module PWM
inserting reduction voters
Creating map of cell connections in module: top
Connection Map for Module: top
Key: $auto$clkbufmap.cc:262:execute$2440_0
	Driver: $iopadmap$top.clk
	Driven Cells: 
		$auto$clkbufmap.cc:261:execute$2439
Key: $iopadmap$clk_0
	Driver: $auto$clkbufmap.cc:261:execute$2439
	Driven Cells: 
		B0
		G0
		R0
Key: \$iopadmap$pulse_blue_TMR_0_0
	Driver: G0
	Driven Cells: 
		$iopadmap$top.pulse_blue
Key: \$iopadmap$pulse_blue_TMR_1_0
	Driver: G0
	Driven Cells: 
Key: \$iopadmap$pulse_blue_TMR_2_0
	Driver: G0
	Driven Cells: 
Key: \$iopadmap$pulse_green_TMR_0_0
	Driver: B0
	Driven Cells: 
		$iopadmap$top.pulse_green
Key: \$iopadmap$pulse_green_TMR_1_0
	Driver: B0
	Driven Cells: 
Key: \$iopadmap$pulse_green_TMR_2_0
	Driver: B0
	Driven Cells: 
Key: \$iopadmap$pulse_red_TMR_0_0
	Driver: R0
	Driven Cells: 
		$iopadmap$top.pulse_red
Key: \$iopadmap$pulse_red_TMR_1_0
	Driver: R0
	Driven Cells: 
Key: \$iopadmap$pulse_red_TMR_2_0
	Driver: R0
	Driven Cells: 
Key: btn_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.btn
Key: btn_1
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.btn_1
Key: btn_2
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.btn_2
Key: btn_3
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.btn_3
Key: clk_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.clk
Key: pulse_blue_0
	Driver: $iopadmap$top.pulse_blue
	Driven Cells: 
Key: pulse_green_0
	Driver: $iopadmap$top.pulse_green
	Driven Cells: 
Key: pulse_red_0
	Driver: $iopadmap$top.pulse_red
	Driven Cells: 
Key: pulse_wideB_11
	Driver: $iopadmap$top.btn
	Driven Cells: 
		B0
Key: pulse_wideB_12
	Driver: $iopadmap$top.btn_1
	Driven Cells: 
		B0
Key: pulse_wideG_10
	Driver: $iopadmap$top.btn_2
	Driven Cells: 
		G0
Key: pulse_wideG_11
	Driver: $iopadmap$top.btn_3
	Driven Cells: 
		G0
Key: pulse_wideG_12
	Driver: $iopadmap$top.sw
	Driven Cells: 
		G0
Key: pulse_wideR_10
	Driver: $iopadmap$top.sw_1
	Driven Cells: 
		R0
Key: pulse_wideR_11
	Driver: $iopadmap$top.sw_2
	Driven Cells: 
		R0
Key: pulse_wideR_12
	Driver: $iopadmap$top.sw_3
	Driven Cells: 
		R0
Key: sw_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.sw
Key: sw_1
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.sw_1
Key: sw_2
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.sw_2
Key: sw_3
	Driver: NULL
	Driven Cells: 
		$iopadmap$top.sw_3
creating wire map for moduletop
Identifying reduction points in module top
$iopadmap$top.pulse_blue of type OBUF needs a reduction voter before his port I
$iopadmap$top.pulse_green of type OBUF needs a reduction voter before his port I
$iopadmap$top.pulse_red of type OBUF needs a reduction voter before his port I
inserting reduction voters
Added reduction voter: \\$iopadmap$pulse_blue_0_RED_VOTER
	Connections:
	Port: O is connected to \\$iopadmap$pulse_blue_0_RED_VOTER_wire
	Port: I2 is connected to \$iopadmap$pulse_blue_TMR_2
	Port: I1 is connected to \$iopadmap$pulse_blue_TMR_1
	Port: I0 is connected to \$iopadmap$pulse_blue_TMR_0
Added reduction voter: \\$iopadmap$pulse_green_0_RED_VOTER
	Connections:
	Port: O is connected to \\$iopadmap$pulse_green_0_RED_VOTER_wire
	Port: I2 is connected to \$iopadmap$pulse_green_TMR_2
	Port: I1 is connected to \$iopadmap$pulse_green_TMR_1
	Port: I0 is connected to \$iopadmap$pulse_green_TMR_0
Added reduction voter: \\$iopadmap$pulse_red_0_RED_VOTER
	Connections:
	Port: O is connected to \\$iopadmap$pulse_red_0_RED_VOTER_wire
	Port: I2 is connected to \$iopadmap$pulse_red_TMR_2
	Port: I1 is connected to \$iopadmap$pulse_red_TMR_1
	Port: I0 is connected to \$iopadmap$pulse_red_TMR_0
Inserted 3 Voters

11. Executing CHECK pass (checking for obvious problems).
Checking module PWM...
Checking module top...
Found and reported 0 problems.

12. Executing BLIF backend.
