read -sv run_verilog_mid/adder_32b_8_89_663d9e527fbf8af5fccbf05a81450c73.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_89_663d9e527fbf8af5fccbf05a81450c73_yosys.v
