module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min);//

    wire [7:0] min1 = (a<b)?a:b;
    wire [7:0] min2 = (c<d)?c:d;
    assign min = (min1<min2)? min1 : min2;

endmodule