Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_tests_behav xil_defaultlib.simple_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3460] index is always out of bounds for array 'WEIGHTS' [E:/Seth stuff/to_appease_the_haters/CSC570ComputationalNeuroscience/implementation_Basys3/neural_net.sv:26]
WARNING: [VRFC 10-3456] index 1 is out of range [0:0] for 'WEIGHTS' [E:/Seth stuff/to_appease_the_haters/CSC570ComputationalNeuroscience/implementation_Basys3/neural_net.sv:26]
WARNING: [VRFC 10-3460] index is always out of bounds for array 'BIASES' [E:/Seth stuff/to_appease_the_haters/CSC570ComputationalNeuroscience/implementation_Basys3/neural_net.sv:27]
WARNING: [VRFC 10-3456] index 1 is out of range [0:0] for 'BIASES' [E:/Seth stuff/to_appease_the_haters/CSC570ComputationalNeuroscience/implementation_Basys3/neural_net.sv:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Seth stuff/to_appease_the_haters/CSC570ComputationalNeuroscience/implementation_Basys3/neural_net.sv" Line 1. Module neural_net_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Seth stuff/to_appease_the_haters/CSC570ComputationalNeuroscience/implementation_Basys3/neural_net.sv" Line 1. Module neural_net_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=7,weig...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=7,weig...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=7,weig...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=7,weig...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=7,weig...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=7,weig...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=7,weig...
Compiling module xil_defaultlib.neuron_layer(LAYER_NUM=0,PREV_WI...
Compiling module xil_defaultlib.neuron_layer(LAYER_NUM=1,PREV_WI...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=5,weig...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=5,weig...
Compiling module xil_defaultlib.neuron_layer(LAYER_NUM=2,PREV_WI...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=2,weig...
Compiling module xil_defaultlib.neuron_layer(LAYER_NUM=3,PREV_WI...
Compiling module xil_defaultlib.Simple_Neuron(INPUT_COUNT=1,weig...
Compiling module xil_defaultlib.neuron_layer(LAYER_NUM=4,PREV_WI...
Compiling module xil_defaultlib.neural_net_default
Compiling module xil_defaultlib.simple_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_tests_behav
