-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Thu Feb 22 19:19:15 2018
-- Host        : DESKTOP-PIC5S0G running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_audio_direct_0_0_sim_netlist.vhdl
-- Design      : system_audio_direct_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PdmDes is
  port (
    pdm_clk : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sel_direct : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pdm_clk_o2 : in STD_LOGIC;
    audio_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PdmDes;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PdmDes is
  signal clk_int : STD_LOGIC;
  signal clk_int_i_1_n_0 : STD_LOGIC;
  signal cnt_bits : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnt_bits[31]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[10]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[11]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[12]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[13]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[14]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[15]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[16]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[17]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[18]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[19]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[20]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[21]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[22]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[23]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[24]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[25]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[26]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[27]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[28]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[29]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[30]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[31]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[7]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[8]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[9]\ : STD_LOGIC;
  signal cnt_clk : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnt_clk0_carry__0_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__6_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__6_n_3\ : STD_LOGIC;
  signal cnt_clk0_carry_n_0 : STD_LOGIC;
  signal cnt_clk0_carry_n_1 : STD_LOGIC;
  signal cnt_clk0_carry_n_2 : STD_LOGIC;
  signal cnt_clk0_carry_n_3 : STD_LOGIC;
  signal \cnt_clk[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \cnt_clk[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_clk[0]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_clk[0]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_clk[0]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_clk[0]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_clk[0]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_clk[0]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_clk[0]_i_9_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \dout[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout[15]_i_2_n_0\ : STD_LOGIC;
  signal en_int : STD_LOGIC;
  signal pdm_clk_o1 : STD_LOGIC;
  signal pdm_clk_rising_i_1_n_0 : STD_LOGIC;
  signal pdm_clk_rising_reg_n_0 : STD_LOGIC;
  signal \pdm_tmp[15]_i_1_n_0\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[0]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[10]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[11]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[12]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[13]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[14]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[15]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[1]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[2]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[3]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[4]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[5]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[6]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[7]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[8]\ : STD_LOGIC;
  signal \pdm_tmp_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_cnt_bits_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_bits_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_clk0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_clk0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_int_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of pdm_clk_rising_i_1 : label is "soft_lutpair0";
begin
clk_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \cnt_clk[0]_i_2_n_0\,
      I1 => \cnt_clk[0]_i_3_n_0\,
      I2 => pdm_clk_o1,
      O => clk_int_i_1_n_0
    );
clk_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => clk_int_i_1_n_0,
      Q => pdm_clk_o1,
      R => '0'
    );
\cnt_bits[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[0]\,
      O => cnt_bits(0)
    );
\cnt_bits[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[12]_i_2_n_6\,
      O => cnt_bits(10)
    );
\cnt_bits[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[12]_i_2_n_5\,
      O => cnt_bits(11)
    );
\cnt_bits[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[12]_i_2_n_4\,
      O => cnt_bits(12)
    );
\cnt_bits[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[16]_i_2_n_7\,
      O => cnt_bits(13)
    );
\cnt_bits[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[16]_i_2_n_6\,
      O => cnt_bits(14)
    );
\cnt_bits[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[16]_i_2_n_5\,
      O => cnt_bits(15)
    );
\cnt_bits[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[16]_i_2_n_4\,
      O => cnt_bits(16)
    );
\cnt_bits[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[20]_i_2_n_7\,
      O => cnt_bits(17)
    );
\cnt_bits[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[20]_i_2_n_6\,
      O => cnt_bits(18)
    );
\cnt_bits[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[20]_i_2_n_5\,
      O => cnt_bits(19)
    );
\cnt_bits[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[4]_i_2_n_7\,
      O => cnt_bits(1)
    );
\cnt_bits[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[20]_i_2_n_4\,
      O => cnt_bits(20)
    );
\cnt_bits[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[24]_i_2_n_7\,
      O => cnt_bits(21)
    );
\cnt_bits[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[24]_i_2_n_6\,
      O => cnt_bits(22)
    );
\cnt_bits[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[24]_i_2_n_5\,
      O => cnt_bits(23)
    );
\cnt_bits[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[24]_i_2_n_4\,
      O => cnt_bits(24)
    );
\cnt_bits[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[28]_i_2_n_7\,
      O => cnt_bits(25)
    );
\cnt_bits[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[28]_i_2_n_6\,
      O => cnt_bits(26)
    );
\cnt_bits[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[28]_i_2_n_5\,
      O => cnt_bits(27)
    );
\cnt_bits[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[28]_i_2_n_4\,
      O => cnt_bits(28)
    );
\cnt_bits[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[31]_i_7_n_7\,
      O => cnt_bits(29)
    );
\cnt_bits[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[4]_i_2_n_6\,
      O => cnt_bits(2)
    );
\cnt_bits[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[31]_i_7_n_6\,
      O => cnt_bits(30)
    );
\cnt_bits[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_int,
      O => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[29]\,
      I1 => \cnt_bits_reg_n_0_[28]\,
      I2 => \cnt_bits_reg_n_0_[31]\,
      I3 => \cnt_bits_reg_n_0_[30]\,
      O => \cnt_bits[31]_i_10_n_0\
    );
\cnt_bits[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[5]\,
      I1 => \cnt_bits_reg_n_0_[4]\,
      I2 => \cnt_bits_reg_n_0_[7]\,
      I3 => \cnt_bits_reg_n_0_[6]\,
      O => \cnt_bits[31]_i_11_n_0\
    );
\cnt_bits[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[31]_i_7_n_5\,
      O => cnt_bits(31)
    );
\cnt_bits[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[18]\,
      I1 => \cnt_bits_reg_n_0_[19]\,
      I2 => \cnt_bits_reg_n_0_[16]\,
      I3 => \cnt_bits_reg_n_0_[17]\,
      I4 => \cnt_bits[31]_i_8_n_0\,
      O => \cnt_bits[31]_i_3_n_0\
    );
\cnt_bits[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[10]\,
      I1 => \cnt_bits_reg_n_0_[11]\,
      I2 => \cnt_bits_reg_n_0_[8]\,
      I3 => \cnt_bits_reg_n_0_[9]\,
      I4 => \cnt_bits[31]_i_9_n_0\,
      O => \cnt_bits[31]_i_4_n_0\
    );
\cnt_bits[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cnt_bits[31]_i_10_n_0\,
      I1 => \cnt_bits_reg_n_0_[25]\,
      I2 => \cnt_bits_reg_n_0_[24]\,
      I3 => \cnt_bits_reg_n_0_[27]\,
      I4 => \cnt_bits_reg_n_0_[26]\,
      I5 => \cnt_bits[31]_i_11_n_0\,
      O => \cnt_bits[31]_i_5_n_0\
    );
\cnt_bits[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[1]\,
      I1 => \cnt_bits_reg_n_0_[0]\,
      I2 => \cnt_bits_reg_n_0_[3]\,
      I3 => \cnt_bits_reg_n_0_[2]\,
      O => \cnt_bits[31]_i_6_n_0\
    );
\cnt_bits[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[21]\,
      I1 => \cnt_bits_reg_n_0_[20]\,
      I2 => \cnt_bits_reg_n_0_[23]\,
      I3 => \cnt_bits_reg_n_0_[22]\,
      O => \cnt_bits[31]_i_8_n_0\
    );
\cnt_bits[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[13]\,
      I1 => \cnt_bits_reg_n_0_[12]\,
      I2 => \cnt_bits_reg_n_0_[15]\,
      I3 => \cnt_bits_reg_n_0_[14]\,
      O => \cnt_bits[31]_i_9_n_0\
    );
\cnt_bits[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[4]_i_2_n_5\,
      O => cnt_bits(3)
    );
\cnt_bits[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[4]_i_2_n_4\,
      O => cnt_bits(4)
    );
\cnt_bits[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[8]_i_2_n_7\,
      O => cnt_bits(5)
    );
\cnt_bits[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[8]_i_2_n_6\,
      O => cnt_bits(6)
    );
\cnt_bits[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[8]_i_2_n_5\,
      O => cnt_bits(7)
    );
\cnt_bits[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[8]_i_2_n_4\,
      O => cnt_bits(8)
    );
\cnt_bits[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_3_n_0\,
      I1 => \cnt_bits[31]_i_4_n_0\,
      I2 => \cnt_bits[31]_i_5_n_0\,
      I3 => \cnt_bits[31]_i_6_n_0\,
      I4 => \cnt_bits_reg[12]_i_2_n_7\,
      O => cnt_bits(9)
    );
\cnt_bits_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(0),
      Q => \cnt_bits_reg_n_0_[0]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(10),
      Q => \cnt_bits_reg_n_0_[10]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(11),
      Q => \cnt_bits_reg_n_0_[11]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(12),
      Q => \cnt_bits_reg_n_0_[12]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[8]_i_2_n_0\,
      CO(3) => \cnt_bits_reg[12]_i_2_n_0\,
      CO(2) => \cnt_bits_reg[12]_i_2_n_1\,
      CO(1) => \cnt_bits_reg[12]_i_2_n_2\,
      CO(0) => \cnt_bits_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[12]_i_2_n_4\,
      O(2) => \cnt_bits_reg[12]_i_2_n_5\,
      O(1) => \cnt_bits_reg[12]_i_2_n_6\,
      O(0) => \cnt_bits_reg[12]_i_2_n_7\,
      S(3) => \cnt_bits_reg_n_0_[12]\,
      S(2) => \cnt_bits_reg_n_0_[11]\,
      S(1) => \cnt_bits_reg_n_0_[10]\,
      S(0) => \cnt_bits_reg_n_0_[9]\
    );
\cnt_bits_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(13),
      Q => \cnt_bits_reg_n_0_[13]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(14),
      Q => \cnt_bits_reg_n_0_[14]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(15),
      Q => \cnt_bits_reg_n_0_[15]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(16),
      Q => \cnt_bits_reg_n_0_[16]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[12]_i_2_n_0\,
      CO(3) => \cnt_bits_reg[16]_i_2_n_0\,
      CO(2) => \cnt_bits_reg[16]_i_2_n_1\,
      CO(1) => \cnt_bits_reg[16]_i_2_n_2\,
      CO(0) => \cnt_bits_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[16]_i_2_n_4\,
      O(2) => \cnt_bits_reg[16]_i_2_n_5\,
      O(1) => \cnt_bits_reg[16]_i_2_n_6\,
      O(0) => \cnt_bits_reg[16]_i_2_n_7\,
      S(3) => \cnt_bits_reg_n_0_[16]\,
      S(2) => \cnt_bits_reg_n_0_[15]\,
      S(1) => \cnt_bits_reg_n_0_[14]\,
      S(0) => \cnt_bits_reg_n_0_[13]\
    );
\cnt_bits_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(17),
      Q => \cnt_bits_reg_n_0_[17]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(18),
      Q => \cnt_bits_reg_n_0_[18]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(19),
      Q => \cnt_bits_reg_n_0_[19]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(1),
      Q => \cnt_bits_reg_n_0_[1]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(20),
      Q => \cnt_bits_reg_n_0_[20]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[16]_i_2_n_0\,
      CO(3) => \cnt_bits_reg[20]_i_2_n_0\,
      CO(2) => \cnt_bits_reg[20]_i_2_n_1\,
      CO(1) => \cnt_bits_reg[20]_i_2_n_2\,
      CO(0) => \cnt_bits_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[20]_i_2_n_4\,
      O(2) => \cnt_bits_reg[20]_i_2_n_5\,
      O(1) => \cnt_bits_reg[20]_i_2_n_6\,
      O(0) => \cnt_bits_reg[20]_i_2_n_7\,
      S(3) => \cnt_bits_reg_n_0_[20]\,
      S(2) => \cnt_bits_reg_n_0_[19]\,
      S(1) => \cnt_bits_reg_n_0_[18]\,
      S(0) => \cnt_bits_reg_n_0_[17]\
    );
\cnt_bits_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(21),
      Q => \cnt_bits_reg_n_0_[21]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(22),
      Q => \cnt_bits_reg_n_0_[22]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(23),
      Q => \cnt_bits_reg_n_0_[23]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(24),
      Q => \cnt_bits_reg_n_0_[24]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[20]_i_2_n_0\,
      CO(3) => \cnt_bits_reg[24]_i_2_n_0\,
      CO(2) => \cnt_bits_reg[24]_i_2_n_1\,
      CO(1) => \cnt_bits_reg[24]_i_2_n_2\,
      CO(0) => \cnt_bits_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[24]_i_2_n_4\,
      O(2) => \cnt_bits_reg[24]_i_2_n_5\,
      O(1) => \cnt_bits_reg[24]_i_2_n_6\,
      O(0) => \cnt_bits_reg[24]_i_2_n_7\,
      S(3) => \cnt_bits_reg_n_0_[24]\,
      S(2) => \cnt_bits_reg_n_0_[23]\,
      S(1) => \cnt_bits_reg_n_0_[22]\,
      S(0) => \cnt_bits_reg_n_0_[21]\
    );
\cnt_bits_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(25),
      Q => \cnt_bits_reg_n_0_[25]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(26),
      Q => \cnt_bits_reg_n_0_[26]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(27),
      Q => \cnt_bits_reg_n_0_[27]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(28),
      Q => \cnt_bits_reg_n_0_[28]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[24]_i_2_n_0\,
      CO(3) => \cnt_bits_reg[28]_i_2_n_0\,
      CO(2) => \cnt_bits_reg[28]_i_2_n_1\,
      CO(1) => \cnt_bits_reg[28]_i_2_n_2\,
      CO(0) => \cnt_bits_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[28]_i_2_n_4\,
      O(2) => \cnt_bits_reg[28]_i_2_n_5\,
      O(1) => \cnt_bits_reg[28]_i_2_n_6\,
      O(0) => \cnt_bits_reg[28]_i_2_n_7\,
      S(3) => \cnt_bits_reg_n_0_[28]\,
      S(2) => \cnt_bits_reg_n_0_[27]\,
      S(1) => \cnt_bits_reg_n_0_[26]\,
      S(0) => \cnt_bits_reg_n_0_[25]\
    );
\cnt_bits_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(29),
      Q => \cnt_bits_reg_n_0_[29]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(2),
      Q => \cnt_bits_reg_n_0_[2]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(30),
      Q => \cnt_bits_reg_n_0_[30]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(31),
      Q => \cnt_bits_reg_n_0_[31]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_cnt_bits_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_bits_reg[31]_i_7_n_2\,
      CO(0) => \cnt_bits_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_bits_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2) => \cnt_bits_reg[31]_i_7_n_5\,
      O(1) => \cnt_bits_reg[31]_i_7_n_6\,
      O(0) => \cnt_bits_reg[31]_i_7_n_7\,
      S(3) => '0',
      S(2) => \cnt_bits_reg_n_0_[31]\,
      S(1) => \cnt_bits_reg_n_0_[30]\,
      S(0) => \cnt_bits_reg_n_0_[29]\
    );
\cnt_bits_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(3),
      Q => \cnt_bits_reg_n_0_[3]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(4),
      Q => \cnt_bits_reg_n_0_[4]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_bits_reg[4]_i_2_n_0\,
      CO(2) => \cnt_bits_reg[4]_i_2_n_1\,
      CO(1) => \cnt_bits_reg[4]_i_2_n_2\,
      CO(0) => \cnt_bits_reg[4]_i_2_n_3\,
      CYINIT => \cnt_bits_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[4]_i_2_n_4\,
      O(2) => \cnt_bits_reg[4]_i_2_n_5\,
      O(1) => \cnt_bits_reg[4]_i_2_n_6\,
      O(0) => \cnt_bits_reg[4]_i_2_n_7\,
      S(3) => \cnt_bits_reg_n_0_[4]\,
      S(2) => \cnt_bits_reg_n_0_[3]\,
      S(1) => \cnt_bits_reg_n_0_[2]\,
      S(0) => \cnt_bits_reg_n_0_[1]\
    );
\cnt_bits_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(5),
      Q => \cnt_bits_reg_n_0_[5]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(6),
      Q => \cnt_bits_reg_n_0_[6]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(7),
      Q => \cnt_bits_reg_n_0_[7]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(8),
      Q => \cnt_bits_reg_n_0_[8]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
\cnt_bits_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[4]_i_2_n_0\,
      CO(3) => \cnt_bits_reg[8]_i_2_n_0\,
      CO(2) => \cnt_bits_reg[8]_i_2_n_1\,
      CO(1) => \cnt_bits_reg[8]_i_2_n_2\,
      CO(0) => \cnt_bits_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[8]_i_2_n_4\,
      O(2) => \cnt_bits_reg[8]_i_2_n_5\,
      O(1) => \cnt_bits_reg[8]_i_2_n_6\,
      O(0) => \cnt_bits_reg[8]_i_2_n_7\,
      S(3) => \cnt_bits_reg_n_0_[8]\,
      S(2) => \cnt_bits_reg_n_0_[7]\,
      S(1) => \cnt_bits_reg_n_0_[6]\,
      S(0) => \cnt_bits_reg_n_0_[5]\
    );
\cnt_bits_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(9),
      Q => \cnt_bits_reg_n_0_[9]\,
      R => \cnt_bits[31]_i_1_n_0\
    );
cnt_clk0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cnt_clk0_carry_n_0,
      CO(2) => cnt_clk0_carry_n_1,
      CO(1) => cnt_clk0_carry_n_2,
      CO(0) => cnt_clk0_carry_n_3,
      CYINIT => cnt_clk(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => cnt_clk(4 downto 1)
    );
\cnt_clk0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cnt_clk0_carry_n_0,
      CO(3) => \cnt_clk0_carry__0_n_0\,
      CO(2) => \cnt_clk0_carry__0_n_1\,
      CO(1) => \cnt_clk0_carry__0_n_2\,
      CO(0) => \cnt_clk0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => cnt_clk(8 downto 5)
    );
\cnt_clk0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__0_n_0\,
      CO(3) => \cnt_clk0_carry__1_n_0\,
      CO(2) => \cnt_clk0_carry__1_n_1\,
      CO(1) => \cnt_clk0_carry__1_n_2\,
      CO(0) => \cnt_clk0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => cnt_clk(12 downto 9)
    );
\cnt_clk0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__1_n_0\,
      CO(3) => \cnt_clk0_carry__2_n_0\,
      CO(2) => \cnt_clk0_carry__2_n_1\,
      CO(1) => \cnt_clk0_carry__2_n_2\,
      CO(0) => \cnt_clk0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => cnt_clk(16 downto 13)
    );
\cnt_clk0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__2_n_0\,
      CO(3) => \cnt_clk0_carry__3_n_0\,
      CO(2) => \cnt_clk0_carry__3_n_1\,
      CO(1) => \cnt_clk0_carry__3_n_2\,
      CO(0) => \cnt_clk0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => cnt_clk(20 downto 17)
    );
\cnt_clk0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__3_n_0\,
      CO(3) => \cnt_clk0_carry__4_n_0\,
      CO(2) => \cnt_clk0_carry__4_n_1\,
      CO(1) => \cnt_clk0_carry__4_n_2\,
      CO(0) => \cnt_clk0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => cnt_clk(24 downto 21)
    );
\cnt_clk0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__4_n_0\,
      CO(3) => \cnt_clk0_carry__5_n_0\,
      CO(2) => \cnt_clk0_carry__5_n_1\,
      CO(1) => \cnt_clk0_carry__5_n_2\,
      CO(0) => \cnt_clk0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => cnt_clk(28 downto 25)
    );
\cnt_clk0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_cnt_clk0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_clk0_carry__6_n_2\,
      CO(0) => \cnt_clk0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_clk0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => cnt_clk(31 downto 29)
    );
\cnt_clk[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \cnt_clk[0]_i_2_n_0\,
      I1 => \cnt_clk[0]_i_3_n_0\,
      I2 => cnt_clk(0),
      O => \cnt_clk[0]_i_1__2_n_0\
    );
\cnt_clk[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cnt_clk(24),
      I1 => cnt_clk(29),
      I2 => cnt_clk(25),
      I3 => cnt_clk(27),
      I4 => \cnt_clk[0]_i_4_n_0\,
      O => \cnt_clk[0]_i_2_n_0\
    );
\cnt_clk[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \cnt_clk[0]_i_5_n_0\,
      I1 => \cnt_clk[0]_i_6_n_0\,
      I2 => \cnt_clk[0]_i_7_n_0\,
      I3 => \cnt_clk[0]_i_8_n_0\,
      I4 => \cnt_clk[0]_i_9_n_0\,
      O => \cnt_clk[0]_i_3_n_0\
    );
\cnt_clk[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cnt_clk(28),
      I1 => cnt_clk(2),
      I2 => cnt_clk(26),
      I3 => cnt_clk(31),
      I4 => cnt_clk(5),
      I5 => cnt_clk(30),
      O => \cnt_clk[0]_i_4_n_0\
    );
\cnt_clk[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => cnt_clk(13),
      I1 => cnt_clk(9),
      I2 => cnt_clk(0),
      I3 => cnt_clk(20),
      I4 => cnt_clk(7),
      I5 => cnt_clk(3),
      O => \cnt_clk[0]_i_5_n_0\
    );
\cnt_clk[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cnt_clk(11),
      I1 => cnt_clk(8),
      I2 => cnt_clk(12),
      I3 => cnt_clk(10),
      O => \cnt_clk[0]_i_6_n_0\
    );
\cnt_clk[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cnt_clk(18),
      I1 => cnt_clk(16),
      I2 => cnt_clk(1),
      I3 => cnt_clk(6),
      O => \cnt_clk[0]_i_7_n_0\
    );
\cnt_clk[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => cnt_clk(4),
      I1 => cnt_clk(21),
      I2 => cnt_clk(23),
      I3 => cnt_clk(17),
      O => \cnt_clk[0]_i_8_n_0\
    );
\cnt_clk[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cnt_clk(15),
      I1 => cnt_clk(14),
      I2 => cnt_clk(22),
      I3 => cnt_clk(19),
      O => \cnt_clk[0]_i_9_n_0\
    );
\cnt_clk[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cnt_clk[0]_i_3_n_0\,
      I1 => \cnt_clk[0]_i_2_n_0\,
      O => clk_int
    );
\cnt_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cnt_clk[0]_i_1__2_n_0\,
      Q => cnt_clk(0),
      R => '0'
    );
\cnt_clk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(10),
      Q => cnt_clk(10),
      R => clk_int
    );
\cnt_clk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(11),
      Q => cnt_clk(11),
      R => clk_int
    );
\cnt_clk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(12),
      Q => cnt_clk(12),
      R => clk_int
    );
\cnt_clk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(13),
      Q => cnt_clk(13),
      R => clk_int
    );
\cnt_clk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(14),
      Q => cnt_clk(14),
      R => clk_int
    );
\cnt_clk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(15),
      Q => cnt_clk(15),
      R => clk_int
    );
\cnt_clk_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(16),
      Q => cnt_clk(16),
      R => clk_int
    );
\cnt_clk_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(17),
      Q => cnt_clk(17),
      R => clk_int
    );
\cnt_clk_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(18),
      Q => cnt_clk(18),
      R => clk_int
    );
\cnt_clk_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(19),
      Q => cnt_clk(19),
      R => clk_int
    );
\cnt_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(1),
      Q => cnt_clk(1),
      R => clk_int
    );
\cnt_clk_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(20),
      Q => cnt_clk(20),
      R => clk_int
    );
\cnt_clk_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(21),
      Q => cnt_clk(21),
      R => clk_int
    );
\cnt_clk_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(22),
      Q => cnt_clk(22),
      R => clk_int
    );
\cnt_clk_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(23),
      Q => cnt_clk(23),
      R => clk_int
    );
\cnt_clk_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(24),
      Q => cnt_clk(24),
      R => clk_int
    );
\cnt_clk_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(25),
      Q => cnt_clk(25),
      R => clk_int
    );
\cnt_clk_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(26),
      Q => cnt_clk(26),
      R => clk_int
    );
\cnt_clk_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(27),
      Q => cnt_clk(27),
      R => clk_int
    );
\cnt_clk_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(28),
      Q => cnt_clk(28),
      R => clk_int
    );
\cnt_clk_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(29),
      Q => cnt_clk(29),
      R => clk_int
    );
\cnt_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(2),
      Q => cnt_clk(2),
      R => clk_int
    );
\cnt_clk_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(30),
      Q => cnt_clk(30),
      R => clk_int
    );
\cnt_clk_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(31),
      Q => cnt_clk(31),
      R => clk_int
    );
\cnt_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(3),
      Q => cnt_clk(3),
      R => clk_int
    );
\cnt_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(4),
      Q => cnt_clk(4),
      R => clk_int
    );
\cnt_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(5),
      Q => cnt_clk(5),
      R => clk_int
    );
\cnt_clk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(6),
      Q => cnt_clk(6),
      R => clk_int
    );
\cnt_clk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(7),
      Q => cnt_clk(7),
      R => clk_int
    );
\cnt_clk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(8),
      Q => cnt_clk(8),
      R => clk_int
    );
\cnt_clk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => data0(9),
      Q => cnt_clk(9),
      R => clk_int
    );
\dout[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \dout[15]_i_2_n_0\,
      I1 => \cnt_bits[31]_i_5_n_0\,
      I2 => \cnt_bits[31]_i_4_n_0\,
      I3 => \cnt_bits[31]_i_3_n_0\,
      O => \dout[15]_i_1_n_0\
    );
\dout[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[2]\,
      I1 => \cnt_bits_reg_n_0_[3]\,
      I2 => \cnt_bits_reg_n_0_[0]\,
      I3 => \cnt_bits_reg_n_0_[1]\,
      I4 => pdm_clk_rising_reg_n_0,
      I5 => en_int,
      O => \dout[15]_i_2_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[10]\,
      Q => Q(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[11]\,
      Q => Q(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[12]\,
      Q => Q(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[13]\,
      Q => Q(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[14]\,
      Q => Q(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[15]\,
      Q => Q(15),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[8]\,
      Q => Q(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dout[15]_i_1_n_0\,
      D => \pdm_tmp_reg_n_0_[9]\,
      Q => Q(9),
      R => '0'
    );
en_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sel_direct,
      Q => en_int,
      R => '0'
    );
pdm_clk_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pdm_clk_o1,
      I1 => sel_direct,
      I2 => pdm_clk_o2,
      O => pdm_clk
    );
pdm_clk_rising_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
        port map (
      I0 => pdm_clk_rising_reg_n_0,
      I1 => pdm_clk_o1,
      I2 => \cnt_clk[0]_i_2_n_0\,
      I3 => \cnt_clk[0]_i_3_n_0\,
      O => pdm_clk_rising_i_1_n_0
    );
pdm_clk_rising_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pdm_clk_rising_i_1_n_0,
      Q => pdm_clk_rising_reg_n_0,
      R => '0'
    );
\pdm_tmp[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel_direct,
      O => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => audio_in,
      Q => \pdm_tmp_reg_n_0_[0]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[9]\,
      Q => \pdm_tmp_reg_n_0_[10]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[10]\,
      Q => \pdm_tmp_reg_n_0_[11]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[11]\,
      Q => \pdm_tmp_reg_n_0_[12]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[12]\,
      Q => \pdm_tmp_reg_n_0_[13]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[13]\,
      Q => \pdm_tmp_reg_n_0_[14]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[14]\,
      Q => \pdm_tmp_reg_n_0_[15]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[0]\,
      Q => \pdm_tmp_reg_n_0_[1]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[1]\,
      Q => \pdm_tmp_reg_n_0_[2]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[2]\,
      Q => \pdm_tmp_reg_n_0_[3]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[3]\,
      Q => \pdm_tmp_reg_n_0_[4]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[4]\,
      Q => \pdm_tmp_reg_n_0_[5]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[5]\,
      Q => \pdm_tmp_reg_n_0_[6]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[6]\,
      Q => \pdm_tmp_reg_n_0_[7]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[7]\,
      Q => \pdm_tmp_reg_n_0_[8]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
\pdm_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => \pdm_tmp_reg_n_0_[8]\,
      Q => \pdm_tmp_reg_n_0_[9]\,
      R => \pdm_tmp[15]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PdmSer is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \PdmSer_In_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PdmSer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PdmSer is
  signal cnt_bits : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnt_bits[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt_bits[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[16]_i_2__0_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[20]_i_2__0_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2__0_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[24]_i_2__0_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2__0_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[28]_i_2__0_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \cnt_bits_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[10]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[11]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[12]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[13]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[14]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[15]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[16]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[17]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[18]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[19]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[20]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[21]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[22]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[23]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[24]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[25]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[26]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[27]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[28]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[29]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[30]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[31]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[7]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[8]\ : STD_LOGIC;
  signal \cnt_bits_reg_n_0_[9]\ : STD_LOGIC;
  signal cnt_clk : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnt_clk0_carry__0_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_4\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_5\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_6\ : STD_LOGIC;
  signal \cnt_clk0_carry__0_n_7\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_4\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_5\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_6\ : STD_LOGIC;
  signal \cnt_clk0_carry__1_n_7\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_4\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_5\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_6\ : STD_LOGIC;
  signal \cnt_clk0_carry__2_n_7\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_4\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_5\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_6\ : STD_LOGIC;
  signal \cnt_clk0_carry__3_n_7\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_4\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_5\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_6\ : STD_LOGIC;
  signal \cnt_clk0_carry__4_n_7\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_0\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_1\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_4\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_5\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_6\ : STD_LOGIC;
  signal \cnt_clk0_carry__5_n_7\ : STD_LOGIC;
  signal \cnt_clk0_carry__6_n_2\ : STD_LOGIC;
  signal \cnt_clk0_carry__6_n_3\ : STD_LOGIC;
  signal \cnt_clk0_carry__6_n_5\ : STD_LOGIC;
  signal \cnt_clk0_carry__6_n_6\ : STD_LOGIC;
  signal \cnt_clk0_carry__6_n_7\ : STD_LOGIC;
  signal cnt_clk0_carry_n_0 : STD_LOGIC;
  signal cnt_clk0_carry_n_1 : STD_LOGIC;
  signal cnt_clk0_carry_n_2 : STD_LOGIC;
  signal cnt_clk0_carry_n_3 : STD_LOGIC;
  signal cnt_clk0_carry_n_4 : STD_LOGIC;
  signal cnt_clk0_carry_n_5 : STD_LOGIC;
  signal cnt_clk0_carry_n_6 : STD_LOGIC;
  signal cnt_clk0_carry_n_7 : STD_LOGIC;
  signal \cnt_clk[31]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_clk[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_clk[31]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_clk[31]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_clk[31]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_clk[31]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_clk[31]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_clk[31]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_clk[31]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[10]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[11]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[12]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[13]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[14]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[15]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[16]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[17]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[18]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[19]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[20]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[21]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[22]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[23]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[24]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[25]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[26]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[27]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[28]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[29]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[30]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[31]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[7]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[8]\ : STD_LOGIC;
  signal \cnt_clk_reg_n_0_[9]\ : STD_LOGIC;
  signal en_int_reg_n_0 : STD_LOGIC;
  signal pdm_clk_rising : STD_LOGIC;
  signal pdm_clk_rising_reg_n_0 : STD_LOGIC;
  signal pdm_s_tmp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \pdm_s_tmp[15]_i_2_n_0\ : STD_LOGIC;
  signal \pdm_s_tmp__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \NLW_cnt_bits_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_bits_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_clk0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_clk0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_bits[0]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cnt_clk[0]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \cnt_clk[14]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \cnt_clk[15]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pdm_clk_rising_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pdm_s_tmp[15]_i_2\ : label is "soft_lutpair3";
begin
\cnt_bits[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[0]\,
      O => cnt_bits(0)
    );
\cnt_bits[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[12]_i_2__0_n_6\,
      O => cnt_bits(10)
    );
\cnt_bits[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[12]_i_2__0_n_5\,
      O => cnt_bits(11)
    );
\cnt_bits[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[12]_i_2__0_n_4\,
      O => cnt_bits(12)
    );
\cnt_bits[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[16]_i_2__0_n_7\,
      O => cnt_bits(13)
    );
\cnt_bits[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[16]_i_2__0_n_6\,
      O => cnt_bits(14)
    );
\cnt_bits[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[16]_i_2__0_n_5\,
      O => cnt_bits(15)
    );
\cnt_bits[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[16]_i_2__0_n_4\,
      O => cnt_bits(16)
    );
\cnt_bits[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[20]_i_2__0_n_7\,
      O => cnt_bits(17)
    );
\cnt_bits[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[20]_i_2__0_n_6\,
      O => cnt_bits(18)
    );
\cnt_bits[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[20]_i_2__0_n_5\,
      O => cnt_bits(19)
    );
\cnt_bits[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[4]_i_2__0_n_7\,
      O => cnt_bits(1)
    );
\cnt_bits[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[20]_i_2__0_n_4\,
      O => cnt_bits(20)
    );
\cnt_bits[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[24]_i_2__0_n_7\,
      O => cnt_bits(21)
    );
\cnt_bits[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[24]_i_2__0_n_6\,
      O => cnt_bits(22)
    );
\cnt_bits[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[24]_i_2__0_n_5\,
      O => cnt_bits(23)
    );
\cnt_bits[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[24]_i_2__0_n_4\,
      O => cnt_bits(24)
    );
\cnt_bits[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[28]_i_2__0_n_7\,
      O => cnt_bits(25)
    );
\cnt_bits[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[28]_i_2__0_n_6\,
      O => cnt_bits(26)
    );
\cnt_bits[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[28]_i_2__0_n_5\,
      O => cnt_bits(27)
    );
\cnt_bits[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[28]_i_2__0_n_4\,
      O => cnt_bits(28)
    );
\cnt_bits[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[31]_i_6_n_7\,
      O => cnt_bits(29)
    );
\cnt_bits[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[4]_i_2__0_n_6\,
      O => cnt_bits(2)
    );
\cnt_bits[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[31]_i_6_n_6\,
      O => cnt_bits(30)
    );
\cnt_bits[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[5]\,
      I1 => \cnt_bits_reg_n_0_[4]\,
      I2 => \cnt_bits_reg_n_0_[7]\,
      I3 => \cnt_bits_reg_n_0_[6]\,
      O => \cnt_bits[31]_i_10__0_n_0\
    );
\cnt_bits[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[31]_i_6_n_5\,
      O => cnt_bits(31)
    );
\cnt_bits[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[18]\,
      I1 => \cnt_bits_reg_n_0_[19]\,
      I2 => \cnt_bits_reg_n_0_[16]\,
      I3 => \cnt_bits_reg_n_0_[17]\,
      I4 => \cnt_bits[31]_i_7_n_0\,
      O => \cnt_bits[31]_i_2__0_n_0\
    );
\cnt_bits[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[10]\,
      I1 => \cnt_bits_reg_n_0_[11]\,
      I2 => \cnt_bits_reg_n_0_[8]\,
      I3 => \cnt_bits_reg_n_0_[9]\,
      I4 => \cnt_bits[31]_i_8__0_n_0\,
      O => \cnt_bits[31]_i_3__0_n_0\
    );
\cnt_bits[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cnt_bits[31]_i_9__0_n_0\,
      I1 => \cnt_bits_reg_n_0_[25]\,
      I2 => \cnt_bits_reg_n_0_[24]\,
      I3 => \cnt_bits_reg_n_0_[27]\,
      I4 => \cnt_bits_reg_n_0_[26]\,
      I5 => \cnt_bits[31]_i_10__0_n_0\,
      O => \cnt_bits[31]_i_4__0_n_0\
    );
\cnt_bits[31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[1]\,
      I1 => \cnt_bits_reg_n_0_[0]\,
      I2 => \cnt_bits_reg_n_0_[3]\,
      I3 => \cnt_bits_reg_n_0_[2]\,
      O => \cnt_bits[31]_i_5__0_n_0\
    );
\cnt_bits[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[21]\,
      I1 => \cnt_bits_reg_n_0_[20]\,
      I2 => \cnt_bits_reg_n_0_[23]\,
      I3 => \cnt_bits_reg_n_0_[22]\,
      O => \cnt_bits[31]_i_7_n_0\
    );
\cnt_bits[31]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[13]\,
      I1 => \cnt_bits_reg_n_0_[12]\,
      I2 => \cnt_bits_reg_n_0_[15]\,
      I3 => \cnt_bits_reg_n_0_[14]\,
      O => \cnt_bits[31]_i_8__0_n_0\
    );
\cnt_bits[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[29]\,
      I1 => \cnt_bits_reg_n_0_[28]\,
      I2 => \cnt_bits_reg_n_0_[31]\,
      I3 => \cnt_bits_reg_n_0_[30]\,
      O => \cnt_bits[31]_i_9__0_n_0\
    );
\cnt_bits[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[4]_i_2__0_n_5\,
      O => cnt_bits(3)
    );
\cnt_bits[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[4]_i_2__0_n_4\,
      O => cnt_bits(4)
    );
\cnt_bits[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[8]_i_2__0_n_7\,
      O => cnt_bits(5)
    );
\cnt_bits[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[8]_i_2__0_n_6\,
      O => cnt_bits(6)
    );
\cnt_bits[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[8]_i_2__0_n_5\,
      O => cnt_bits(7)
    );
\cnt_bits[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[8]_i_2__0_n_4\,
      O => cnt_bits(8)
    );
\cnt_bits[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_bits[31]_i_2__0_n_0\,
      I1 => \cnt_bits[31]_i_3__0_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_5__0_n_0\,
      I4 => \cnt_bits_reg[12]_i_2__0_n_7\,
      O => cnt_bits(9)
    );
\cnt_bits_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(0),
      Q => \cnt_bits_reg_n_0_[0]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(10),
      Q => \cnt_bits_reg_n_0_[10]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(11),
      Q => \cnt_bits_reg_n_0_[11]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(12),
      Q => \cnt_bits_reg_n_0_[12]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[8]_i_2__0_n_0\,
      CO(3) => \cnt_bits_reg[12]_i_2__0_n_0\,
      CO(2) => \cnt_bits_reg[12]_i_2__0_n_1\,
      CO(1) => \cnt_bits_reg[12]_i_2__0_n_2\,
      CO(0) => \cnt_bits_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[12]_i_2__0_n_4\,
      O(2) => \cnt_bits_reg[12]_i_2__0_n_5\,
      O(1) => \cnt_bits_reg[12]_i_2__0_n_6\,
      O(0) => \cnt_bits_reg[12]_i_2__0_n_7\,
      S(3) => \cnt_bits_reg_n_0_[12]\,
      S(2) => \cnt_bits_reg_n_0_[11]\,
      S(1) => \cnt_bits_reg_n_0_[10]\,
      S(0) => \cnt_bits_reg_n_0_[9]\
    );
\cnt_bits_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(13),
      Q => \cnt_bits_reg_n_0_[13]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(14),
      Q => \cnt_bits_reg_n_0_[14]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(15),
      Q => \cnt_bits_reg_n_0_[15]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(16),
      Q => \cnt_bits_reg_n_0_[16]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[12]_i_2__0_n_0\,
      CO(3) => \cnt_bits_reg[16]_i_2__0_n_0\,
      CO(2) => \cnt_bits_reg[16]_i_2__0_n_1\,
      CO(1) => \cnt_bits_reg[16]_i_2__0_n_2\,
      CO(0) => \cnt_bits_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[16]_i_2__0_n_4\,
      O(2) => \cnt_bits_reg[16]_i_2__0_n_5\,
      O(1) => \cnt_bits_reg[16]_i_2__0_n_6\,
      O(0) => \cnt_bits_reg[16]_i_2__0_n_7\,
      S(3) => \cnt_bits_reg_n_0_[16]\,
      S(2) => \cnt_bits_reg_n_0_[15]\,
      S(1) => \cnt_bits_reg_n_0_[14]\,
      S(0) => \cnt_bits_reg_n_0_[13]\
    );
\cnt_bits_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(17),
      Q => \cnt_bits_reg_n_0_[17]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(18),
      Q => \cnt_bits_reg_n_0_[18]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(19),
      Q => \cnt_bits_reg_n_0_[19]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(1),
      Q => \cnt_bits_reg_n_0_[1]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(20),
      Q => \cnt_bits_reg_n_0_[20]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[16]_i_2__0_n_0\,
      CO(3) => \cnt_bits_reg[20]_i_2__0_n_0\,
      CO(2) => \cnt_bits_reg[20]_i_2__0_n_1\,
      CO(1) => \cnt_bits_reg[20]_i_2__0_n_2\,
      CO(0) => \cnt_bits_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[20]_i_2__0_n_4\,
      O(2) => \cnt_bits_reg[20]_i_2__0_n_5\,
      O(1) => \cnt_bits_reg[20]_i_2__0_n_6\,
      O(0) => \cnt_bits_reg[20]_i_2__0_n_7\,
      S(3) => \cnt_bits_reg_n_0_[20]\,
      S(2) => \cnt_bits_reg_n_0_[19]\,
      S(1) => \cnt_bits_reg_n_0_[18]\,
      S(0) => \cnt_bits_reg_n_0_[17]\
    );
\cnt_bits_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(21),
      Q => \cnt_bits_reg_n_0_[21]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(22),
      Q => \cnt_bits_reg_n_0_[22]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(23),
      Q => \cnt_bits_reg_n_0_[23]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(24),
      Q => \cnt_bits_reg_n_0_[24]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[20]_i_2__0_n_0\,
      CO(3) => \cnt_bits_reg[24]_i_2__0_n_0\,
      CO(2) => \cnt_bits_reg[24]_i_2__0_n_1\,
      CO(1) => \cnt_bits_reg[24]_i_2__0_n_2\,
      CO(0) => \cnt_bits_reg[24]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[24]_i_2__0_n_4\,
      O(2) => \cnt_bits_reg[24]_i_2__0_n_5\,
      O(1) => \cnt_bits_reg[24]_i_2__0_n_6\,
      O(0) => \cnt_bits_reg[24]_i_2__0_n_7\,
      S(3) => \cnt_bits_reg_n_0_[24]\,
      S(2) => \cnt_bits_reg_n_0_[23]\,
      S(1) => \cnt_bits_reg_n_0_[22]\,
      S(0) => \cnt_bits_reg_n_0_[21]\
    );
\cnt_bits_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(25),
      Q => \cnt_bits_reg_n_0_[25]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(26),
      Q => \cnt_bits_reg_n_0_[26]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(27),
      Q => \cnt_bits_reg_n_0_[27]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(28),
      Q => \cnt_bits_reg_n_0_[28]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[24]_i_2__0_n_0\,
      CO(3) => \cnt_bits_reg[28]_i_2__0_n_0\,
      CO(2) => \cnt_bits_reg[28]_i_2__0_n_1\,
      CO(1) => \cnt_bits_reg[28]_i_2__0_n_2\,
      CO(0) => \cnt_bits_reg[28]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[28]_i_2__0_n_4\,
      O(2) => \cnt_bits_reg[28]_i_2__0_n_5\,
      O(1) => \cnt_bits_reg[28]_i_2__0_n_6\,
      O(0) => \cnt_bits_reg[28]_i_2__0_n_7\,
      S(3) => \cnt_bits_reg_n_0_[28]\,
      S(2) => \cnt_bits_reg_n_0_[27]\,
      S(1) => \cnt_bits_reg_n_0_[26]\,
      S(0) => \cnt_bits_reg_n_0_[25]\
    );
\cnt_bits_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(29),
      Q => \cnt_bits_reg_n_0_[29]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(2),
      Q => \cnt_bits_reg_n_0_[2]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(30),
      Q => \cnt_bits_reg_n_0_[30]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(31),
      Q => \cnt_bits_reg_n_0_[31]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[28]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_cnt_bits_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_bits_reg[31]_i_6_n_2\,
      CO(0) => \cnt_bits_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_bits_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2) => \cnt_bits_reg[31]_i_6_n_5\,
      O(1) => \cnt_bits_reg[31]_i_6_n_6\,
      O(0) => \cnt_bits_reg[31]_i_6_n_7\,
      S(3) => '0',
      S(2) => \cnt_bits_reg_n_0_[31]\,
      S(1) => \cnt_bits_reg_n_0_[30]\,
      S(0) => \cnt_bits_reg_n_0_[29]\
    );
\cnt_bits_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(3),
      Q => \cnt_bits_reg_n_0_[3]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(4),
      Q => \cnt_bits_reg_n_0_[4]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_bits_reg[4]_i_2__0_n_0\,
      CO(2) => \cnt_bits_reg[4]_i_2__0_n_1\,
      CO(1) => \cnt_bits_reg[4]_i_2__0_n_2\,
      CO(0) => \cnt_bits_reg[4]_i_2__0_n_3\,
      CYINIT => \cnt_bits_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[4]_i_2__0_n_4\,
      O(2) => \cnt_bits_reg[4]_i_2__0_n_5\,
      O(1) => \cnt_bits_reg[4]_i_2__0_n_6\,
      O(0) => \cnt_bits_reg[4]_i_2__0_n_7\,
      S(3) => \cnt_bits_reg_n_0_[4]\,
      S(2) => \cnt_bits_reg_n_0_[3]\,
      S(1) => \cnt_bits_reg_n_0_[2]\,
      S(0) => \cnt_bits_reg_n_0_[1]\
    );
\cnt_bits_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(5),
      Q => \cnt_bits_reg_n_0_[5]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(6),
      Q => \cnt_bits_reg_n_0_[6]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(7),
      Q => \cnt_bits_reg_n_0_[7]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(8),
      Q => \cnt_bits_reg_n_0_[8]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_bits_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_bits_reg[4]_i_2__0_n_0\,
      CO(3) => \cnt_bits_reg[8]_i_2__0_n_0\,
      CO(2) => \cnt_bits_reg[8]_i_2__0_n_1\,
      CO(1) => \cnt_bits_reg[8]_i_2__0_n_2\,
      CO(0) => \cnt_bits_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_bits_reg[8]_i_2__0_n_4\,
      O(2) => \cnt_bits_reg[8]_i_2__0_n_5\,
      O(1) => \cnt_bits_reg[8]_i_2__0_n_6\,
      O(0) => \cnt_bits_reg[8]_i_2__0_n_7\,
      S(3) => \cnt_bits_reg_n_0_[8]\,
      S(2) => \cnt_bits_reg_n_0_[7]\,
      S(1) => \cnt_bits_reg_n_0_[6]\,
      S(0) => \cnt_bits_reg_n_0_[5]\
    );
\cnt_bits_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => cnt_bits(9),
      Q => \cnt_bits_reg_n_0_[9]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
cnt_clk0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cnt_clk0_carry_n_0,
      CO(2) => cnt_clk0_carry_n_1,
      CO(1) => cnt_clk0_carry_n_2,
      CO(0) => cnt_clk0_carry_n_3,
      CYINIT => \cnt_clk_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => cnt_clk0_carry_n_4,
      O(2) => cnt_clk0_carry_n_5,
      O(1) => cnt_clk0_carry_n_6,
      O(0) => cnt_clk0_carry_n_7,
      S(3) => \cnt_clk_reg_n_0_[4]\,
      S(2) => \cnt_clk_reg_n_0_[3]\,
      S(1) => \cnt_clk_reg_n_0_[2]\,
      S(0) => \cnt_clk_reg_n_0_[1]\
    );
\cnt_clk0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cnt_clk0_carry_n_0,
      CO(3) => \cnt_clk0_carry__0_n_0\,
      CO(2) => \cnt_clk0_carry__0_n_1\,
      CO(1) => \cnt_clk0_carry__0_n_2\,
      CO(0) => \cnt_clk0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk0_carry__0_n_4\,
      O(2) => \cnt_clk0_carry__0_n_5\,
      O(1) => \cnt_clk0_carry__0_n_6\,
      O(0) => \cnt_clk0_carry__0_n_7\,
      S(3) => \cnt_clk_reg_n_0_[8]\,
      S(2) => \cnt_clk_reg_n_0_[7]\,
      S(1) => \cnt_clk_reg_n_0_[6]\,
      S(0) => \cnt_clk_reg_n_0_[5]\
    );
\cnt_clk0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__0_n_0\,
      CO(3) => \cnt_clk0_carry__1_n_0\,
      CO(2) => \cnt_clk0_carry__1_n_1\,
      CO(1) => \cnt_clk0_carry__1_n_2\,
      CO(0) => \cnt_clk0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk0_carry__1_n_4\,
      O(2) => \cnt_clk0_carry__1_n_5\,
      O(1) => \cnt_clk0_carry__1_n_6\,
      O(0) => \cnt_clk0_carry__1_n_7\,
      S(3) => \cnt_clk_reg_n_0_[12]\,
      S(2) => \cnt_clk_reg_n_0_[11]\,
      S(1) => \cnt_clk_reg_n_0_[10]\,
      S(0) => \cnt_clk_reg_n_0_[9]\
    );
\cnt_clk0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__1_n_0\,
      CO(3) => \cnt_clk0_carry__2_n_0\,
      CO(2) => \cnt_clk0_carry__2_n_1\,
      CO(1) => \cnt_clk0_carry__2_n_2\,
      CO(0) => \cnt_clk0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk0_carry__2_n_4\,
      O(2) => \cnt_clk0_carry__2_n_5\,
      O(1) => \cnt_clk0_carry__2_n_6\,
      O(0) => \cnt_clk0_carry__2_n_7\,
      S(3) => \cnt_clk_reg_n_0_[16]\,
      S(2) => \cnt_clk_reg_n_0_[15]\,
      S(1) => \cnt_clk_reg_n_0_[14]\,
      S(0) => \cnt_clk_reg_n_0_[13]\
    );
\cnt_clk0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__2_n_0\,
      CO(3) => \cnt_clk0_carry__3_n_0\,
      CO(2) => \cnt_clk0_carry__3_n_1\,
      CO(1) => \cnt_clk0_carry__3_n_2\,
      CO(0) => \cnt_clk0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk0_carry__3_n_4\,
      O(2) => \cnt_clk0_carry__3_n_5\,
      O(1) => \cnt_clk0_carry__3_n_6\,
      O(0) => \cnt_clk0_carry__3_n_7\,
      S(3) => \cnt_clk_reg_n_0_[20]\,
      S(2) => \cnt_clk_reg_n_0_[19]\,
      S(1) => \cnt_clk_reg_n_0_[18]\,
      S(0) => \cnt_clk_reg_n_0_[17]\
    );
\cnt_clk0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__3_n_0\,
      CO(3) => \cnt_clk0_carry__4_n_0\,
      CO(2) => \cnt_clk0_carry__4_n_1\,
      CO(1) => \cnt_clk0_carry__4_n_2\,
      CO(0) => \cnt_clk0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk0_carry__4_n_4\,
      O(2) => \cnt_clk0_carry__4_n_5\,
      O(1) => \cnt_clk0_carry__4_n_6\,
      O(0) => \cnt_clk0_carry__4_n_7\,
      S(3) => \cnt_clk_reg_n_0_[24]\,
      S(2) => \cnt_clk_reg_n_0_[23]\,
      S(1) => \cnt_clk_reg_n_0_[22]\,
      S(0) => \cnt_clk_reg_n_0_[21]\
    );
\cnt_clk0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__4_n_0\,
      CO(3) => \cnt_clk0_carry__5_n_0\,
      CO(2) => \cnt_clk0_carry__5_n_1\,
      CO(1) => \cnt_clk0_carry__5_n_2\,
      CO(0) => \cnt_clk0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk0_carry__5_n_4\,
      O(2) => \cnt_clk0_carry__5_n_5\,
      O(1) => \cnt_clk0_carry__5_n_6\,
      O(0) => \cnt_clk0_carry__5_n_7\,
      S(3) => \cnt_clk_reg_n_0_[28]\,
      S(2) => \cnt_clk_reg_n_0_[27]\,
      S(1) => \cnt_clk_reg_n_0_[26]\,
      S(0) => \cnt_clk_reg_n_0_[25]\
    );
\cnt_clk0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_cnt_clk0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_clk0_carry__6_n_2\,
      CO(0) => \cnt_clk0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_clk0_carry__6_O_UNCONNECTED\(3),
      O(2) => \cnt_clk0_carry__6_n_5\,
      O(1) => \cnt_clk0_carry__6_n_6\,
      O(0) => \cnt_clk0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \cnt_clk_reg_n_0_[31]\,
      S(1) => \cnt_clk_reg_n_0_[30]\,
      S(0) => \cnt_clk_reg_n_0_[29]\
    );
\cnt_clk[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \cnt_clk[31]_i_5_n_0\,
      I1 => \cnt_clk[31]_i_4_n_0\,
      I2 => \cnt_clk[31]_i_3_n_0\,
      I3 => \cnt_clk_reg_n_0_[0]\,
      O => cnt_clk(0)
    );
\cnt_clk[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__1_n_6\,
      O => cnt_clk(10)
    );
\cnt_clk[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__1_n_5\,
      O => cnt_clk(11)
    );
\cnt_clk[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__1_n_4\,
      O => cnt_clk(12)
    );
\cnt_clk[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__2_n_7\,
      O => cnt_clk(13)
    );
\cnt_clk[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__2_n_6\,
      O => cnt_clk(14)
    );
\cnt_clk[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__2_n_5\,
      O => cnt_clk(15)
    );
\cnt_clk[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__2_n_4\,
      O => cnt_clk(16)
    );
\cnt_clk[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__3_n_7\,
      O => cnt_clk(17)
    );
\cnt_clk[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__3_n_6\,
      O => cnt_clk(18)
    );
\cnt_clk[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__3_n_5\,
      O => cnt_clk(19)
    );
\cnt_clk[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => cnt_clk0_carry_n_7,
      O => cnt_clk(1)
    );
\cnt_clk[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__3_n_4\,
      O => cnt_clk(20)
    );
\cnt_clk[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__4_n_7\,
      O => cnt_clk(21)
    );
\cnt_clk[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__4_n_6\,
      O => cnt_clk(22)
    );
\cnt_clk[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__4_n_5\,
      O => cnt_clk(23)
    );
\cnt_clk[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__4_n_4\,
      O => cnt_clk(24)
    );
\cnt_clk[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__5_n_7\,
      O => cnt_clk(25)
    );
\cnt_clk[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__5_n_6\,
      O => cnt_clk(26)
    );
\cnt_clk[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__5_n_5\,
      O => cnt_clk(27)
    );
\cnt_clk[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__5_n_4\,
      O => cnt_clk(28)
    );
\cnt_clk[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__6_n_7\,
      O => cnt_clk(29)
    );
\cnt_clk[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => cnt_clk0_carry_n_6,
      O => cnt_clk(2)
    );
\cnt_clk[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__6_n_6\,
      O => cnt_clk(30)
    );
\cnt_clk[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[27]\,
      I1 => \cnt_clk_reg_n_0_[26]\,
      I2 => \cnt_clk_reg_n_0_[29]\,
      I3 => \cnt_clk_reg_n_0_[28]\,
      O => \cnt_clk[31]_i_10_n_0\
    );
\cnt_clk[31]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_int_reg_n_0,
      O => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__6_n_5\,
      O => cnt_clk(31)
    );
\cnt_clk[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[12]\,
      I1 => \cnt_clk_reg_n_0_[13]\,
      I2 => \cnt_clk_reg_n_0_[10]\,
      I3 => \cnt_clk_reg_n_0_[11]\,
      I4 => \cnt_clk[31]_i_6_n_0\,
      O => \cnt_clk[31]_i_3_n_0\
    );
\cnt_clk[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[5]\,
      I1 => \cnt_clk_reg_n_0_[4]\,
      I2 => \cnt_clk_reg_n_0_[2]\,
      I3 => \cnt_clk_reg_n_0_[3]\,
      I4 => \cnt_clk[31]_i_7_n_0\,
      O => \cnt_clk[31]_i_4_n_0\
    );
\cnt_clk[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cnt_clk[31]_i_8_n_0\,
      I1 => \cnt_clk[31]_i_9_n_0\,
      I2 => \cnt_clk_reg_n_0_[31]\,
      I3 => \cnt_clk_reg_n_0_[30]\,
      I4 => \cnt_clk_reg_n_0_[1]\,
      I5 => \cnt_clk[31]_i_10_n_0\,
      O => \cnt_clk[31]_i_5_n_0\
    );
\cnt_clk[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[15]\,
      I1 => \cnt_clk_reg_n_0_[14]\,
      I2 => \cnt_clk_reg_n_0_[17]\,
      I3 => \cnt_clk_reg_n_0_[16]\,
      O => \cnt_clk[31]_i_6_n_0\
    );
\cnt_clk[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[7]\,
      I1 => \cnt_clk_reg_n_0_[6]\,
      I2 => \cnt_clk_reg_n_0_[9]\,
      I3 => \cnt_clk_reg_n_0_[8]\,
      O => \cnt_clk[31]_i_7_n_0\
    );
\cnt_clk[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[23]\,
      I1 => \cnt_clk_reg_n_0_[22]\,
      I2 => \cnt_clk_reg_n_0_[25]\,
      I3 => \cnt_clk_reg_n_0_[24]\,
      O => \cnt_clk[31]_i_8_n_0\
    );
\cnt_clk[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[19]\,
      I1 => \cnt_clk_reg_n_0_[18]\,
      I2 => \cnt_clk_reg_n_0_[21]\,
      I3 => \cnt_clk_reg_n_0_[20]\,
      O => \cnt_clk[31]_i_9_n_0\
    );
\cnt_clk[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => cnt_clk0_carry_n_5,
      O => cnt_clk(3)
    );
\cnt_clk[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => cnt_clk0_carry_n_4,
      O => cnt_clk(4)
    );
\cnt_clk[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__0_n_7\,
      O => cnt_clk(5)
    );
\cnt_clk[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__0_n_6\,
      O => cnt_clk(6)
    );
\cnt_clk[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__0_n_5\,
      O => cnt_clk(7)
    );
\cnt_clk[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__0_n_4\,
      O => cnt_clk(8)
    );
\cnt_clk[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      I4 => \cnt_clk0_carry__1_n_7\,
      O => cnt_clk(9)
    );
\cnt_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(0),
      Q => \cnt_clk_reg_n_0_[0]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(10),
      Q => \cnt_clk_reg_n_0_[10]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(11),
      Q => \cnt_clk_reg_n_0_[11]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(12),
      Q => \cnt_clk_reg_n_0_[12]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(13),
      Q => \cnt_clk_reg_n_0_[13]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(14),
      Q => \cnt_clk_reg_n_0_[14]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(15),
      Q => \cnt_clk_reg_n_0_[15]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(16),
      Q => \cnt_clk_reg_n_0_[16]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(17),
      Q => \cnt_clk_reg_n_0_[17]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(18),
      Q => \cnt_clk_reg_n_0_[18]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(19),
      Q => \cnt_clk_reg_n_0_[19]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(1),
      Q => \cnt_clk_reg_n_0_[1]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(20),
      Q => \cnt_clk_reg_n_0_[20]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(21),
      Q => \cnt_clk_reg_n_0_[21]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(22),
      Q => \cnt_clk_reg_n_0_[22]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(23),
      Q => \cnt_clk_reg_n_0_[23]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(24),
      Q => \cnt_clk_reg_n_0_[24]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(25),
      Q => \cnt_clk_reg_n_0_[25]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(26),
      Q => \cnt_clk_reg_n_0_[26]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(27),
      Q => \cnt_clk_reg_n_0_[27]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(28),
      Q => \cnt_clk_reg_n_0_[28]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(29),
      Q => \cnt_clk_reg_n_0_[29]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(2),
      Q => \cnt_clk_reg_n_0_[2]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(30),
      Q => \cnt_clk_reg_n_0_[30]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(31),
      Q => \cnt_clk_reg_n_0_[31]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(3),
      Q => \cnt_clk_reg_n_0_[3]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(4),
      Q => \cnt_clk_reg_n_0_[4]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(5),
      Q => \cnt_clk_reg_n_0_[5]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(6),
      Q => \cnt_clk_reg_n_0_[6]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(7),
      Q => \cnt_clk_reg_n_0_[7]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(8),
      Q => \cnt_clk_reg_n_0_[8]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\cnt_clk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => cnt_clk(9),
      Q => \cnt_clk_reg_n_0_[9]\,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
en_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => en_int_reg_n_0,
      R => '0'
    );
\pdm_clk_rising_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cnt_clk_reg_n_0_[0]\,
      I1 => \cnt_clk[31]_i_3_n_0\,
      I2 => \cnt_clk[31]_i_4_n_0\,
      I3 => \cnt_clk[31]_i_5_n_0\,
      O => pdm_clk_rising
    );
pdm_clk_rising_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pdm_clk_rising,
      Q => pdm_clk_rising_reg_n_0,
      R => \cnt_clk[31]_i_1__0_n_0\
    );
\pdm_s_tmp[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \PdmSer_In_reg[15]\(0),
      I1 => \cnt_bits[31]_i_2__0_n_0\,
      I2 => \cnt_bits[31]_i_3__0_n_0\,
      I3 => \cnt_bits[31]_i_4__0_n_0\,
      I4 => \pdm_s_tmp[15]_i_2_n_0\,
      O => pdm_s_tmp(0)
    );
\pdm_s_tmp[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(9),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(10),
      O => pdm_s_tmp(10)
    );
\pdm_s_tmp[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(10),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(11),
      O => pdm_s_tmp(11)
    );
\pdm_s_tmp[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(11),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(12),
      O => pdm_s_tmp(12)
    );
\pdm_s_tmp[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(12),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(13),
      O => pdm_s_tmp(13)
    );
\pdm_s_tmp[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(13),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(14),
      O => pdm_s_tmp(14)
    );
\pdm_s_tmp[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(14),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(15),
      O => pdm_s_tmp(15)
    );
\pdm_s_tmp[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_bits_reg_n_0_[1]\,
      I1 => \cnt_bits_reg_n_0_[0]\,
      I2 => \cnt_bits_reg_n_0_[3]\,
      I3 => \cnt_bits_reg_n_0_[2]\,
      O => \pdm_s_tmp[15]_i_2_n_0\
    );
\pdm_s_tmp[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(0),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(1),
      O => pdm_s_tmp(1)
    );
\pdm_s_tmp[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(1),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(2),
      O => pdm_s_tmp(2)
    );
\pdm_s_tmp[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(2),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(3),
      O => pdm_s_tmp(3)
    );
\pdm_s_tmp[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(3),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(4),
      O => pdm_s_tmp(4)
    );
\pdm_s_tmp[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(4),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(5),
      O => pdm_s_tmp(5)
    );
\pdm_s_tmp[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(5),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(6),
      O => pdm_s_tmp(6)
    );
\pdm_s_tmp[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(6),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(7),
      O => pdm_s_tmp(7)
    );
\pdm_s_tmp[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(7),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(8),
      O => pdm_s_tmp(8)
    );
\pdm_s_tmp[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \pdm_s_tmp__0\(8),
      I1 => \pdm_s_tmp[15]_i_2_n_0\,
      I2 => \cnt_bits[31]_i_4__0_n_0\,
      I3 => \cnt_bits[31]_i_3__0_n_0\,
      I4 => \cnt_bits[31]_i_2__0_n_0\,
      I5 => \PdmSer_In_reg[15]\(9),
      O => pdm_s_tmp(9)
    );
\pdm_s_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(0),
      Q => \pdm_s_tmp__0\(0),
      R => '0'
    );
\pdm_s_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(10),
      Q => \pdm_s_tmp__0\(10),
      R => '0'
    );
\pdm_s_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(11),
      Q => \pdm_s_tmp__0\(11),
      R => '0'
    );
\pdm_s_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(12),
      Q => \pdm_s_tmp__0\(12),
      R => '0'
    );
\pdm_s_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(13),
      Q => \pdm_s_tmp__0\(13),
      R => '0'
    );
\pdm_s_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(14),
      Q => \pdm_s_tmp__0\(14),
      R => '0'
    );
\pdm_s_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(15),
      Q => Q(0),
      R => '0'
    );
\pdm_s_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(1),
      Q => \pdm_s_tmp__0\(1),
      R => '0'
    );
\pdm_s_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(2),
      Q => \pdm_s_tmp__0\(2),
      R => '0'
    );
\pdm_s_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(3),
      Q => \pdm_s_tmp__0\(3),
      R => '0'
    );
\pdm_s_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(4),
      Q => \pdm_s_tmp__0\(4),
      R => '0'
    );
\pdm_s_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(5),
      Q => \pdm_s_tmp__0\(5),
      R => '0'
    );
\pdm_s_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(6),
      Q => \pdm_s_tmp__0\(6),
      R => '0'
    );
\pdm_s_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(7),
      Q => \pdm_s_tmp__0\(7),
      R => '0'
    );
\pdm_s_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(8),
      Q => \pdm_s_tmp__0\(8),
      R => '0'
    );
\pdm_s_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising_reg_n_0,
      D => pdm_s_tmp(9),
      Q => \pdm_s_tmp__0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare is
  port (
    comp1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare is
  signal CI : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055000000FFC0C0"
    )
        port map (
      I0 => comp0,
      I1 => wr_en,
      I2 => comp1,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => ram_full_fb_i_reg,
      I5 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_0 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_0 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_0 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_1 is
  port (
    comp1 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_1_out : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_1 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_1 is
  signal CI : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gcc0.gc0.count_d1_reg\(6),
      S(2) => \gcc0.gc0.count_d1_reg\(4),
      S(1) => \gcc0.gc0.count_d1_reg\(2),
      S(0) => \gcc0.gc0.count_d1_reg\(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gcc0.gc0.count_d1_reg\(8)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF0FCF05050FCF0"
    )
        port map (
      I0 => comp0,
      I1 => rd_en,
      I2 => p_2_out,
      I3 => comp1,
      I4 => wr_en,
      I5 => p_1_out,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_2 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_2 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_2 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_dmem is
  port (
    clk : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 9 downto 6 );
    \gcc0.gc0.count_d1_reg[7]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_2\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_dmem : entity is "dmem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_dmem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_dmem is
  signal RAM_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_15_15_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_2 : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_9_11 : label is "";
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_0_63_0_2_n_0,
      DOB => RAM_reg_0_63_0_2_n_1,
      DOC => RAM_reg_0_63_0_2_n_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_0_63_12_14_n_0,
      DOB => RAM_reg_0_63_12_14_n_1,
      DOC => RAM_reg_0_63_12_14_n_2,
      DOD => NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_0_63_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_0_63_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_0_63_3_5_n_0,
      DOB => RAM_reg_0_63_3_5_n_1,
      DOC => RAM_reg_0_63_3_5_n_2,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_0_63_6_8_n_0,
      DOB => RAM_reg_0_63_6_8_n_1,
      DOC => RAM_reg_0_63_6_8_n_2,
      DOD => NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_0_63_9_11_n_0,
      DOB => RAM_reg_0_63_9_11_n_1,
      DOC => RAM_reg_0_63_9_11_n_2,
      DOD => NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_128_191_0_2_n_0,
      DOB => RAM_reg_128_191_0_2_n_1,
      DOC => RAM_reg_128_191_0_2_n_2,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_128_191_12_14_n_0,
      DOB => RAM_reg_128_191_12_14_n_1,
      DOC => RAM_reg_128_191_12_14_n_2,
      DOD => NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_128_191_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_128_191_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_128_191_3_5_n_0,
      DOB => RAM_reg_128_191_3_5_n_1,
      DOC => RAM_reg_128_191_3_5_n_2,
      DOD => NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_128_191_6_8_n_0,
      DOB => RAM_reg_128_191_6_8_n_1,
      DOC => RAM_reg_128_191_6_8_n_2,
      DOD => NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_128_191_9_11_n_0,
      DOB => RAM_reg_128_191_9_11_n_1,
      DOC => RAM_reg_128_191_9_11_n_2,
      DOD => NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_192_255_0_2_n_0,
      DOB => RAM_reg_192_255_0_2_n_1,
      DOC => RAM_reg_192_255_0_2_n_2,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(9)
    );
RAM_reg_192_255_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_192_255_12_14_n_0,
      DOB => RAM_reg_192_255_12_14_n_1,
      DOC => RAM_reg_192_255_12_14_n_2,
      DOD => NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(9)
    );
RAM_reg_192_255_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_192_255_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_192_255_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(9)
    );
RAM_reg_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_192_255_3_5_n_0,
      DOB => RAM_reg_192_255_3_5_n_1,
      DOC => RAM_reg_192_255_3_5_n_2,
      DOD => NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(9)
    );
RAM_reg_192_255_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_192_255_6_8_n_0,
      DOB => RAM_reg_192_255_6_8_n_1,
      DOC => RAM_reg_192_255_6_8_n_2,
      DOD => NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(9)
    );
RAM_reg_192_255_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_192_255_9_11_n_0,
      DOB => RAM_reg_192_255_9_11_n_1,
      DOC => RAM_reg_192_255_9_11_n_2,
      DOD => NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(9)
    );
RAM_reg_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_256_319_0_2_n_0,
      DOB => RAM_reg_256_319_0_2_n_1,
      DOC => RAM_reg_256_319_0_2_n_2,
      DOD => NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_256_319_12_14_n_0,
      DOB => RAM_reg_256_319_12_14_n_1,
      DOC => RAM_reg_256_319_12_14_n_2,
      DOD => NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_256_319_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_256_319_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_256_319_3_5_n_0,
      DOB => RAM_reg_256_319_3_5_n_1,
      DOC => RAM_reg_256_319_3_5_n_2,
      DOD => NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_256_319_6_8_n_0,
      DOB => RAM_reg_256_319_6_8_n_1,
      DOC => RAM_reg_256_319_6_8_n_2,
      DOD => NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_256_319_9_11_n_0,
      DOB => RAM_reg_256_319_9_11_n_1,
      DOC => RAM_reg_256_319_9_11_n_2,
      DOD => NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_320_383_0_2_n_0,
      DOB => RAM_reg_320_383_0_2_n_1,
      DOC => RAM_reg_320_383_0_2_n_2,
      DOD => NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_320_383_12_14_n_0,
      DOB => RAM_reg_320_383_12_14_n_1,
      DOC => RAM_reg_320_383_12_14_n_2,
      DOD => NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_320_383_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_320_383_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_320_383_3_5_n_0,
      DOB => RAM_reg_320_383_3_5_n_1,
      DOC => RAM_reg_320_383_3_5_n_2,
      DOD => NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_320_383_6_8_n_0,
      DOB => RAM_reg_320_383_6_8_n_1,
      DOC => RAM_reg_320_383_6_8_n_2,
      DOD => NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_320_383_9_11_n_0,
      DOB => RAM_reg_320_383_9_11_n_1,
      DOC => RAM_reg_320_383_9_11_n_2,
      DOD => NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_384_447_0_2_n_0,
      DOB => RAM_reg_384_447_0_2_n_1,
      DOC => RAM_reg_384_447_0_2_n_2,
      DOD => NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_384_447_12_14_n_0,
      DOB => RAM_reg_384_447_12_14_n_1,
      DOC => RAM_reg_384_447_12_14_n_2,
      DOD => NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_384_447_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_384_447_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_384_447_3_5_n_0,
      DOB => RAM_reg_384_447_3_5_n_1,
      DOC => RAM_reg_384_447_3_5_n_2,
      DOD => NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_384_447_6_8_n_0,
      DOB => RAM_reg_384_447_6_8_n_1,
      DOC => RAM_reg_384_447_6_8_n_2,
      DOD => NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_384_447_9_11_n_0,
      DOB => RAM_reg_384_447_9_11_n_1,
      DOC => RAM_reg_384_447_9_11_n_2,
      DOD => NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_448_511_0_2_n_0,
      DOB => RAM_reg_448_511_0_2_n_1,
      DOC => RAM_reg_448_511_0_2_n_2,
      DOD => NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_448_511_12_14_n_0,
      DOB => RAM_reg_448_511_12_14_n_1,
      DOC => RAM_reg_448_511_12_14_n_2,
      DOD => NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_448_511_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_448_511_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_448_511_3_5_n_0,
      DOB => RAM_reg_448_511_3_5_n_1,
      DOC => RAM_reg_448_511_3_5_n_2,
      DOD => NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_448_511_6_8_n_0,
      DOB => RAM_reg_448_511_6_8_n_1,
      DOC => RAM_reg_448_511_6_8_n_2,
      DOD => NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_448_511_9_11_n_0,
      DOB => RAM_reg_448_511_9_11_n_1,
      DOC => RAM_reg_448_511_9_11_n_2,
      DOD => NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_512_575_0_2_n_0,
      DOB => RAM_reg_512_575_0_2_n_1,
      DOC => RAM_reg_512_575_0_2_n_2,
      DOD => NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_512_575_12_14_n_0,
      DOB => RAM_reg_512_575_12_14_n_1,
      DOC => RAM_reg_512_575_12_14_n_2,
      DOD => NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_512_575_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_512_575_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_512_575_3_5_n_0,
      DOB => RAM_reg_512_575_3_5_n_1,
      DOC => RAM_reg_512_575_3_5_n_2,
      DOD => NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_512_575_6_8_n_0,
      DOB => RAM_reg_512_575_6_8_n_1,
      DOC => RAM_reg_512_575_6_8_n_2,
      DOD => NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_512_575_9_11_n_0,
      DOB => RAM_reg_512_575_9_11_n_1,
      DOC => RAM_reg_512_575_9_11_n_2,
      DOD => NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_576_639_0_2_n_0,
      DOB => RAM_reg_576_639_0_2_n_1,
      DOC => RAM_reg_576_639_0_2_n_2,
      DOD => NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(8)
    );
RAM_reg_576_639_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_576_639_12_14_n_0,
      DOB => RAM_reg_576_639_12_14_n_1,
      DOC => RAM_reg_576_639_12_14_n_2,
      DOD => NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(8)
    );
RAM_reg_576_639_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_576_639_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_576_639_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(8)
    );
RAM_reg_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_576_639_3_5_n_0,
      DOB => RAM_reg_576_639_3_5_n_1,
      DOC => RAM_reg_576_639_3_5_n_2,
      DOD => NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(8)
    );
RAM_reg_576_639_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_576_639_6_8_n_0,
      DOB => RAM_reg_576_639_6_8_n_1,
      DOC => RAM_reg_576_639_6_8_n_2,
      DOD => NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(8)
    );
RAM_reg_576_639_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_576_639_9_11_n_0,
      DOB => RAM_reg_576_639_9_11_n_1,
      DOC => RAM_reg_576_639_9_11_n_2,
      DOD => NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(8)
    );
RAM_reg_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_640_703_0_2_n_0,
      DOB => RAM_reg_640_703_0_2_n_1,
      DOC => RAM_reg_640_703_0_2_n_2,
      DOD => NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_640_703_12_14_n_0,
      DOB => RAM_reg_640_703_12_14_n_1,
      DOC => RAM_reg_640_703_12_14_n_2,
      DOD => NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_640_703_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_640_703_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_640_703_3_5_n_0,
      DOB => RAM_reg_640_703_3_5_n_1,
      DOC => RAM_reg_640_703_3_5_n_2,
      DOD => NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_640_703_6_8_n_0,
      DOB => RAM_reg_640_703_6_8_n_1,
      DOC => RAM_reg_640_703_6_8_n_2,
      DOD => NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_640_703_9_11_n_0,
      DOB => RAM_reg_640_703_9_11_n_1,
      DOC => RAM_reg_640_703_9_11_n_2,
      DOD => NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_64_127_0_2_n_0,
      DOB => RAM_reg_64_127_0_2_n_1,
      DOC => RAM_reg_64_127_0_2_n_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_64_127_12_14_n_0,
      DOB => RAM_reg_64_127_12_14_n_1,
      DOC => RAM_reg_64_127_12_14_n_2,
      DOD => NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_64_127_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_64_127_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_64_127_3_5_n_0,
      DOB => RAM_reg_64_127_3_5_n_1,
      DOC => RAM_reg_64_127_3_5_n_2,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_64_127_6_8_n_0,
      DOB => RAM_reg_64_127_6_8_n_1,
      DOC => RAM_reg_64_127_6_8_n_2,
      DOD => NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_64_127_9_11_n_0,
      DOB => RAM_reg_64_127_9_11_n_1,
      DOC => RAM_reg_64_127_9_11_n_2,
      DOD => NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_704_767_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_704_767_0_2_n_0,
      DOB => RAM_reg_704_767_0_2_n_1,
      DOC => RAM_reg_704_767_0_2_n_2,
      DOD => NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_704_767_12_14_n_0,
      DOB => RAM_reg_704_767_12_14_n_1,
      DOC => RAM_reg_704_767_12_14_n_2,
      DOD => NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_704_767_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_704_767_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_704_767_3_5_n_0,
      DOB => RAM_reg_704_767_3_5_n_1,
      DOC => RAM_reg_704_767_3_5_n_2,
      DOD => NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_704_767_6_8_n_0,
      DOB => RAM_reg_704_767_6_8_n_1,
      DOC => RAM_reg_704_767_6_8_n_2,
      DOD => NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_704_767_9_11_n_0,
      DOB => RAM_reg_704_767_9_11_n_1,
      DOC => RAM_reg_704_767_9_11_n_2,
      DOD => NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_768_831_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_768_831_0_2_n_0,
      DOB => RAM_reg_768_831_0_2_n_1,
      DOC => RAM_reg_768_831_0_2_n_2,
      DOD => NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(7)
    );
RAM_reg_768_831_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_768_831_12_14_n_0,
      DOB => RAM_reg_768_831_12_14_n_1,
      DOC => RAM_reg_768_831_12_14_n_2,
      DOD => NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(7)
    );
RAM_reg_768_831_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_768_831_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_768_831_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(7)
    );
RAM_reg_768_831_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_768_831_3_5_n_0,
      DOB => RAM_reg_768_831_3_5_n_1,
      DOC => RAM_reg_768_831_3_5_n_2,
      DOD => NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(7)
    );
RAM_reg_768_831_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_768_831_6_8_n_0,
      DOB => RAM_reg_768_831_6_8_n_1,
      DOC => RAM_reg_768_831_6_8_n_2,
      DOD => NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(7)
    );
RAM_reg_768_831_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_768_831_9_11_n_0,
      DOB => RAM_reg_768_831_9_11_n_1,
      DOC => RAM_reg_768_831_9_11_n_2,
      DOD => NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(7)
    );
RAM_reg_832_895_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_832_895_0_2_n_0,
      DOB => RAM_reg_832_895_0_2_n_1,
      DOC => RAM_reg_832_895_0_2_n_2,
      DOD => NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_832_895_12_14_n_0,
      DOB => RAM_reg_832_895_12_14_n_1,
      DOC => RAM_reg_832_895_12_14_n_2,
      DOD => NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_832_895_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_832_895_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_832_895_3_5_n_0,
      DOB => RAM_reg_832_895_3_5_n_1,
      DOC => RAM_reg_832_895_3_5_n_2,
      DOD => NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_832_895_6_8_n_0,
      DOB => RAM_reg_832_895_6_8_n_1,
      DOC => RAM_reg_832_895_6_8_n_2,
      DOD => NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_832_895_9_11_n_0,
      DOB => RAM_reg_832_895_9_11_n_1,
      DOC => RAM_reg_832_895_9_11_n_2,
      DOD => NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_896_959_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_896_959_0_2_n_0,
      DOB => RAM_reg_896_959_0_2_n_1,
      DOC => RAM_reg_896_959_0_2_n_2,
      DOD => NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(6)
    );
RAM_reg_896_959_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_896_959_12_14_n_0,
      DOB => RAM_reg_896_959_12_14_n_1,
      DOC => RAM_reg_896_959_12_14_n_2,
      DOD => NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(6)
    );
RAM_reg_896_959_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_896_959_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_896_959_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(6)
    );
RAM_reg_896_959_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_896_959_3_5_n_0,
      DOB => RAM_reg_896_959_3_5_n_1,
      DOC => RAM_reg_896_959_3_5_n_2,
      DOD => NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(6)
    );
RAM_reg_896_959_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_896_959_6_8_n_0,
      DOB => RAM_reg_896_959_6_8_n_1,
      DOC => RAM_reg_896_959_6_8_n_2,
      DOD => NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(6)
    );
RAM_reg_896_959_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_896_959_9_11_n_0,
      DOB => RAM_reg_896_959_9_11_n_1,
      DOC => RAM_reg_896_959_9_11_n_2,
      DOD => NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => \gcc0.gc0.count_d1_reg\(6)
    );
RAM_reg_960_1023_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => RAM_reg_960_1023_0_2_n_0,
      DOB => RAM_reg_960_1023_0_2_n_1,
      DOC => RAM_reg_960_1023_0_2_n_2,
      DOD => NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(12),
      DIB => din(13),
      DIC => din(14),
      DID => '0',
      DOA => RAM_reg_960_1023_12_14_n_0,
      DOB => RAM_reg_960_1023_12_14_n_1,
      DOC => RAM_reg_960_1023_12_14_n_2,
      DOD => NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_15_15: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      A4 => Q(4),
      A5 => Q(5),
      D => din(15),
      DPO => RAM_reg_960_1023_15_15_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_RAM_reg_960_1023_15_15_SPO_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(3),
      DIB => din(4),
      DIC => din(5),
      DID => '0',
      DOA => RAM_reg_960_1023_3_5_n_0,
      DOB => RAM_reg_960_1023_3_5_n_1,
      DOC => RAM_reg_960_1023_3_5_n_2,
      DOD => NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(6),
      DIB => din(7),
      DIC => din(8),
      DID => '0',
      DOA => RAM_reg_960_1023_6_8_n_0,
      DOB => RAM_reg_960_1023_6_8_n_1,
      DOC => RAM_reg_960_1023_6_8_n_2,
      DOD => NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => din(9),
      DIB => din(10),
      DIC => din(11),
      DID => '0',
      DOA => RAM_reg_960_1023_9_11_n_0,
      DOB => RAM_reg_960_1023_9_11_n_1,
      DOC => RAM_reg_960_1023_9_11_n_2,
      DOD => NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => ram_full_fb_i_reg_4
    );
\gpr1.dout_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_0,
      I1 => RAM_reg_128_191_0_2_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_0_2_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_0_2_n_0,
      O => \gpr1.dout_i[0]_i_4_n_0\
    );
\gpr1.dout_i[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_0,
      I1 => RAM_reg_384_447_0_2_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_0_2_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_0_2_n_0,
      O => \gpr1.dout_i[0]_i_5_n_0\
    );
\gpr1.dout_i[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_0,
      I1 => RAM_reg_640_703_0_2_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_0_2_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_0_2_n_0,
      O => \gpr1.dout_i[0]_i_6_n_0\
    );
\gpr1.dout_i[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_0,
      I1 => RAM_reg_896_959_0_2_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_0_2_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_0_2_n_0,
      O => \gpr1.dout_i[0]_i_7_n_0\
    );
\gpr1.dout_i[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_1,
      I1 => RAM_reg_128_191_9_11_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_9_11_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_9_11_n_1,
      O => \gpr1.dout_i[10]_i_4_n_0\
    );
\gpr1.dout_i[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_1,
      I1 => RAM_reg_384_447_9_11_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_9_11_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_9_11_n_1,
      O => \gpr1.dout_i[10]_i_5_n_0\
    );
\gpr1.dout_i[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_1,
      I1 => RAM_reg_640_703_9_11_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_9_11_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_9_11_n_1,
      O => \gpr1.dout_i[10]_i_6_n_0\
    );
\gpr1.dout_i[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_1,
      I1 => RAM_reg_896_959_9_11_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_9_11_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_9_11_n_1,
      O => \gpr1.dout_i[10]_i_7_n_0\
    );
\gpr1.dout_i[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_2,
      I1 => RAM_reg_128_191_9_11_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_9_11_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_9_11_n_2,
      O => \gpr1.dout_i[11]_i_4_n_0\
    );
\gpr1.dout_i[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_2,
      I1 => RAM_reg_384_447_9_11_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_9_11_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_9_11_n_2,
      O => \gpr1.dout_i[11]_i_5_n_0\
    );
\gpr1.dout_i[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_2,
      I1 => RAM_reg_640_703_9_11_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_9_11_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_9_11_n_2,
      O => \gpr1.dout_i[11]_i_6_n_0\
    );
\gpr1.dout_i[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_2,
      I1 => RAM_reg_896_959_9_11_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_9_11_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_9_11_n_2,
      O => \gpr1.dout_i[11]_i_7_n_0\
    );
\gpr1.dout_i[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_0,
      I1 => RAM_reg_128_191_12_14_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_12_14_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_12_14_n_0,
      O => \gpr1.dout_i[12]_i_4_n_0\
    );
\gpr1.dout_i[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_0,
      I1 => RAM_reg_384_447_12_14_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_12_14_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_12_14_n_0,
      O => \gpr1.dout_i[12]_i_5_n_0\
    );
\gpr1.dout_i[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_0,
      I1 => RAM_reg_640_703_12_14_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_12_14_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_12_14_n_0,
      O => \gpr1.dout_i[12]_i_6_n_0\
    );
\gpr1.dout_i[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_0,
      I1 => RAM_reg_896_959_12_14_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_12_14_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_12_14_n_0,
      O => \gpr1.dout_i[12]_i_7_n_0\
    );
\gpr1.dout_i[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_1,
      I1 => RAM_reg_128_191_12_14_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_12_14_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_12_14_n_1,
      O => \gpr1.dout_i[13]_i_4_n_0\
    );
\gpr1.dout_i[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_1,
      I1 => RAM_reg_384_447_12_14_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_12_14_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_12_14_n_1,
      O => \gpr1.dout_i[13]_i_5_n_0\
    );
\gpr1.dout_i[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_1,
      I1 => RAM_reg_640_703_12_14_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_12_14_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_12_14_n_1,
      O => \gpr1.dout_i[13]_i_6_n_0\
    );
\gpr1.dout_i[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_1,
      I1 => RAM_reg_896_959_12_14_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_12_14_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_12_14_n_1,
      O => \gpr1.dout_i[13]_i_7_n_0\
    );
\gpr1.dout_i[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_2,
      I1 => RAM_reg_128_191_12_14_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_12_14_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_12_14_n_2,
      O => \gpr1.dout_i[14]_i_4_n_0\
    );
\gpr1.dout_i[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_2,
      I1 => RAM_reg_384_447_12_14_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_12_14_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_12_14_n_2,
      O => \gpr1.dout_i[14]_i_5_n_0\
    );
\gpr1.dout_i[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_2,
      I1 => RAM_reg_640_703_12_14_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_12_14_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_12_14_n_2,
      O => \gpr1.dout_i[14]_i_6_n_0\
    );
\gpr1.dout_i[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_2,
      I1 => RAM_reg_896_959_12_14_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_12_14_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_12_14_n_2,
      O => \gpr1.dout_i[14]_i_7_n_0\
    );
\gpr1.dout_i[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_15_n_0,
      I1 => RAM_reg_128_191_15_15_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_15_15_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_15_15_n_0,
      O => \gpr1.dout_i[15]_i_5_n_0\
    );
\gpr1.dout_i[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_15_n_0,
      I1 => RAM_reg_384_447_15_15_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_15_15_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_15_15_n_0,
      O => \gpr1.dout_i[15]_i_6_n_0\
    );
\gpr1.dout_i[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_15_n_0,
      I1 => RAM_reg_640_703_15_15_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_15_15_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_15_15_n_0,
      O => \gpr1.dout_i[15]_i_7_n_0\
    );
\gpr1.dout_i[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_15_n_0,
      I1 => RAM_reg_896_959_15_15_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_15_15_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_15_15_n_0,
      O => \gpr1.dout_i[15]_i_8_n_0\
    );
\gpr1.dout_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_1,
      I1 => RAM_reg_128_191_0_2_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_0_2_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_0_2_n_1,
      O => \gpr1.dout_i[1]_i_4_n_0\
    );
\gpr1.dout_i[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_1,
      I1 => RAM_reg_384_447_0_2_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_0_2_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_0_2_n_1,
      O => \gpr1.dout_i[1]_i_5_n_0\
    );
\gpr1.dout_i[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_1,
      I1 => RAM_reg_640_703_0_2_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_0_2_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_0_2_n_1,
      O => \gpr1.dout_i[1]_i_6_n_0\
    );
\gpr1.dout_i[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_1,
      I1 => RAM_reg_896_959_0_2_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_0_2_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_0_2_n_1,
      O => \gpr1.dout_i[1]_i_7_n_0\
    );
\gpr1.dout_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_2,
      I1 => RAM_reg_128_191_0_2_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_0_2_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_0_2_n_2,
      O => \gpr1.dout_i[2]_i_4_n_0\
    );
\gpr1.dout_i[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_2,
      I1 => RAM_reg_384_447_0_2_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_0_2_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_0_2_n_2,
      O => \gpr1.dout_i[2]_i_5_n_0\
    );
\gpr1.dout_i[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_2,
      I1 => RAM_reg_640_703_0_2_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_0_2_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_0_2_n_2,
      O => \gpr1.dout_i[2]_i_6_n_0\
    );
\gpr1.dout_i[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_2,
      I1 => RAM_reg_896_959_0_2_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_0_2_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_0_2_n_2,
      O => \gpr1.dout_i[2]_i_7_n_0\
    );
\gpr1.dout_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_0,
      I1 => RAM_reg_128_191_3_5_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_3_5_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_3_5_n_0,
      O => \gpr1.dout_i[3]_i_4_n_0\
    );
\gpr1.dout_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_0,
      I1 => RAM_reg_384_447_3_5_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_3_5_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_3_5_n_0,
      O => \gpr1.dout_i[3]_i_5_n_0\
    );
\gpr1.dout_i[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_0,
      I1 => RAM_reg_640_703_3_5_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_3_5_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_3_5_n_0,
      O => \gpr1.dout_i[3]_i_6_n_0\
    );
\gpr1.dout_i[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_0,
      I1 => RAM_reg_896_959_3_5_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_3_5_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_3_5_n_0,
      O => \gpr1.dout_i[3]_i_7_n_0\
    );
\gpr1.dout_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_1,
      I1 => RAM_reg_128_191_3_5_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_3_5_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_3_5_n_1,
      O => \gpr1.dout_i[4]_i_4_n_0\
    );
\gpr1.dout_i[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_1,
      I1 => RAM_reg_384_447_3_5_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_3_5_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_3_5_n_1,
      O => \gpr1.dout_i[4]_i_5_n_0\
    );
\gpr1.dout_i[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_1,
      I1 => RAM_reg_640_703_3_5_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_3_5_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_3_5_n_1,
      O => \gpr1.dout_i[4]_i_6_n_0\
    );
\gpr1.dout_i[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_1,
      I1 => RAM_reg_896_959_3_5_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_3_5_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_3_5_n_1,
      O => \gpr1.dout_i[4]_i_7_n_0\
    );
\gpr1.dout_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_2,
      I1 => RAM_reg_128_191_3_5_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_3_5_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_3_5_n_2,
      O => \gpr1.dout_i[5]_i_4_n_0\
    );
\gpr1.dout_i[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_2,
      I1 => RAM_reg_384_447_3_5_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_3_5_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_3_5_n_2,
      O => \gpr1.dout_i[5]_i_5_n_0\
    );
\gpr1.dout_i[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_2,
      I1 => RAM_reg_640_703_3_5_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_3_5_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_3_5_n_2,
      O => \gpr1.dout_i[5]_i_6_n_0\
    );
\gpr1.dout_i[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_2,
      I1 => RAM_reg_896_959_3_5_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_3_5_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_3_5_n_2,
      O => \gpr1.dout_i[5]_i_7_n_0\
    );
\gpr1.dout_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_0,
      I1 => RAM_reg_128_191_6_8_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_6_8_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_6_8_n_0,
      O => \gpr1.dout_i[6]_i_4_n_0\
    );
\gpr1.dout_i[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_0,
      I1 => RAM_reg_384_447_6_8_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_6_8_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_6_8_n_0,
      O => \gpr1.dout_i[6]_i_5_n_0\
    );
\gpr1.dout_i[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_0,
      I1 => RAM_reg_640_703_6_8_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_6_8_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_6_8_n_0,
      O => \gpr1.dout_i[6]_i_6_n_0\
    );
\gpr1.dout_i[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_0,
      I1 => RAM_reg_896_959_6_8_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_6_8_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_6_8_n_0,
      O => \gpr1.dout_i[6]_i_7_n_0\
    );
\gpr1.dout_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_1,
      I1 => RAM_reg_128_191_6_8_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_6_8_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_6_8_n_1,
      O => \gpr1.dout_i[7]_i_4_n_0\
    );
\gpr1.dout_i[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_1,
      I1 => RAM_reg_384_447_6_8_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_6_8_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_6_8_n_1,
      O => \gpr1.dout_i[7]_i_5_n_0\
    );
\gpr1.dout_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_1,
      I1 => RAM_reg_640_703_6_8_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_6_8_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_6_8_n_1,
      O => \gpr1.dout_i[7]_i_6_n_0\
    );
\gpr1.dout_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_1,
      I1 => RAM_reg_896_959_6_8_n_1,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_6_8_n_1,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_6_8_n_1,
      O => \gpr1.dout_i[7]_i_7_n_0\
    );
\gpr1.dout_i[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_2,
      I1 => RAM_reg_128_191_6_8_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_6_8_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_6_8_n_2,
      O => \gpr1.dout_i[8]_i_4_n_0\
    );
\gpr1.dout_i[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_2,
      I1 => RAM_reg_384_447_6_8_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_6_8_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_6_8_n_2,
      O => \gpr1.dout_i[8]_i_5_n_0\
    );
\gpr1.dout_i[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_2,
      I1 => RAM_reg_640_703_6_8_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_6_8_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_6_8_n_2,
      O => \gpr1.dout_i[8]_i_6_n_0\
    );
\gpr1.dout_i[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_2,
      I1 => RAM_reg_896_959_6_8_n_2,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_6_8_n_2,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_6_8_n_2,
      O => \gpr1.dout_i[8]_i_7_n_0\
    );
\gpr1.dout_i[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_0,
      I1 => RAM_reg_128_191_9_11_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_64_127_9_11_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_0_63_9_11_n_0,
      O => \gpr1.dout_i[9]_i_4_n_0\
    );
\gpr1.dout_i[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_0,
      I1 => RAM_reg_384_447_9_11_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_320_383_9_11_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_256_319_9_11_n_0,
      O => \gpr1.dout_i[9]_i_5_n_0\
    );
\gpr1.dout_i[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_0,
      I1 => RAM_reg_640_703_9_11_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_576_639_9_11_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_512_575_9_11_n_0,
      O => \gpr1.dout_i[9]_i_6_n_0\
    );
\gpr1.dout_i[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_0,
      I1 => RAM_reg_896_959_9_11_n_0,
      I2 => \gc0.count_d1_reg[9]\(7),
      I3 => RAM_reg_832_895_9_11_n_0,
      I4 => \gc0.count_d1_reg[9]\(6),
      I5 => RAM_reg_768_831_9_11_n_0,
      O => \gpr1.dout_i[9]_i_7_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(0),
      Q => dout(0)
    );
\gpr1.dout_i_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_3_n_0\,
      O => p_0_out(0),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_4_n_0\,
      I1 => \gpr1.dout_i[0]_i_5_n_0\,
      O => \gpr1.dout_i_reg[0]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_6_n_0\,
      I1 => \gpr1.dout_i[0]_i_7_n_0\,
      O => \gpr1.dout_i_reg[0]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(10),
      Q => dout(10)
    );
\gpr1.dout_i_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_3_n_0\,
      O => p_0_out(10),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_4_n_0\,
      I1 => \gpr1.dout_i[10]_i_5_n_0\,
      O => \gpr1.dout_i_reg[10]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_6_n_0\,
      I1 => \gpr1.dout_i[10]_i_7_n_0\,
      O => \gpr1.dout_i_reg[10]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(11),
      Q => dout(11)
    );
\gpr1.dout_i_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_3_n_0\,
      O => p_0_out(11),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_4_n_0\,
      I1 => \gpr1.dout_i[11]_i_5_n_0\,
      O => \gpr1.dout_i_reg[11]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_6_n_0\,
      I1 => \gpr1.dout_i[11]_i_7_n_0\,
      O => \gpr1.dout_i_reg[11]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(12),
      Q => dout(12)
    );
\gpr1.dout_i_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_3_n_0\,
      O => p_0_out(12),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_4_n_0\,
      I1 => \gpr1.dout_i[12]_i_5_n_0\,
      O => \gpr1.dout_i_reg[12]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_6_n_0\,
      I1 => \gpr1.dout_i[12]_i_7_n_0\,
      O => \gpr1.dout_i_reg[12]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(13),
      Q => dout(13)
    );
\gpr1.dout_i_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_3_n_0\,
      O => p_0_out(13),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_4_n_0\,
      I1 => \gpr1.dout_i[13]_i_5_n_0\,
      O => \gpr1.dout_i_reg[13]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_6_n_0\,
      I1 => \gpr1.dout_i[13]_i_7_n_0\,
      O => \gpr1.dout_i_reg[13]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(14),
      Q => dout(14)
    );
\gpr1.dout_i_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_3_n_0\,
      O => p_0_out(14),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_4_n_0\,
      I1 => \gpr1.dout_i[14]_i_5_n_0\,
      O => \gpr1.dout_i_reg[14]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_6_n_0\,
      I1 => \gpr1.dout_i[14]_i_7_n_0\,
      O => \gpr1.dout_i_reg[14]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(15),
      Q => dout(15)
    );
\gpr1.dout_i_reg[15]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_3_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_4_n_0\,
      O => p_0_out(15),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_5_n_0\,
      I1 => \gpr1.dout_i[15]_i_6_n_0\,
      O => \gpr1.dout_i_reg[15]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_7_n_0\,
      I1 => \gpr1.dout_i[15]_i_8_n_0\,
      O => \gpr1.dout_i_reg[15]_i_4_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(1),
      Q => dout(1)
    );
\gpr1.dout_i_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_3_n_0\,
      O => p_0_out(1),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_4_n_0\,
      I1 => \gpr1.dout_i[1]_i_5_n_0\,
      O => \gpr1.dout_i_reg[1]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_6_n_0\,
      I1 => \gpr1.dout_i[1]_i_7_n_0\,
      O => \gpr1.dout_i_reg[1]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(2),
      Q => dout(2)
    );
\gpr1.dout_i_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_3_n_0\,
      O => p_0_out(2),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_4_n_0\,
      I1 => \gpr1.dout_i[2]_i_5_n_0\,
      O => \gpr1.dout_i_reg[2]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_6_n_0\,
      I1 => \gpr1.dout_i[2]_i_7_n_0\,
      O => \gpr1.dout_i_reg[2]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(3),
      Q => dout(3)
    );
\gpr1.dout_i_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_3_n_0\,
      O => p_0_out(3),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_4_n_0\,
      I1 => \gpr1.dout_i[3]_i_5_n_0\,
      O => \gpr1.dout_i_reg[3]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_6_n_0\,
      I1 => \gpr1.dout_i[3]_i_7_n_0\,
      O => \gpr1.dout_i_reg[3]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(4),
      Q => dout(4)
    );
\gpr1.dout_i_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_3_n_0\,
      O => p_0_out(4),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_4_n_0\,
      I1 => \gpr1.dout_i[4]_i_5_n_0\,
      O => \gpr1.dout_i_reg[4]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_6_n_0\,
      I1 => \gpr1.dout_i[4]_i_7_n_0\,
      O => \gpr1.dout_i_reg[4]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(5),
      Q => dout(5)
    );
\gpr1.dout_i_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_3_n_0\,
      O => p_0_out(5),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_4_n_0\,
      I1 => \gpr1.dout_i[5]_i_5_n_0\,
      O => \gpr1.dout_i_reg[5]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_6_n_0\,
      I1 => \gpr1.dout_i[5]_i_7_n_0\,
      O => \gpr1.dout_i_reg[5]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(6),
      Q => dout(6)
    );
\gpr1.dout_i_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_3_n_0\,
      O => p_0_out(6),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_4_n_0\,
      I1 => \gpr1.dout_i[6]_i_5_n_0\,
      O => \gpr1.dout_i_reg[6]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_6_n_0\,
      I1 => \gpr1.dout_i[6]_i_7_n_0\,
      O => \gpr1.dout_i_reg[6]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(7),
      Q => dout(7)
    );
\gpr1.dout_i_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_3_n_0\,
      O => p_0_out(7),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_4_n_0\,
      I1 => \gpr1.dout_i[7]_i_5_n_0\,
      O => \gpr1.dout_i_reg[7]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_6_n_0\,
      I1 => \gpr1.dout_i[7]_i_7_n_0\,
      O => \gpr1.dout_i_reg[7]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(8),
      Q => dout(8)
    );
\gpr1.dout_i_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_3_n_0\,
      O => p_0_out(8),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_4_n_0\,
      I1 => \gpr1.dout_i[8]_i_5_n_0\,
      O => \gpr1.dout_i_reg[8]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_6_n_0\,
      I1 => \gpr1.dout_i[8]_i_7_n_0\,
      O => \gpr1.dout_i_reg[8]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => p_0_out(9),
      Q => dout(9)
    );
\gpr1.dout_i_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_3_n_0\,
      O => p_0_out(9),
      S => \gc0.count_d1_reg[9]\(9)
    );
\gpr1.dout_i_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_4_n_0\,
      I1 => \gpr1.dout_i[9]_i_5_n_0\,
      O => \gpr1.dout_i_reg[9]_i_2_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
\gpr1.dout_i_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_6_n_0\,
      I1 => \gpr1.dout_i[9]_i_7_n_0\,
      O => \gpr1.dout_i_reg[9]_i_3_n_0\,
      S => \gc0.count_d1_reg[9]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_bin_cntr is
  port (
    clk : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_5\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpr1.dout_i_reg[15]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_bin_cntr : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[9]_i_1\ : label is "soft_lutpair0";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep\ : label is "gc0.count_d1_reg[5]";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count[9]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => plusOp(8)
    );
\gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => plusOp(9)
    );
\gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gc0.count[9]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[15]\(0)
    );
\gc0.count_d1_reg[0]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[15]_5\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[15]\(1)
    );
\gc0.count_d1_reg[1]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[15]_4\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[15]\(2)
    );
\gc0.count_d1_reg[2]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[15]_3\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[15]\(3)
    );
\gc0.count_d1_reg[3]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[15]_2\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(4),
      Q => \gpr1.dout_i_reg[15]\(4)
    );
\gc0.count_d1_reg[4]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(4),
      Q => \gpr1.dout_i_reg[15]_1\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(5),
      Q => \gpr1.dout_i_reg[15]\(5)
    );
\gc0.count_d1_reg[5]_rep\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(5),
      Q => \gpr1.dout_i_reg[15]_0\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(6),
      Q => \gpr1.dout_i_reg[15]\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(7),
      Q => \gpr1.dout_i_reg[15]\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(8),
      Q => \gpr1.dout_i_reg[15]\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(9),
      Q => \gpr1.dout_i_reg[15]\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(8),
      Q => \^q\(8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_reset_blk_ramfifo is
  port (
    clk : in STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    rst : in STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_reset_blk_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_reset_blk_ramfifo is
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute MSGON of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute MSGON of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute MSGON of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute MSGON of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute MSGON of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute MSGON of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute MSGON of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  \out\ <= rst_d2;
  ram_full_i_reg <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => Q(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_bin_cntr is
  port (
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[1]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[5]_rep\ : in STD_LOGIC;
    \gpr1.dout_i_reg\ : out STD_LOGIC_VECTOR ( 15 to 15 );
    \gpr1.dout_i_reg[15]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_14\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_9\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_bin_cntr : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gcc0.gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal p_12_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[9]_i_1\ : label is "soft_lutpair4";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => wr_en,
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => p_11_out(9),
      I5 => p_11_out(8),
      O => \gpr1.dout_i_reg[15]_1\
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => wr_en,
      I2 => p_11_out(8),
      I3 => p_11_out(6),
      I4 => p_11_out(9),
      I5 => p_11_out(7),
      O => \gpr1.dout_i_reg[15]_3\
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(9),
      I1 => p_11_out(7),
      I2 => p_11_out(6),
      I3 => p_11_out(8),
      I4 => ram_full_fb_i_reg,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[15]_7\
    );
RAM_reg_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => wr_en,
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => p_11_out(9),
      I5 => p_11_out(8),
      O => \gpr1.dout_i_reg\(15)
    );
RAM_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(9),
      I1 => p_11_out(8),
      I2 => p_11_out(6),
      I3 => p_11_out(7),
      I4 => ram_full_fb_i_reg,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[15]_9\
    );
RAM_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(9),
      I1 => p_11_out(8),
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => ram_full_fb_i_reg,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[15]_11\
    );
RAM_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_11_out(9),
      I1 => p_11_out(7),
      I2 => p_11_out(6),
      I3 => ram_full_fb_i_reg,
      I4 => wr_en,
      I5 => p_11_out(8),
      O => \gpr1.dout_i_reg[15]_4\
    );
RAM_reg_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => wr_en,
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => p_11_out(8),
      I5 => p_11_out(9),
      O => \gpr1.dout_i_reg[15]_0\
    );
RAM_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(8),
      I1 => p_11_out(9),
      I2 => p_11_out(6),
      I3 => p_11_out(7),
      I4 => ram_full_fb_i_reg,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[15]_12\
    );
RAM_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(8),
      I1 => p_11_out(9),
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => ram_full_fb_i_reg,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[15]_13\
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => wr_en,
      I2 => p_11_out(8),
      I3 => p_11_out(7),
      I4 => p_11_out(9),
      I5 => p_11_out(6),
      O => \gpr1.dout_i_reg[15]_2\
    );
RAM_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_11_out(8),
      I1 => p_11_out(7),
      I2 => p_11_out(6),
      I3 => ram_full_fb_i_reg,
      I4 => wr_en,
      I5 => p_11_out(9),
      O => \gpr1.dout_i_reg[15]_5\
    );
RAM_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_11_out(7),
      I1 => p_11_out(9),
      I2 => p_11_out(8),
      I3 => p_11_out(6),
      I4 => ram_full_fb_i_reg,
      I5 => wr_en,
      O => \gpr1.dout_i_reg[15]_14\
    );
RAM_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_11_out(7),
      I1 => p_11_out(8),
      I2 => p_11_out(6),
      I3 => ram_full_fb_i_reg,
      I4 => wr_en,
      I5 => p_11_out(9),
      O => \gpr1.dout_i_reg[15]_8\
    );
RAM_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => p_11_out(6),
      I1 => p_11_out(8),
      I2 => p_11_out(7),
      I3 => ram_full_fb_i_reg,
      I4 => wr_en,
      I5 => p_11_out(9),
      O => \gpr1.dout_i_reg[15]_10\
    );
RAM_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => wr_en,
      I2 => p_11_out(7),
      I3 => p_11_out(6),
      I4 => p_11_out(9),
      I5 => p_11_out(8),
      O => \gpr1.dout_i_reg[15]_6\
    );
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(1),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(3),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_12_out(3),
      I1 => p_12_out(1),
      I2 => p_12_out(0),
      I3 => p_12_out(2),
      I4 => p_12_out(4),
      I5 => p_12_out(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[9]_i_2_n_0\,
      I1 => p_12_out(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[9]_i_2_n_0\,
      I1 => p_12_out(6),
      I2 => p_12_out(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(6),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      I2 => p_12_out(7),
      I3 => p_12_out(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out(7),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      I2 => p_12_out(6),
      I3 => p_12_out(8),
      I4 => p_12_out(9),
      O => \plusOp__0\(9)
    );
\gcc0.gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_12_out(5),
      I1 => p_12_out(3),
      I2 => p_12_out(1),
      I3 => p_12_out(0),
      I4 => p_12_out(2),
      I5 => p_12_out(4),
      O => \gcc0.gc0.count[9]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(5),
      Q => \^q\(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(6),
      Q => p_11_out(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(7),
      Q => p_11_out(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(8),
      Q => p_11_out(8)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_12_out(9),
      Q => p_11_out(9)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => p_12_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(5),
      Q => p_12_out(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(6),
      Q => p_12_out(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(7),
      Q => p_12_out(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(9),
      Q => p_12_out(9)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[0]_rep\,
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[1]_rep\,
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_reg[9]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_reg[9]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \gc0.count_d1_reg[0]_rep\,
      I2 => p_12_out(1),
      I3 => \gc0.count_d1_reg[1]_rep\,
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[0]_rep\,
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[1]_rep\,
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[2]_rep\,
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[3]_rep\,
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_reg[9]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(2),
      I1 => \gc0.count_d1_reg[2]_rep\,
      I2 => p_12_out(3),
      I3 => \gc0.count_d1_reg[3]_rep\,
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[2]_rep\,
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[3]_rep\,
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[4]_rep\,
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[5]_rep\,
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_reg[9]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_reg[9]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \gc0.count_d1_reg[4]_rep\,
      I2 => p_12_out(5),
      I3 => \gc0.count_d1_reg[5]_rep\,
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[4]_rep\,
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[5]_rep\,
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \gc0.count_d1_reg[9]\(0),
      I2 => p_11_out(7),
      I3 => \gc0.count_d1_reg[9]\(1),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \gc0.count_reg[9]\(6),
      I2 => p_11_out(7),
      I3 => \gc0.count_reg[9]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(6),
      I1 => \gc0.count_d1_reg[9]\(0),
      I2 => p_12_out(7),
      I3 => \gc0.count_d1_reg[9]\(1),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(6),
      I1 => \gc0.count_d1_reg[9]\(0),
      I2 => p_11_out(7),
      I3 => \gc0.count_d1_reg[9]\(1),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(8),
      I1 => \gc0.count_d1_reg[9]\(2),
      I2 => p_11_out(9),
      I3 => \gc0.count_d1_reg[9]\(3),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(8),
      I1 => \gc0.count_reg[9]\(8),
      I2 => p_11_out(9),
      I3 => \gc0.count_reg[9]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \gc0.count_d1_reg[9]\(2),
      I2 => p_12_out(9),
      I3 => \gc0.count_d1_reg[9]\(3),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(8),
      I1 => \gc0.count_d1_reg[9]\(2),
      I2 => p_11_out(9),
      I3 => \gc0.count_d1_reg[9]\(3),
      O => ram_empty_i_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_des is
  port (
    clk_intt_reg_0 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \PDM_RESET_REG_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RxEn : in STD_LOGIC;
    audio_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_des;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_des is
  signal \clk_int_i_1__0_n_0\ : STD_LOGIC;
  signal clk_intt : STD_LOGIC;
  signal \^clk_intt_reg_0\ : STD_LOGIC;
  signal cnt_bits : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cnt_bits[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_bits[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_bits[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_bits[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_bits[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_clk[6]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_clk[6]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_clk_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \data_o[15]_i_1_n_0\ : STD_LOGIC;
  signal done_o_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal pdm_tmp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^wr_en\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_bits[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt_bits[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt_bits[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt_bits[3]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt_clk[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt_clk[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt_clk[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt_clk[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cnt_clk[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cnt_clk[6]_i_3\ : label is "soft_lutpair6";
begin
  clk_intt_reg_0 <= \^clk_intt_reg_0\;
  wr_en <= \^wr_en\;
\clk_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545555AAABAAAA"
    )
        port map (
      I0 => \PDM_RESET_REG_reg[0]\(0),
      I1 => \cnt_clk_reg__0\(6),
      I2 => \cnt_clk_reg__0\(5),
      I3 => \cnt_clk_reg__0\(4),
      I4 => \cnt_clk[6]_i_3_n_0\,
      I5 => \^clk_intt_reg_0\,
      O => \clk_int_i_1__0_n_0\
    );
clk_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clk_int_i_1__0_n_0\,
      Q => \^clk_intt_reg_0\,
      R => '0'
    );
clk_intt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^clk_intt_reg_0\,
      Q => clk_intt,
      R => '0'
    );
\cnt_bits[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_bits(0),
      O => \cnt_bits[0]_i_1_n_0\
    );
\cnt_bits[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_bits(1),
      I1 => cnt_bits(0),
      O => \cnt_bits[1]_i_1_n_0\
    );
\cnt_bits[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_bits(1),
      I1 => cnt_bits(0),
      I2 => cnt_bits(2),
      O => \cnt_bits[2]_i_1_n_0\
    );
\cnt_bits[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => clk_intt,
      I1 => RxEn,
      I2 => \^clk_intt_reg_0\,
      O => \cnt_bits[3]_i_1_n_0\
    );
\cnt_bits[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cnt_bits(3),
      I1 => cnt_bits(1),
      I2 => cnt_bits(0),
      I3 => cnt_bits(2),
      O => \cnt_bits[3]_i_2_n_0\
    );
\cnt_bits_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => \cnt_bits[0]_i_1_n_0\,
      Q => cnt_bits(0),
      R => '0'
    );
\cnt_bits_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => \cnt_bits[1]_i_1_n_0\,
      Q => cnt_bits(1),
      R => '0'
    );
\cnt_bits_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => \cnt_bits[2]_i_1_n_0\,
      Q => cnt_bits(2),
      R => '0'
    );
\cnt_bits_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => \cnt_bits[3]_i_2_n_0\,
      Q => cnt_bits(3),
      R => '0'
    );
\cnt_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_clk_reg__0\(0),
      O => p_0_in(0)
    );
\cnt_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_clk_reg__0\(0),
      I1 => \cnt_clk_reg__0\(1),
      O => p_0_in(1)
    );
\cnt_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_clk_reg__0\(0),
      I1 => \cnt_clk_reg__0\(1),
      I2 => \cnt_clk_reg__0\(2),
      O => p_0_in(2)
    );
\cnt_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_clk_reg__0\(3),
      I1 => \cnt_clk_reg__0\(0),
      I2 => \cnt_clk_reg__0\(1),
      I3 => \cnt_clk_reg__0\(2),
      O => p_0_in(3)
    );
\cnt_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_clk_reg__0\(4),
      I1 => \cnt_clk_reg__0\(2),
      I2 => \cnt_clk_reg__0\(1),
      I3 => \cnt_clk_reg__0\(0),
      I4 => \cnt_clk_reg__0\(3),
      O => p_0_in(4)
    );
\cnt_clk[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_clk_reg__0\(5),
      I1 => \cnt_clk_reg__0\(3),
      I2 => \cnt_clk_reg__0\(0),
      I3 => \cnt_clk_reg__0\(1),
      I4 => \cnt_clk_reg__0\(2),
      I5 => \cnt_clk_reg__0\(4),
      O => p_0_in(5)
    );
\cnt_clk[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \PDM_RESET_REG_reg[0]\(0),
      I1 => \cnt_clk_reg__0\(6),
      I2 => \cnt_clk_reg__0\(5),
      I3 => \cnt_clk_reg__0\(4),
      I4 => \cnt_clk[6]_i_3_n_0\,
      O => \cnt_clk[6]_i_1_n_0\
    );
\cnt_clk[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_clk_reg__0\(6),
      I1 => \cnt_clk_reg__0\(4),
      I2 => \cnt_clk[6]_i_3_n_0\,
      I3 => \cnt_clk_reg__0\(5),
      O => p_0_in(6)
    );
\cnt_clk[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \cnt_clk_reg__0\(3),
      I1 => \cnt_clk_reg__0\(0),
      I2 => \cnt_clk_reg__0\(1),
      I3 => \cnt_clk_reg__0\(2),
      O => \cnt_clk[6]_i_3_n_0\
    );
\cnt_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => \cnt_clk_reg__0\(0),
      R => \cnt_clk[6]_i_1_n_0\
    );
\cnt_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => \cnt_clk_reg__0\(1),
      R => \cnt_clk[6]_i_1_n_0\
    );
\cnt_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => \cnt_clk_reg__0\(2),
      R => \cnt_clk[6]_i_1_n_0\
    );
\cnt_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => \cnt_clk_reg__0\(3),
      R => \cnt_clk[6]_i_1_n_0\
    );
\cnt_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => \cnt_clk_reg__0\(4),
      R => \cnt_clk[6]_i_1_n_0\
    );
\cnt_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => \cnt_clk_reg__0\(5),
      R => \cnt_clk[6]_i_1_n_0\
    );
\cnt_clk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => \cnt_clk_reg__0\(6),
      R => \cnt_clk[6]_i_1_n_0\
    );
\data_o[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cnt_bits[3]_i_1_n_0\,
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(0),
      I4 => cnt_bits(2),
      O => \data_o[15]_i_1_n_0\
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(0),
      Q => Q(0),
      R => '0'
    );
\data_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(10),
      Q => Q(10),
      R => '0'
    );
\data_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(11),
      Q => Q(11),
      R => '0'
    );
\data_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(12),
      Q => Q(12),
      R => '0'
    );
\data_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(13),
      Q => Q(13),
      R => '0'
    );
\data_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(14),
      Q => Q(14),
      R => '0'
    );
\data_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(15),
      Q => Q(15),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(1),
      Q => Q(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(2),
      Q => Q(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(3),
      Q => Q(3),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(4),
      Q => Q(4),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(5),
      Q => Q(5),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(6),
      Q => Q(6),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(7),
      Q => Q(7),
      R => '0'
    );
\data_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(8),
      Q => Q(8),
      R => '0'
    );
\data_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_o[15]_i_1_n_0\,
      D => pdm_tmp(9),
      Q => Q(9),
      R => '0'
    );
done_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \^wr_en\,
      I1 => cnt_bits(2),
      I2 => cnt_bits(0),
      I3 => cnt_bits(1),
      I4 => cnt_bits(3),
      I5 => \cnt_bits[3]_i_1_n_0\,
      O => done_o_i_1_n_0
    );
done_o_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_o_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
\pdm_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => audio_in,
      Q => pdm_tmp(0),
      R => '0'
    );
\pdm_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(9),
      Q => pdm_tmp(10),
      R => '0'
    );
\pdm_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(10),
      Q => pdm_tmp(11),
      R => '0'
    );
\pdm_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(11),
      Q => pdm_tmp(12),
      R => '0'
    );
\pdm_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(12),
      Q => pdm_tmp(13),
      R => '0'
    );
\pdm_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(13),
      Q => pdm_tmp(14),
      R => '0'
    );
\pdm_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(14),
      Q => pdm_tmp(15),
      R => '0'
    );
\pdm_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(0),
      Q => pdm_tmp(1),
      R => '0'
    );
\pdm_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(1),
      Q => pdm_tmp(2),
      R => '0'
    );
\pdm_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(2),
      Q => pdm_tmp(3),
      R => '0'
    );
\pdm_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(3),
      Q => pdm_tmp(4),
      R => '0'
    );
\pdm_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(4),
      Q => pdm_tmp(5),
      R => '0'
    );
\pdm_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(5),
      Q => pdm_tmp(6),
      R => '0'
    );
\pdm_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(6),
      Q => pdm_tmp(7),
      R => '0'
    );
\pdm_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(7),
      Q => pdm_tmp(8),
      R => '0'
    );
\pdm_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cnt_bits[3]_i_1_n_0\,
      D => pdm_tmp(8),
      Q => pdm_tmp(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_ser is
  port (
    rd_en : out STD_LOGIC;
    audio_out : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \PDM_RESET_REG_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pdm_s_tmp_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_direct : in STD_LOGIC;
    TxEn : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_ser;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_ser is
  signal clk_int : STD_LOGIC;
  signal \clk_int_i_1__1_n_0\ : STD_LOGIC;
  signal clk_intt : STD_LOGIC;
  signal cnt_bits : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cnt_bits[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_bits[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_bits[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_bits[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_clk[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_clk[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_clk_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \done_o_i_1__0_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal pdm_clk_rising : STD_LOGIC;
  signal pdm_s_tmp : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal pdm_s_tmp_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \pdm_s_tmp_reg_n_0_[15]\ : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_bits[1]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cnt_bits[2]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cnt_bits[3]_i_2__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cnt_clk[0]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cnt_clk[1]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cnt_clk[2]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cnt_clk[3]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cnt_clk[4]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cnt_clk[6]_i_3__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pdm_s_tmp[0]_i_1\ : label is "soft_lutpair9";
begin
  rd_en <= \^rd_en\;
audio_out_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \pdm_s_tmp_reg[15]_0\(0),
      I1 => sel_direct,
      I2 => \pdm_s_tmp_reg_n_0_[15]\,
      I3 => TxEn,
      O => audio_out
    );
\clk_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545555AAABAAAA"
    )
        port map (
      I0 => \PDM_RESET_REG_reg[0]\(0),
      I1 => \cnt_clk_reg__0\(6),
      I2 => \cnt_clk_reg__0\(5),
      I3 => \cnt_clk_reg__0\(4),
      I4 => \cnt_clk[6]_i_3__0_n_0\,
      I5 => clk_int,
      O => \clk_int_i_1__1_n_0\
    );
clk_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clk_int_i_1__1_n_0\,
      Q => clk_int,
      R => '0'
    );
clk_intt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => clk_int,
      Q => clk_intt,
      R => '0'
    );
\cnt_bits[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_bits(0),
      O => \cnt_bits[0]_i_1__0_n_0\
    );
\cnt_bits[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_bits(1),
      I1 => cnt_bits(0),
      O => \cnt_bits[1]_i_1__0_n_0\
    );
\cnt_bits[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cnt_bits(1),
      I1 => cnt_bits(0),
      I2 => cnt_bits(2),
      O => \cnt_bits[2]_i_1__0_n_0\
    );
\cnt_bits[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_int,
      I1 => clk_intt,
      O => pdm_clk_rising
    );
\cnt_bits[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_bits(0),
      I1 => cnt_bits(1),
      I2 => cnt_bits(2),
      I3 => cnt_bits(3),
      O => \cnt_bits[3]_i_2__0_n_0\
    );
\cnt_bits_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => \cnt_bits[0]_i_1__0_n_0\,
      Q => cnt_bits(0),
      R => '0'
    );
\cnt_bits_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => \cnt_bits[1]_i_1__0_n_0\,
      Q => cnt_bits(1),
      R => '0'
    );
\cnt_bits_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => \cnt_bits[2]_i_1__0_n_0\,
      Q => cnt_bits(2),
      R => '0'
    );
\cnt_bits_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => \cnt_bits[3]_i_2__0_n_0\,
      Q => cnt_bits(3),
      R => '0'
    );
\cnt_clk[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_clk_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\cnt_clk[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_clk_reg__0\(0),
      I1 => \cnt_clk_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\cnt_clk[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_clk_reg__0\(0),
      I1 => \cnt_clk_reg__0\(1),
      I2 => \cnt_clk_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\cnt_clk[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_clk_reg__0\(3),
      I1 => \cnt_clk_reg__0\(0),
      I2 => \cnt_clk_reg__0\(1),
      I3 => \cnt_clk_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\cnt_clk[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_clk_reg__0\(4),
      I1 => \cnt_clk_reg__0\(2),
      I2 => \cnt_clk_reg__0\(1),
      I3 => \cnt_clk_reg__0\(0),
      I4 => \cnt_clk_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\cnt_clk[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_clk_reg__0\(5),
      I1 => \cnt_clk_reg__0\(3),
      I2 => \cnt_clk_reg__0\(0),
      I3 => \cnt_clk_reg__0\(1),
      I4 => \cnt_clk_reg__0\(2),
      I5 => \cnt_clk_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\cnt_clk[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \PDM_RESET_REG_reg[0]\(0),
      I1 => \cnt_clk_reg__0\(6),
      I2 => \cnt_clk_reg__0\(5),
      I3 => \cnt_clk_reg__0\(4),
      I4 => \cnt_clk[6]_i_3__0_n_0\,
      O => \cnt_clk[6]_i_1__0_n_0\
    );
\cnt_clk[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_clk_reg__0\(6),
      I1 => \cnt_clk_reg__0\(4),
      I2 => \cnt_clk[6]_i_3__0_n_0\,
      I3 => \cnt_clk_reg__0\(5),
      O => \p_0_in__0\(6)
    );
\cnt_clk[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \cnt_clk_reg__0\(3),
      I1 => \cnt_clk_reg__0\(0),
      I2 => \cnt_clk_reg__0\(1),
      I3 => \cnt_clk_reg__0\(2),
      O => \cnt_clk[6]_i_3__0_n_0\
    );
\cnt_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \cnt_clk_reg__0\(0),
      R => \cnt_clk[6]_i_1__0_n_0\
    );
\cnt_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \cnt_clk_reg__0\(1),
      R => \cnt_clk[6]_i_1__0_n_0\
    );
\cnt_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \cnt_clk_reg__0\(2),
      R => \cnt_clk[6]_i_1__0_n_0\
    );
\cnt_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \cnt_clk_reg__0\(3),
      R => \cnt_clk[6]_i_1__0_n_0\
    );
\cnt_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \cnt_clk_reg__0\(4),
      R => \cnt_clk[6]_i_1__0_n_0\
    );
\cnt_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \cnt_clk_reg__0\(5),
      R => \cnt_clk[6]_i_1__0_n_0\
    );
\cnt_clk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \cnt_clk_reg__0\(6),
      R => \cnt_clk[6]_i_1__0_n_0\
    );
\done_o_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => cnt_bits(2),
      I1 => cnt_bits(1),
      I2 => cnt_bits(3),
      I3 => cnt_bits(0),
      I4 => \^rd_en\,
      I5 => pdm_clk_rising,
      O => \done_o_i_1__0_n_0\
    );
done_o_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_o_i_1__0_n_0\,
      Q => \^rd_en\,
      R => '0'
    );
\pdm_s_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => dout(0),
      I1 => cnt_bits(0),
      I2 => cnt_bits(2),
      I3 => cnt_bits(1),
      I4 => cnt_bits(3),
      O => pdm_s_tmp_0(0)
    );
\pdm_s_tmp[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(9),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(10),
      O => pdm_s_tmp_0(10)
    );
\pdm_s_tmp[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(10),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(11),
      O => pdm_s_tmp_0(11)
    );
\pdm_s_tmp[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(11),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(12),
      O => pdm_s_tmp_0(12)
    );
\pdm_s_tmp[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(12),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(13),
      O => pdm_s_tmp_0(13)
    );
\pdm_s_tmp[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(13),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(14),
      O => pdm_s_tmp_0(14)
    );
\pdm_s_tmp[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(14),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(15),
      O => pdm_s_tmp_0(15)
    );
\pdm_s_tmp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(0),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(1),
      O => pdm_s_tmp_0(1)
    );
\pdm_s_tmp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(1),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(2),
      O => pdm_s_tmp_0(2)
    );
\pdm_s_tmp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(2),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(3),
      O => pdm_s_tmp_0(3)
    );
\pdm_s_tmp[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(3),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(4),
      O => pdm_s_tmp_0(4)
    );
\pdm_s_tmp[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(4),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(5),
      O => pdm_s_tmp_0(5)
    );
\pdm_s_tmp[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(5),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(6),
      O => pdm_s_tmp_0(6)
    );
\pdm_s_tmp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(6),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(7),
      O => pdm_s_tmp_0(7)
    );
\pdm_s_tmp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(7),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(8),
      O => pdm_s_tmp_0(8)
    );
\pdm_s_tmp[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => pdm_s_tmp(8),
      I1 => cnt_bits(3),
      I2 => cnt_bits(1),
      I3 => cnt_bits(2),
      I4 => cnt_bits(0),
      I5 => dout(9),
      O => pdm_s_tmp_0(9)
    );
\pdm_s_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(0),
      Q => pdm_s_tmp(0),
      R => '0'
    );
\pdm_s_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(10),
      Q => pdm_s_tmp(10),
      R => '0'
    );
\pdm_s_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(11),
      Q => pdm_s_tmp(11),
      R => '0'
    );
\pdm_s_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(12),
      Q => pdm_s_tmp(12),
      R => '0'
    );
\pdm_s_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(13),
      Q => pdm_s_tmp(13),
      R => '0'
    );
\pdm_s_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(14),
      Q => pdm_s_tmp(14),
      R => '0'
    );
\pdm_s_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(15),
      Q => \pdm_s_tmp_reg_n_0_[15]\,
      R => '0'
    );
\pdm_s_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(1),
      Q => pdm_s_tmp(1),
      R => '0'
    );
\pdm_s_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(2),
      Q => pdm_s_tmp(2),
      R => '0'
    );
\pdm_s_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(3),
      Q => pdm_s_tmp(3),
      R => '0'
    );
\pdm_s_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(4),
      Q => pdm_s_tmp(4),
      R => '0'
    );
\pdm_s_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(5),
      Q => pdm_s_tmp(5),
      R => '0'
    );
\pdm_s_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(6),
      Q => pdm_s_tmp(6),
      R => '0'
    );
\pdm_s_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(7),
      Q => pdm_s_tmp(7),
      R => '0'
    );
\pdm_s_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(8),
      Q => pdm_s_tmp(8),
      R => '0'
    );
\pdm_s_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => pdm_clk_rising,
      D => pdm_s_tmp_0(9),
      Q => pdm_s_tmp(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_direct_path is
  port (
    pdm_clk : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel_direct : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pdm_clk_o2 : in STD_LOGIC;
    audio_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_direct_path;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_direct_path is
  signal PdmDes_Inst_n_1 : STD_LOGIC;
  signal PdmDes_Inst_n_10 : STD_LOGIC;
  signal PdmDes_Inst_n_11 : STD_LOGIC;
  signal PdmDes_Inst_n_12 : STD_LOGIC;
  signal PdmDes_Inst_n_13 : STD_LOGIC;
  signal PdmDes_Inst_n_14 : STD_LOGIC;
  signal PdmDes_Inst_n_15 : STD_LOGIC;
  signal PdmDes_Inst_n_16 : STD_LOGIC;
  signal PdmDes_Inst_n_2 : STD_LOGIC;
  signal PdmDes_Inst_n_3 : STD_LOGIC;
  signal PdmDes_Inst_n_4 : STD_LOGIC;
  signal PdmDes_Inst_n_5 : STD_LOGIC;
  signal PdmDes_Inst_n_6 : STD_LOGIC;
  signal PdmDes_Inst_n_7 : STD_LOGIC;
  signal PdmDes_Inst_n_8 : STD_LOGIC;
  signal PdmDes_Inst_n_9 : STD_LOGIC;
  signal PdmSer_In : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
PdmDes_Inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PdmDes
     port map (
      Q(15) => PdmDes_Inst_n_1,
      Q(14) => PdmDes_Inst_n_2,
      Q(13) => PdmDes_Inst_n_3,
      Q(12) => PdmDes_Inst_n_4,
      Q(11) => PdmDes_Inst_n_5,
      Q(10) => PdmDes_Inst_n_6,
      Q(9) => PdmDes_Inst_n_7,
      Q(8) => PdmDes_Inst_n_8,
      Q(7) => PdmDes_Inst_n_9,
      Q(6) => PdmDes_Inst_n_10,
      Q(5) => PdmDes_Inst_n_11,
      Q(4) => PdmDes_Inst_n_12,
      Q(3) => PdmDes_Inst_n_13,
      Q(2) => PdmDes_Inst_n_14,
      Q(1) => PdmDes_Inst_n_15,
      Q(0) => PdmDes_Inst_n_16,
      audio_in => audio_in,
      pdm_clk => pdm_clk,
      pdm_clk_o2 => pdm_clk_o2,
      s_axi_aclk => s_axi_aclk,
      sel_direct => sel_direct
    );
\PdmSer_In_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_16,
      Q => PdmSer_In(0),
      R => '0'
    );
\PdmSer_In_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_6,
      Q => PdmSer_In(10),
      R => '0'
    );
\PdmSer_In_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_5,
      Q => PdmSer_In(11),
      R => '0'
    );
\PdmSer_In_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_4,
      Q => PdmSer_In(12),
      R => '0'
    );
\PdmSer_In_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_3,
      Q => PdmSer_In(13),
      R => '0'
    );
\PdmSer_In_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_2,
      Q => PdmSer_In(14),
      R => '0'
    );
\PdmSer_In_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_1,
      Q => PdmSer_In(15),
      R => '0'
    );
\PdmSer_In_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_15,
      Q => PdmSer_In(1),
      R => '0'
    );
\PdmSer_In_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_14,
      Q => PdmSer_In(2),
      R => '0'
    );
\PdmSer_In_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_13,
      Q => PdmSer_In(3),
      R => '0'
    );
\PdmSer_In_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_12,
      Q => PdmSer_In(4),
      R => '0'
    );
\PdmSer_In_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_11,
      Q => PdmSer_In(5),
      R => '0'
    );
\PdmSer_In_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_10,
      Q => PdmSer_In(6),
      R => '0'
    );
\PdmSer_In_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_9,
      Q => PdmSer_In(7),
      R => '0'
    );
\PdmSer_In_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_8,
      Q => PdmSer_In(8),
      R => '0'
    );
\PdmSer_In_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => PdmDes_Inst_n_7,
      Q => PdmSer_In(9),
      R => '0'
    );
PdmSer_Inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PdmSer
     port map (
      \PdmSer_In_reg[15]\(15 downto 0) => PdmSer_In(15 downto 0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_memory is
  port (
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[1]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[5]_rep\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 9 downto 6 );
    \gcc0.gc0.count_d1_reg[7]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_2\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_memory : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_memory is
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_dmem
     port map (
      ADDRA(5) => \gc0.count_d1_reg[5]_rep\,
      ADDRA(4) => \gc0.count_d1_reg[4]_rep\,
      ADDRA(3) => \gc0.count_d1_reg[3]_rep\,
      ADDRA(2) => \gc0.count_d1_reg[2]_rep\,
      ADDRA(1) => \gc0.count_d1_reg[1]_rep\,
      ADDRA(0) => \gc0.count_d1_reg[0]_rep\,
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg\(9 downto 6) => \gcc0.gc0.count_d1_reg\(9 downto 6),
      \gcc0.gc0.count_d1_reg[7]_0\ => \gcc0.gc0.count_d1_reg[7]_0\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gcc0.gc0.count_d1_reg[8]_0\,
      \gcc0.gc0.count_d1_reg[8]_1\ => \gcc0.gc0.count_d1_reg[8]_1\,
      \gcc0.gc0.count_d1_reg[9]_0\ => \gcc0.gc0.count_d1_reg[9]_0\,
      \gcc0.gc0.count_d1_reg[9]_1\ => \gcc0.gc0.count_d1_reg[9]_1\,
      \gcc0.gc0.count_d1_reg[9]_2\ => \gcc0.gc0.count_d1_reg[9]_2\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_1,
      ram_full_fb_i_reg_2 => ram_full_fb_i_reg_2,
      ram_full_fb_i_reg_3 => ram_full_fb_i_reg_3,
      ram_full_fb_i_reg_4 => ram_full_fb_i_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_status_flags_ss is
  port (
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_1_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_status_flags_ss : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_status_flags_ss is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \NLW_c1_gcc0.gc0.count_d1_reg_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_1
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg\(8) => \gcc0.gc0.count_d1_reg\(8),
      \gcc0.gc0.count_d1_reg\(7) => \NLW_c1_gcc0.gc0.count_d1_reg_UNCONNECTED\(7),
      \gcc0.gc0.count_d1_reg\(6) => \gcc0.gc0.count_d1_reg\(6),
      \gcc0.gc0.count_d1_reg\(5) => \NLW_c1_gcc0.gc0.count_d1_reg_UNCONNECTED\(5),
      \gcc0.gc0.count_d1_reg\(4) => \gcc0.gc0.count_d1_reg\(4),
      \gcc0.gc0.count_d1_reg\(3) => \NLW_c1_gcc0.gc0.count_d1_reg_UNCONNECTED\(3),
      \gcc0.gc0.count_d1_reg\(2) => \gcc0.gc0.count_d1_reg\(2),
      \gcc0.gc0.count_d1_reg\(1) => \NLW_c1_gcc0.gc0.count_d1_reg_UNCONNECTED\(1),
      \gcc0.gc0.count_d1_reg\(0) => \gcc0.gc0.count_d1_reg\(0),
      p_1_out => p_1_out,
      p_2_out => p_2_out,
      ram_empty_i_reg => c1_n_0,
      rd_en => rd_en,
      wr_en => wr_en
    );
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_2
     port map (
      comp1 => comp1,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
\gpr1.dout_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => p_2_out,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(0),
      Q => p_2_out
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(0),
      Q => empty
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_status_flags_ss is
  port (
    clk : in STD_LOGIC;
    full : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_status_flags_ss : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_status_flags_ss is
  signal comp1 : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_i_reg_0 <= \^ram_full_i_reg_0\;
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare
     port map (
      comp1 => comp1,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \^ram_full_i_reg_0\,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      wr_en => wr_en
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_compare_0
     port map (
      comp1 => comp1,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
\gcc0.gc0.count_d1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^ram_full_i_reg_0\,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => \out\,
      Q => \^ram_full_i_reg_0\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => \out\,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_logic is
  port (
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    \gc0.count_d1_reg[0]_rep\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gpr1.dout_i_reg[15]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_5\ : out STD_LOGIC;
    p_1_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpr1.dout_i_reg[15]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_logic : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_logic is
  signal \^gc0.count_d1_reg[0]_rep\ : STD_LOGIC;
  signal \NLW_grss.rsts_gcc0.gc0.count_d1_reg_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
begin
  \gc0.count_d1_reg[0]_rep\ <= \^gc0.count_d1_reg[0]_rep\;
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_status_flags_ss
     port map (
      E(0) => \^gc0.count_d1_reg[0]_rep\,
      Q(0) => Q(1),
      clk => clk,
      empty => empty,
      \gcc0.gc0.count_d1_reg\(8) => \gcc0.gc0.count_d1_reg\(8),
      \gcc0.gc0.count_d1_reg\(7) => \NLW_grss.rsts_gcc0.gc0.count_d1_reg_UNCONNECTED\(7),
      \gcc0.gc0.count_d1_reg\(6) => \gcc0.gc0.count_d1_reg\(6),
      \gcc0.gc0.count_d1_reg\(5) => \NLW_grss.rsts_gcc0.gc0.count_d1_reg_UNCONNECTED\(5),
      \gcc0.gc0.count_d1_reg\(4) => \gcc0.gc0.count_d1_reg\(4),
      \gcc0.gc0.count_d1_reg\(3) => \NLW_grss.rsts_gcc0.gc0.count_d1_reg_UNCONNECTED\(3),
      \gcc0.gc0.count_d1_reg\(2) => \gcc0.gc0.count_d1_reg\(2),
      \gcc0.gc0.count_d1_reg\(1) => \NLW_grss.rsts_gcc0.gc0.count_d1_reg_UNCONNECTED\(1),
      \gcc0.gc0.count_d1_reg\(0) => \gcc0.gc0.count_d1_reg\(0),
      p_1_out => p_1_out,
      rd_en => rd_en,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_bin_cntr
     port map (
      E(0) => \^gc0.count_d1_reg[0]_rep\,
      Q(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[15]\(9 downto 0) => \gpr1.dout_i_reg[15]\(9 downto 0),
      \gpr1.dout_i_reg[15]_0\ => \gpr1.dout_i_reg[15]_0\,
      \gpr1.dout_i_reg[15]_1\ => \gpr1.dout_i_reg[15]_1\,
      \gpr1.dout_i_reg[15]_2\ => \gpr1.dout_i_reg[15]_2\,
      \gpr1.dout_i_reg[15]_3\ => \gpr1.dout_i_reg[15]_3\,
      \gpr1.dout_i_reg[15]_4\ => \gpr1.dout_i_reg[15]_4\,
      \gpr1.dout_i_reg[15]_5\ => \gpr1.dout_i_reg[15]_5\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_logic is
  port (
    clk : in STD_LOGIC;
    full : out STD_LOGIC;
    \gc0.count_d1_reg[0]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[1]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]_rep\ : in STD_LOGIC;
    \gc0.count_d1_reg[5]_rep\ : in STD_LOGIC;
    \gpr1.dout_i_reg\ : out STD_LOGIC_VECTOR ( 15 to 15 );
    \gpr1.dout_i_reg[15]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_14\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_9\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_1_out : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_logic : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_logic is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwss.wsts_n_2\ : STD_LOGIC;
  signal \^p_1_out\ : STD_LOGIC;
begin
  p_1_out <= \^p_1_out\;
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_status_flags_ss
     port map (
      E(0) => \gwss.wsts_n_2\,
      clk => clk,
      full => full,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => E(0),
      ram_full_i_reg_0 => \^p_1_out\,
      v1_reg(4 downto 0) => \c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \c1/v1_reg\(4 downto 0),
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \gwss.wsts_n_2\,
      Q(5 downto 0) => Q(5 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_rep\ => \gc0.count_d1_reg[0]_rep\,
      \gc0.count_d1_reg[1]_rep\ => \gc0.count_d1_reg[1]_rep\,
      \gc0.count_d1_reg[2]_rep\ => \gc0.count_d1_reg[2]_rep\,
      \gc0.count_d1_reg[3]_rep\ => \gc0.count_d1_reg[3]_rep\,
      \gc0.count_d1_reg[4]_rep\ => \gc0.count_d1_reg[4]_rep\,
      \gc0.count_d1_reg[5]_rep\ => \gc0.count_d1_reg[5]_rep\,
      \gc0.count_d1_reg[9]\(3 downto 0) => \gc0.count_d1_reg[9]\(3 downto 0),
      \gc0.count_reg[9]\(9 downto 0) => \gc0.count_reg[9]\(9 downto 0),
      \gpr1.dout_i_reg\(15) => \gpr1.dout_i_reg\(15),
      \gpr1.dout_i_reg[15]_0\ => \gpr1.dout_i_reg[15]_0\,
      \gpr1.dout_i_reg[15]_1\ => \gpr1.dout_i_reg[15]_1\,
      \gpr1.dout_i_reg[15]_10\ => \gpr1.dout_i_reg[15]_10\,
      \gpr1.dout_i_reg[15]_11\ => \gpr1.dout_i_reg[15]_11\,
      \gpr1.dout_i_reg[15]_12\ => \gpr1.dout_i_reg[15]_12\,
      \gpr1.dout_i_reg[15]_13\ => \gpr1.dout_i_reg[15]_13\,
      \gpr1.dout_i_reg[15]_14\ => \gpr1.dout_i_reg[15]_14\,
      \gpr1.dout_i_reg[15]_2\ => \gpr1.dout_i_reg[15]_2\,
      \gpr1.dout_i_reg[15]_3\ => \gpr1.dout_i_reg[15]_3\,
      \gpr1.dout_i_reg[15]_4\ => \gpr1.dout_i_reg[15]_4\,
      \gpr1.dout_i_reg[15]_5\ => \gpr1.dout_i_reg[15]_5\,
      \gpr1.dout_i_reg[15]_6\ => \gpr1.dout_i_reg[15]_6\,
      \gpr1.dout_i_reg[15]_7\ => \gpr1.dout_i_reg[15]_7\,
      \gpr1.dout_i_reg[15]_8\ => \gpr1.dout_i_reg[15]_8\,
      \gpr1.dout_i_reg[15]_9\ => \gpr1.dout_i_reg[15]_9\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      ram_empty_i_reg_3 => ram_empty_i_reg_3,
      ram_full_fb_i_reg => \^p_1_out\,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(4 downto 0) => \c0/v1_reg\(4 downto 0),
      v1_reg_1(4 downto 0) => \c1/v1_reg\(4 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_ramfifo is
  port (
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_ramfifo is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_9\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_gcc0.gc0.count_d1_reg_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_rd_logic
     port map (
      Q(1) => RD_RST,
      Q(0) => clear,
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gc0.count_d1_reg[9]\(9 downto 0) => rd_pntr_plus1(9 downto 0),
      \gcc0.gc0.count_d1_reg\(8) => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gcc0.gc0.count_d1_reg\(7) => \NLW_gntv_or_sync_fifo.gl0.rd_gcc0.gc0.count_d1_reg_UNCONNECTED\(7),
      \gcc0.gc0.count_d1_reg\(6) => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gcc0.gc0.count_d1_reg\(5) => \NLW_gntv_or_sync_fifo.gl0.rd_gcc0.gc0.count_d1_reg_UNCONNECTED\(5),
      \gcc0.gc0.count_d1_reg\(4) => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gcc0.gc0.count_d1_reg\(3) => \NLW_gntv_or_sync_fifo.gl0.rd_gcc0.gc0.count_d1_reg_UNCONNECTED\(3),
      \gcc0.gc0.count_d1_reg\(2) => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gcc0.gc0.count_d1_reg\(1) => \NLW_gntv_or_sync_fifo.gl0.rd_gcc0.gc0.count_d1_reg_UNCONNECTED\(1),
      \gcc0.gc0.count_d1_reg\(0) => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gpr1.dout_i_reg[15]\(9 downto 0) => p_0_out_0(9 downto 0),
      \gpr1.dout_i_reg[15]_0\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gpr1.dout_i_reg[15]_1\ => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \gpr1.dout_i_reg[15]_2\ => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \gpr1.dout_i_reg[15]_3\ => \gntv_or_sync_fifo.gl0.rd_n_25\,
      \gpr1.dout_i_reg[15]_4\ => \gntv_or_sync_fifo.gl0.rd_n_26\,
      \gpr1.dout_i_reg[15]_5\ => \gntv_or_sync_fifo.gl0.rd_n_27\,
      p_1_out => p_1_out,
      rd_en => rd_en,
      v1_reg(4 downto 0) => \grss.rsts/c2/v1_reg\(4 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_wr_logic
     port map (
      AR(0) => \^rst\,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(5 downto 0) => p_11_out(5 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[0]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_27\,
      \gc0.count_d1_reg[1]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_26\,
      \gc0.count_d1_reg[2]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_25\,
      \gc0.count_d1_reg[3]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \gc0.count_d1_reg[4]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \gc0.count_d1_reg[5]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gc0.count_d1_reg[9]\(3 downto 0) => p_0_out_0(9 downto 6),
      \gc0.count_reg[9]\(9 downto 0) => rd_pntr_plus1(9 downto 0),
      \gpr1.dout_i_reg\(15) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \gpr1.dout_i_reg[15]_0\ => \gntv_or_sync_fifo.gl0.wr_n_9\,
      \gpr1.dout_i_reg[15]_1\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \gpr1.dout_i_reg[15]_10\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gpr1.dout_i_reg[15]_11\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gpr1.dout_i_reg[15]_12\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gpr1.dout_i_reg[15]_13\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gpr1.dout_i_reg[15]_14\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gpr1.dout_i_reg[15]_2\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gpr1.dout_i_reg[15]_3\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gpr1.dout_i_reg[15]_4\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gpr1.dout_i_reg[15]_5\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gpr1.dout_i_reg[15]_6\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gpr1.dout_i_reg[15]_7\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gpr1.dout_i_reg[15]_8\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gpr1.dout_i_reg[15]_9\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      p_1_out => p_1_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_29\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_30\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_31\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_32\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_33\,
      v1_reg(4 downto 0) => \grss.rsts/c2/v1_reg\(4 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_memory
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(5 downto 0) => p_11_out(5 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[0]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_27\,
      \gc0.count_d1_reg[1]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_26\,
      \gc0.count_d1_reg[2]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_25\,
      \gc0.count_d1_reg[3]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \gc0.count_d1_reg[4]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \gc0.count_d1_reg[5]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gc0.count_d1_reg[9]\(9 downto 0) => p_0_out_0(9 downto 0),
      \gcc0.gc0.count_d1_reg\(9) => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gcc0.gc0.count_d1_reg\(8) => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gcc0.gc0.count_d1_reg\(7) => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gcc0.gc0.count_d1_reg\(6) => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_d1_reg[7]_0\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gcc0.gc0.count_d1_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gcc0.gc0.count_d1_reg[9]_0\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc0.count_d1_reg[9]_1\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gcc0.gc0.count_d1_reg[9]_2\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => clear,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_10\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_11\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_12\,
      ram_full_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_fb_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_full_fb_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_15\
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_reset_blk_ramfifo
     port map (
      AR(0) => \^rst\,
      Q(1) => RD_RST,
      Q(0) => clear,
      clk => clk,
      \out\ => rst_full_ff_i,
      ram_full_i_reg => rst_full_gen_i,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_top is
  port (
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_top : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_ramfifo
     port map (
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0_synth is
  port (
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0_synth : entity is "fifo_generator_v13_1_0_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_top
     port map (
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 : entity is "fifo_generator_v13_1_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0_synth
     port map (
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512 is
  port (
    clk : in STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512 : entity is "fifo_512,fifo_generator_v13_1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512 : entity is "fifo_generator_v13_1_0,Vivado 2016.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512_fifo_generator_v13_1_0
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_rxtx is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \PDM_DATA_OUT_REG_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_intt_reg : out STD_LOGIC;
    audio_out : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \PDM_DATA_IN_REG_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \PDM_TRANSFER_CONTROL_REG_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \PDM_RESET_REG_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pdm_s_tmp_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_direct : in STD_LOGIC;
    audio_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_rxtx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_rxtx is
  signal CState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \CState[0]_i_1_n_0\ : STD_LOGIC;
  signal \CState[1]_i_1_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Inst_PdmRxFifo_i_1_n_0 : STD_LOGIC;
  signal NState_n_0 : STD_LOGIC;
  signal Rnw : STD_LOGIC;
  signal RxEn : STD_LOGIC;
  signal RxEn_i_1_n_0 : STD_LOGIC;
  signal RxFifoDataIn : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RxFifoRdEn_dly : STD_LOGIC;
  signal RxFifoWrEn : STD_LOGIC;
  signal StartTransaction : STD_LOGIC;
  signal StopTransaction : STD_LOGIC;
  signal TxEn : STD_LOGIC;
  signal TxEn_i_1_n_0 : STD_LOGIC;
  signal TxFifoDataOut : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TxFifoRdEn : STD_LOGIC;
  signal TxFifoWrEn_dly : STD_LOGIC;
  signal wr_en : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CState[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \CState[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of RxEn_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of TxEn_i_1 : label is "soft_lutpair15";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\CState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000226E"
    )
        port map (
      I0 => CState(0),
      I1 => NState_n_0,
      I2 => Rnw,
      I3 => CState(1),
      I4 => \PDM_RESET_REG_reg[0]\(0),
      O => \CState[0]_i_1_n_0\
    );
\CState[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004C7C"
    )
        port map (
      I0 => \^d\(0),
      I1 => CState(0),
      I2 => CState(1),
      I3 => StopTransaction,
      I4 => \PDM_RESET_REG_reg[0]\(0),
      O => \CState[1]_i_1_n_0\
    );
\CState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \CState[0]_i_1_n_0\,
      Q => CState(0),
      R => '0'
    );
\CState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \CState[1]_i_1_n_0\,
      Q => CState(1),
      R => '0'
    );
Inst_Deserializer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_des
     port map (
      \PDM_RESET_REG_reg[0]\(0) => \PDM_RESET_REG_reg[0]\(0),
      Q(15 downto 0) => RxFifoDataIn(15 downto 0),
      RxEn => RxEn,
      audio_in => audio_in,
      clk_intt_reg_0 => clk_intt_reg,
      s_axi_aclk => s_axi_aclk,
      wr_en => RxFifoWrEn
    );
Inst_PdmRxFifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512
     port map (
      clk => s_axi_aclk,
      din(15 downto 0) => RxFifoDataIn(15 downto 0),
      dout(15 downto 0) => \PDM_DATA_OUT_REG_reg[15]\(15 downto 0),
      empty => \^d\(2),
      full => \^d\(3),
      rd_en => Inst_PdmRxFifo_i_1_n_0,
      rst => Q(3),
      wr_en => RxFifoWrEn
    );
Inst_PdmRxFifo_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => RxFifoRdEn_dly,
      O => Inst_PdmRxFifo_i_1_n_0
    );
Inst_PdmTxFifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_512
     port map (
      clk => s_axi_aclk,
      din(15 downto 0) => \PDM_DATA_IN_REG_reg[15]\(15 downto 0),
      dout(15 downto 0) => TxFifoDataOut(15 downto 0),
      empty => \^d\(0),
      full => \^d\(1),
      rd_en => TxFifoRdEn,
      rst => Q(2),
      wr_en => wr_en
    );
Inst_PdmTxFifo_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => TxFifoWrEn_dly,
      O => wr_en
    );
Inst_Serializer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_ser
     port map (
      \PDM_RESET_REG_reg[0]\(0) => \PDM_RESET_REG_reg[0]\(0),
      TxEn => TxEn,
      audio_out => audio_out,
      dout(15 downto 0) => TxFifoDataOut(15 downto 0),
      \pdm_s_tmp_reg[15]_0\(0) => \pdm_s_tmp_reg[15]\(0),
      rd_en => TxFifoRdEn,
      s_axi_aclk => s_axi_aclk,
      sel_direct => sel_direct
    );
NState: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA0FCA"
    )
        port map (
      I0 => StartTransaction,
      I1 => StopTransaction,
      I2 => CState(1),
      I3 => CState(0),
      I4 => \^d\(0),
      O => NState_n_0
    );
Rnw_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \PDM_TRANSFER_CONTROL_REG_reg[2]\(2),
      Q => Rnw,
      R => '0'
    );
RxEn_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CState(1),
      I1 => CState(0),
      O => RxEn_i_1_n_0
    );
RxEn_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RxEn_i_1_n_0,
      Q => RxEn,
      R => '0'
    );
RxFifoRdEn_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(1),
      Q => RxFifoRdEn_dly,
      R => '0'
    );
StartTransaction_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \PDM_TRANSFER_CONTROL_REG_reg[2]\(0),
      Q => StartTransaction,
      R => '0'
    );
StopTransaction_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \PDM_TRANSFER_CONTROL_REG_reg[2]\(1),
      Q => StopTransaction,
      R => '0'
    );
TxEn_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CState(0),
      I1 => CState(1),
      O => TxEn_i_1_n_0
    );
TxEn_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TxEn_i_1_n_0,
      Q => TxEn,
      R => '0'
    );
TxFifoWrEn_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => TxFifoWrEn_dly,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_d_axi_pdm_v1_2_S_AXI is
  port (
    pdm_clk_o2 : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    audio_out : out STD_LOGIC;
    audio_shutdown : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_direct : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    audio_in : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_d_axi_pdm_v1_2_S_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_d_axi_pdm_v1_2_S_AXI is
  signal PDM_DATA_IN_REG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \PDM_DATA_IN_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[24]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[25]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[26]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[27]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[28]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[29]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[30]\ : STD_LOGIC;
  signal \PDM_DATA_IN_REG_reg_n_0_[31]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[14]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[15]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \PDM_DATA_OUT_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[14]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[15]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[24]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[25]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[26]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[27]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[28]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[29]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \PDM_FIFO_CONTROL_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal PDM_RESET_REG : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \PDM_RESET_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_RESET_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_RESET_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_RESET_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[14]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[15]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[24]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[25]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[26]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[27]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[28]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[29]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[30]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[31]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \PDM_RESET_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal \PDM_STATUS_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \PDM_STATUS_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \PDM_STATUS_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \PDM_STATUS_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[14]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[15]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[24]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[25]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[26]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[27]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[28]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[29]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[30]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[31]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \PDM_TRANSFER_CONTROL_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal RNW_I : STD_LOGIC;
  signal RX_FIFO_D_O : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RX_FIFO_EMPTY_O : STD_LOGIC;
  signal RX_FIFO_FULL_O : STD_LOGIC;
  signal RX_FIFO_RD_EN_I : STD_LOGIC;
  signal RX_FIFO_RST_I : STD_LOGIC;
  signal STOP_TRANSACTION_I : STD_LOGIC;
  signal TX_FIFO_EMPTY_O : STD_LOGIC;
  signal TX_FIFO_FULL_O : STD_LOGIC;
  signal TX_FIFO_RST_I : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_awready_i_2_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal pwm_sdaudio_o2 : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reg_wren__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PDM_FIFO_CONTROL_REG[31]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \axi_awaddr[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \axi_rdata[18]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_rdata[19]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_rdata[20]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_rdata[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_rdata[22]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_rdata[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_rdata[24]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_rdata[25]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_rdata[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_rdata[27]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_rdata[28]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_rdata[29]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_rdata[30]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair17";
begin
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  s_axi_wready <= \^s_axi_wready\;
Inst_PdmCtl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pdm_rxtx
     port map (
      D(3) => RX_FIFO_FULL_O,
      D(2) => RX_FIFO_EMPTY_O,
      D(1) => TX_FIFO_FULL_O,
      D(0) => TX_FIFO_EMPTY_O,
      \PDM_DATA_IN_REG_reg[15]\(15 downto 0) => PDM_DATA_IN_REG(15 downto 0),
      \PDM_DATA_OUT_REG_reg[15]\(15 downto 0) => RX_FIFO_D_O(15 downto 0),
      \PDM_RESET_REG_reg[0]\(0) => PDM_RESET_REG(0),
      \PDM_TRANSFER_CONTROL_REG_reg[2]\(2) => RNW_I,
      \PDM_TRANSFER_CONTROL_REG_reg[2]\(1) => STOP_TRANSACTION_I,
      \PDM_TRANSFER_CONTROL_REG_reg[2]\(0) => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[0]\,
      Q(3) => RX_FIFO_RST_I,
      Q(2) => TX_FIFO_RST_I,
      Q(1) => RX_FIFO_RD_EN_I,
      Q(0) => \PDM_FIFO_CONTROL_REG_reg_n_0_[0]\,
      audio_in => audio_in,
      audio_out => audio_out,
      clk_intt_reg => pdm_clk_o2,
      \pdm_s_tmp_reg[15]\(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      sel_direct => sel_direct
    );
\PDM_DATA_IN_REG[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(2),
      I4 => s_axi_wstrb(1),
      O => \PDM_DATA_IN_REG[15]_i_1_n_0\
    );
\PDM_DATA_IN_REG[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(2),
      I4 => s_axi_wstrb(2),
      O => \PDM_DATA_IN_REG[23]_i_1_n_0\
    );
\PDM_DATA_IN_REG[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(2),
      I4 => s_axi_wstrb(3),
      O => \PDM_DATA_IN_REG[31]_i_1_n_0\
    );
\PDM_DATA_IN_REG[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(2),
      I4 => s_axi_wstrb(0),
      O => \PDM_DATA_IN_REG[7]_i_1_n_0\
    );
\PDM_DATA_IN_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => PDM_DATA_IN_REG(0),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => PDM_DATA_IN_REG(10),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => PDM_DATA_IN_REG(11),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => PDM_DATA_IN_REG(12),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => PDM_DATA_IN_REG(13),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => PDM_DATA_IN_REG(14),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => PDM_DATA_IN_REG(15),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \PDM_DATA_IN_REG_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \PDM_DATA_IN_REG_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \PDM_DATA_IN_REG_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \PDM_DATA_IN_REG_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => PDM_DATA_IN_REG(1),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \PDM_DATA_IN_REG_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \PDM_DATA_IN_REG_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \PDM_DATA_IN_REG_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \PDM_DATA_IN_REG_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \PDM_DATA_IN_REG_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \PDM_DATA_IN_REG_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \PDM_DATA_IN_REG_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \PDM_DATA_IN_REG_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \PDM_DATA_IN_REG_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \PDM_DATA_IN_REG_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => PDM_DATA_IN_REG(2),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \PDM_DATA_IN_REG_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \PDM_DATA_IN_REG_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => PDM_DATA_IN_REG(3),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => PDM_DATA_IN_REG(4),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => PDM_DATA_IN_REG(5),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => PDM_DATA_IN_REG(6),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => PDM_DATA_IN_REG(7),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => PDM_DATA_IN_REG(8),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_IN_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_DATA_IN_REG[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => PDM_DATA_IN_REG(9),
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(0),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(10),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(11),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(12),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(13),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(14),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(15),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(1),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(2),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(3),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(4),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(5),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(6),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(7),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(8),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\PDM_DATA_OUT_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_D_O(9),
      Q => \PDM_DATA_OUT_REG_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(2),
      I3 => s_axi_wstrb(1),
      I4 => axi_awaddr(3),
      O => \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\
    );
\PDM_FIFO_CONTROL_REG[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(2),
      I3 => s_axi_wstrb(2),
      I4 => axi_awaddr(3),
      O => \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\
    );
\PDM_FIFO_CONTROL_REG[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(2),
      I3 => s_axi_wstrb(3),
      I4 => axi_awaddr(3),
      O => \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\
    );
\PDM_FIFO_CONTROL_REG[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => \slv_reg_wren__0\
    );
\PDM_FIFO_CONTROL_REG[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(2),
      I3 => s_axi_wstrb(0),
      I4 => axi_awaddr(3),
      O => \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\
    );
\PDM_FIFO_CONTROL_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => RX_FIFO_RD_EN_I,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => TX_FIFO_RST_I,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => RX_FIFO_RST_I,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\PDM_FIFO_CONTROL_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \PDM_FIFO_CONTROL_REG_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => s_axi_wstrb(1),
      I3 => axi_awaddr(2),
      I4 => axi_awaddr(3),
      O => \PDM_RESET_REG[15]_i_1_n_0\
    );
\PDM_RESET_REG[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => s_axi_wstrb(2),
      I3 => axi_awaddr(2),
      I4 => axi_awaddr(3),
      O => \PDM_RESET_REG[23]_i_1_n_0\
    );
\PDM_RESET_REG[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => s_axi_wstrb(3),
      I3 => axi_awaddr(2),
      I4 => axi_awaddr(3),
      O => \PDM_RESET_REG[31]_i_1_n_0\
    );
\PDM_RESET_REG[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => s_axi_wstrb(0),
      I3 => axi_awaddr(2),
      I4 => axi_awaddr(3),
      O => \PDM_RESET_REG[7]_i_1_n_0\
    );
\PDM_RESET_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => PDM_RESET_REG(0),
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => \PDM_RESET_REG_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => \PDM_RESET_REG_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \PDM_RESET_REG_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \PDM_RESET_REG_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \PDM_RESET_REG_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \PDM_RESET_REG_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \PDM_RESET_REG_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \PDM_RESET_REG_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \PDM_RESET_REG_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \PDM_RESET_REG_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \PDM_RESET_REG_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \PDM_RESET_REG_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \PDM_RESET_REG_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \PDM_RESET_REG_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \PDM_RESET_REG_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \PDM_RESET_REG_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \PDM_RESET_REG_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \PDM_RESET_REG_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \PDM_RESET_REG_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \PDM_RESET_REG_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \PDM_RESET_REG_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => \PDM_RESET_REG_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \PDM_RESET_REG_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \PDM_RESET_REG_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \PDM_RESET_REG_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \PDM_RESET_REG_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \PDM_RESET_REG_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \PDM_RESET_REG_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \PDM_RESET_REG_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => \PDM_RESET_REG_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\PDM_RESET_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_RESET_REG[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \PDM_RESET_REG_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\PDM_STATUS_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TX_FIFO_EMPTY_O,
      Q => \PDM_STATUS_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\PDM_STATUS_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_EMPTY_O,
      Q => \PDM_STATUS_REG_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\PDM_STATUS_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RX_FIFO_FULL_O,
      Q => \PDM_STATUS_REG_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\PDM_STATUS_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => TX_FIFO_FULL_O,
      Q => \PDM_STATUS_REG_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(2),
      I4 => s_axi_wstrb(1),
      O => \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\
    );
\PDM_TRANSFER_CONTROL_REG[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(2),
      I4 => s_axi_wstrb(2),
      O => \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\
    );
\PDM_TRANSFER_CONTROL_REG[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(2),
      I4 => s_axi_wstrb(3),
      O => \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\
    );
\PDM_TRANSFER_CONTROL_REG[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(3),
      I3 => axi_awaddr(2),
      I4 => s_axi_wstrb(0),
      O => \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\
    );
\PDM_TRANSFER_CONTROL_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => STOP_TRANSACTION_I,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => RNW_I,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => pwm_sdaudio_o2,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\PDM_TRANSFER_CONTROL_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \PDM_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
audio_shutdown_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel_direct,
      I1 => pwm_sdaudio_o2,
      O => audio_shutdown
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => sel0(0),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => sel0(1),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => sel0(2),
      S => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => axi_awaddr(2),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => axi_awaddr(3),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => axi_awaddr(4),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => axi_awaddr(2),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => axi_awaddr(3),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => axi_awaddr(4),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready_i_2_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_awready_i_2_n_0,
      Q => \^s_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFA0ACA0A0A0ACA"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \PDM_DATA_OUT_REG_reg_n_0_[0]\,
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \PDM_STATUS_REG_reg_n_0_[0]\,
      O => reg_data_out(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(0),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[0]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => PDM_RESET_REG(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[10]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[10]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(10),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[10]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[10]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[11]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[11]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(11),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[11]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[12]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[12]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(12),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[12]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[12]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[13]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[13]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(13),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[13]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[13]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[14]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[14]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(14),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[14]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[15]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[15]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(15),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[15]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B083300"
    )
        port map (
      I0 => \PDM_STATUS_REG_reg_n_0_[16]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[16]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[16]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[16]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B083300"
    )
        port map (
      I0 => \PDM_STATUS_REG_reg_n_0_[17]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[17]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[17]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[17]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[18]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[18]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[19]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[19]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF00C00FAF00A0"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[1]\,
      I1 => \PDM_STATUS_REG_reg_n_0_[1]\,
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => \axi_rdata[1]_i_2_n_0\,
      I5 => sel0(0),
      O => reg_data_out(1)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(1),
      I1 => RX_FIFO_RD_EN_I,
      I2 => sel0(1),
      I3 => STOP_TRANSACTION_I,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[20]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[20]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[20]\,
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[21]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[21]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[21]\,
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[22]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[22]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[22]\,
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[23]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[23]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[23]\,
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[24]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[24]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[24]\,
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[25]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[25]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[25]\,
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[26]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[26]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[26]\,
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[27]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[27]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[27]\,
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[28]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[28]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[28]\,
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[29]\,
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[29]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[29]\,
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[2]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[2]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(2),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[2]\,
      I2 => sel0(1),
      I3 => RNW_I,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => sel0(2),
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[30]\,
      I1 => TX_FIFO_RST_I,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[30]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[30]\,
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s_axi_arvalid,
      I2 => \^s_axi_rvalid\,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => sel0(2),
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PDM_DATA_IN_REG_reg_n_0_[31]\,
      I1 => RX_FIFO_RST_I,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[31]\,
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[3]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[3]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(3),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[3]\,
      I2 => sel0(1),
      I3 => pwm_sdaudio_o2,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[4]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[4]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(4),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[4]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[4]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[5]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[5]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(5),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[5]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[5]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[6]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[6]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(6),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[6]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[6]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[7]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[7]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(7),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[7]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[7]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[8]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[8]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(8),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[8]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[8]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33003B08"
    )
        port map (
      I0 => \PDM_DATA_OUT_REG_reg_n_0_[9]\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => \axi_rdata[9]_i_2_n_0\,
      I4 => sel0(0),
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => PDM_DATA_IN_REG(9),
      I1 => \PDM_FIFO_CONTROL_REG_reg_n_0_[9]\,
      I2 => sel0(1),
      I3 => \PDM_TRANSFER_CONTROL_REG_reg_n_0_[9]\,
      I4 => sel0(0),
      I5 => \PDM_RESET_REG_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(0),
      Q => s_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(10),
      Q => s_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(11),
      Q => s_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(12),
      Q => s_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(13),
      Q => s_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(14),
      Q => s_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(15),
      Q => s_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(16),
      Q => s_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(17),
      Q => s_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(18),
      Q => s_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(19),
      Q => s_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(1),
      Q => s_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(20),
      Q => s_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(21),
      Q => s_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(22),
      Q => s_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(23),
      Q => s_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(24),
      Q => s_axi_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(25),
      Q => s_axi_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(26),
      Q => s_axi_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(27),
      Q => s_axi_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(28),
      Q => s_axi_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(29),
      Q => s_axi_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(2),
      Q => s_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(30),
      Q => s_axi_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(31),
      Q => s_axi_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(3),
      Q => s_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(4),
      Q => s_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(5),
      Q => s_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(6),
      Q => s_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(7),
      Q => s_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(8),
      Q => s_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(9),
      Q => s_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^s_axi_wready\,
      R => axi_awready_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_direct_v1_1 is
  port (
    s_axi_wready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    audio_out : out STD_LOGIC;
    audio_shutdown : out STD_LOGIC;
    pdm_clk : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    audio_in : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sel_direct : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_direct_v1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_direct_v1_1 is
  signal audio_out_o1 : STD_LOGIC;
  signal pdm_clk_o2 : STD_LOGIC;
begin
audio_direct_path_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_direct_path
     port map (
      Q(0) => audio_out_o1,
      audio_in => audio_in,
      pdm_clk => pdm_clk,
      pdm_clk_o2 => pdm_clk_o2,
      s_axi_aclk => s_axi_aclk,
      sel_direct => sel_direct
    );
d_axi_pdm_v1_2_S_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_d_axi_pdm_v1_2_S_AXI
     port map (
      Q(0) => audio_out_o1,
      audio_in => audio_in,
      audio_out => audio_out,
      audio_shutdown => audio_shutdown,
      pdm_clk_o2 => pdm_clk_o2,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(2 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(2 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sel_direct => sel_direct
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    sel_direct : in STD_LOGIC;
    audio_in : in STD_LOGIC;
    audio_out : out STD_LOGIC;
    audio_shutdown : out STD_LOGIC;
    pdm_clk : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_audio_direct_0_0,audio_direct_v1_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "audio_direct_v1_1,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_CLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_ps7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 6, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_audio_direct_v1_1
     port map (
      audio_in => audio_in,
      audio_out => audio_out,
      audio_shutdown => audio_shutdown,
      pdm_clk => pdm_clk,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(4 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(4 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sel_direct => sel_direct
    );
end STRUCTURE;
