#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  6 18:09:44 2023
# Process ID: 42880
# Current directory: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15700 F:\GitHub\ECE_449\ECE449_16bitCPU\Project_Files\Top_Level_CPU\Top_Level_CPU.xpr
# Log file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/vivado.log
# Journal file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jakef/Documents/ECE449_16bitCPU/Project_Files/Top_Level_CPU' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.srcs/sources_1/new/Constant_Package.vhd', nor could it be found using path 'C:/Users/jakef/Documents/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.srcs/sources_1/new/Constant_Package.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_CPU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/Format_A.mem'
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/RAM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_CPU_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd" into library xil_defaultlib
ERROR: [VRFC 10-149] 'constant_package' is not compiled in library xil_defaultlib [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:5]
INFO: [VRFC 10-307] analyzing entity Decode
ERROR: [VRFC 10-1504] unit decode ignored due to previous errors [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:12]
INFO: [VRFC 10-240] VHDL file F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_CPU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/Format_A.mem'
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/RAM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_CPU_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd" into library xil_defaultlib
ERROR: [VRFC 10-149] 'constant_package' is not compiled in library xil_defaultlib [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:5]
INFO: [VRFC 10-307] analyzing entity Decode
ERROR: [VRFC 10-1504] unit decode ignored due to previous errors [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:12]
INFO: [VRFC 10-240] VHDL file F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_CPU_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/Format_A.mem'
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/RAM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_CPU_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decode
ERROR: [VRFC 10-91] add_op is not declared [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:74]
ERROR: [VRFC 10-91] nand_op is not declared [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:75]
ERROR: [VRFC 10-91] add_op is not declared [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:79]
ERROR: [VRFC 10-91] nand_op is not declared [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:80]
ERROR: [VRFC 10-91] out_op is not declared [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:84]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd:33]
INFO: [VRFC 10-240] VHDL file F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/decode/decode.srcs/sources_1/new/Decode.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Top_Level_CPU/Top_Level_CPU.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 18:31:08 2023...
