module dec_3to3(
IN  ,
OUT);
input  [4-1:0] IN  ;
output [7-1:0] OUT ;

reg [7-1:0] OUT ;

always @ (IN) begin
  case(IN)
    4'b0000: OUT = 7'b 0000001;
    4'b0001: OUT = 7'b 1001111;
    4'b0010: OUT = 7'b 0010010;
    4'b0011: OUT = 7'b 0000110;
    4'b0100: OUT = 7'b 0010000;
    4'b0101: OUT = 7'b 0100000;
    4'b0110: OUT = 7'b 1000000;
    4'b0111: OUT = 7'b 0000000;
    4'b1000: OUT = 7'b 0000001;
    4'b1001: OUT = 7'b 0000010;
    4'b1010: OUT = 7'b 0000100;
    4'b1011: OUT = 7'b 0001000;
    4'b1100: OUT = 7'b 0010000;
    4'b1101: OUT = 7'b 0100000;
    4'b1110: OUT = 7'b 1000000;
    4'b1111: OUT = 7'b 0000000;
  endcase
end

endmodule