
*** Running vivado
    with args -log ClockDivider.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ClockDivider.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ClockDivider.tcl -notrace
Command: link_design -top ClockDivider -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.223 ; gain = 0.000 ; free physical = 1377 ; free virtual = 6417
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [/home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.172 ; gain = 0.000 ; free physical = 1274 ; free virtual = 6313
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2578.203 ; gain = 64.031 ; free physical = 1264 ; free virtual = 6304

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14dd9619f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2611.016 ; gain = 32.812 ; free physical = 885 ; free virtual = 5941

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14dd9619f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 708 ; free virtual = 5763
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14dd9619f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 708 ; free virtual = 5763
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1459858ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 708 ; free virtual = 5763
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1459858ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 708 ; free virtual = 5763
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1459858ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 708 ; free virtual = 5763
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1459858ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 708 ; free virtual = 5763
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 708 ; free virtual = 5763
Ending Logic Optimization Task | Checksum: 13d1f14ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 708 ; free virtual = 5763

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13d1f14ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 707 ; free virtual = 5763

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13d1f14ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 707 ; free virtual = 5763

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 707 ; free virtual = 5763
Ending Netlist Obfuscation Task | Checksum: 13d1f14ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.984 ; gain = 0.000 ; free physical = 707 ; free virtual = 5763
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2788.984 ; gain = 274.812 ; free physical = 707 ; free virtual = 5763
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.004 ; gain = 0.000 ; free physical = 705 ; free virtual = 5762
INFO: [Common 17-1381] The checkpoint '/home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.runs/impl_1/ClockDivider_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ClockDivider_drc_opted.rpt -pb ClockDivider_drc_opted.pb -rpx ClockDivider_drc_opted.rpx
Command: report_drc -file ClockDivider_drc_opted.rpt -pb ClockDivider_drc_opted.pb -rpx ClockDivider_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.runs/impl_1/ClockDivider_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 637 ; free virtual = 5695
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 106ceb75a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 637 ; free virtual = 5695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 637 ; free virtual = 5695

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1977901b9

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 658 ; free virtual = 5717

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b97f219f

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 668 ; free virtual = 5727

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b97f219f

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 668 ; free virtual = 5727
Phase 1 Placer Initialization | Checksum: 1b97f219f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 668 ; free virtual = 5727

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 28a915c13

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 667 ; free virtual = 5726

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 203b47857

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 667 ; free virtual = 5726

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 203b47857

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 667 ; free virtual = 5726

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 652 ; free virtual = 5710

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 239dc7c98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 652 ; free virtual = 5710
Phase 2.4 Global Placement Core | Checksum: 25687c14e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 652 ; free virtual = 5710
Phase 2 Global Placement | Checksum: 25687c14e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 652 ; free virtual = 5710

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e658a430

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 651 ; free virtual = 5710

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19133c144

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 651 ; free virtual = 5710

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e68197e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 651 ; free virtual = 5710

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e68197e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 651 ; free virtual = 5710

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d6973ffe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5707

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 181542d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5707

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 181542d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5707
Phase 3 Detail Placement | Checksum: 181542d29

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dc44b47a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.803 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d1b4d513

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5708
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12ee71371

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5708
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dc44b47a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5708

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.803. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10857c218

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5708

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5708
Phase 4.1 Post Commit Optimization | Checksum: 10857c218

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 649 ; free virtual = 5708

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10857c218

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 650 ; free virtual = 5709

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10857c218

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 650 ; free virtual = 5709
Phase 4.3 Placer Reporting | Checksum: 10857c218

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 650 ; free virtual = 5709

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 650 ; free virtual = 5709

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 650 ; free virtual = 5709
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13b876d05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 650 ; free virtual = 5709
Ending Placer Task | Checksum: 12bc660fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 650 ; free virtual = 5709
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 663 ; free virtual = 5723
INFO: [Common 17-1381] The checkpoint '/home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.runs/impl_1/ClockDivider_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ClockDivider_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 660 ; free virtual = 5719
INFO: [runtcl-4] Executing : report_utilization -file ClockDivider_utilization_placed.rpt -pb ClockDivider_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ClockDivider_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 664 ; free virtual = 5723
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 640 ; free virtual = 5700
INFO: [Common 17-1381] The checkpoint '/home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.runs/impl_1/ClockDivider_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 40e03cc7 ConstDB: 0 ShapeSum: eae62437 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fbfab3f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 540 ; free virtual = 5599
Post Restoration Checksum: NetGraph: 3128839 NumContArr: f8e82bb9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fbfab3f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 541 ; free virtual = 5600

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fbfab3f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 507 ; free virtual = 5567

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fbfab3f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 507 ; free virtual = 5567
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 619b8b6d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 500 ; free virtual = 5560
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.802  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 4d249bdd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 500 ; free virtual = 5560

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 39
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 39
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 4d249bdd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5558
Phase 3 Initial Routing | Checksum: 23ea3aa29

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 500 ; free virtual = 5559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.183  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 161498a87

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5559
Phase 4 Rip-up And Reroute | Checksum: 161498a87

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a7001f50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.276  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a7001f50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a7001f50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5559
Phase 5 Delay and Skew Optimization | Checksum: 1a7001f50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19cef7dd2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.276  | TNS=0.000  | WHS=0.319  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 119ccd250

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5559
Phase 6 Post Hold Fix | Checksum: 119ccd250

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00159451 %
  Global Horizontal Routing Utilization  = 0.0137949 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17dbe160c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 499 ; free virtual = 5558

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17dbe160c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.957 ; gain = 0.000 ; free physical = 498 ; free virtual = 5557

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24e717660

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3020.922 ; gain = 27.965 ; free physical = 498 ; free virtual = 5557

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.276  | TNS=0.000  | WHS=0.319  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24e717660

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3020.922 ; gain = 27.965 ; free physical = 498 ; free virtual = 5557
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3020.922 ; gain = 27.965 ; free physical = 532 ; free virtual = 5592

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3020.922 ; gain = 27.965 ; free physical = 532 ; free virtual = 5592
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3020.922 ; gain = 0.000 ; free physical = 531 ; free virtual = 5591
INFO: [Common 17-1381] The checkpoint '/home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.runs/impl_1/ClockDivider_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ClockDivider_drc_routed.rpt -pb ClockDivider_drc_routed.pb -rpx ClockDivider_drc_routed.rpx
Command: report_drc -file ClockDivider_drc_routed.rpt -pb ClockDivider_drc_routed.pb -rpx ClockDivider_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.runs/impl_1/ClockDivider_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ClockDivider_methodology_drc_routed.rpt -pb ClockDivider_methodology_drc_routed.pb -rpx ClockDivider_methodology_drc_routed.rpx
Command: report_methodology -file ClockDivider_methodology_drc_routed.rpt -pb ClockDivider_methodology_drc_routed.pb -rpx ClockDivider_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.runs/impl_1/ClockDivider_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ClockDivider_power_routed.rpt -pb ClockDivider_power_summary_routed.pb -rpx ClockDivider_power_routed.rpx
Command: report_power -file ClockDivider_power_routed.rpt -pb ClockDivider_power_summary_routed.pb -rpx ClockDivider_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ClockDivider_route_status.rpt -pb ClockDivider_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ClockDivider_timing_summary_routed.rpt -pb ClockDivider_timing_summary_routed.pb -rpx ClockDivider_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ClockDivider_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ClockDivider_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ClockDivider_bus_skew_routed.rpt -pb ClockDivider_bus_skew_routed.pb -rpx ClockDivider_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ClockDivider.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ClockDivider.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Sep 23 11:35:15 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3336.457 ; gain = 202.340 ; free physical = 499 ; free virtual = 5568
INFO: [Common 17-206] Exiting Vivado at Thu Sep 23 11:35:16 2021...
