/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Verilog/umc18_neg.v
/RAID2/COURSE/iclab/iclab069/Lab01/Exercise/03_GATE/CC_SYN.v
/RAID2/COURSE/iclab/iclab069/Lab01/Exercise/03_GATE/PATTERN.v
/RAID2/COURSE/iclab/iclab069/Lab01/Exercise/03_GATE/TESTBED.v
