// Seed: 1907641026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  assign module_1.id_1 = 0;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input wire id_2,
    output wor id_3,
    output tri id_4
    , id_8,
    input supply1 id_5
    , id_9, id_10,
    input tri1 id_6
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_10,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_9
  );
endmodule
