Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: RS232_MODULE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RS232_MODULE.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RS232_MODULE"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : RS232_MODULE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/PROGRAMOWANIE/Github/rs232/rs232/synchronizer.vhd" in Library work.
Architecture behavioral of Entity synchronizer is up to date.
Compiling vhdl file "D:/PROGRAMOWANIE/Github/rs232/rs232/debounce.vhd" in Library work.
Architecture behavioral of Entity filter is up to date.
Compiling vhdl file "D:/PROGRAMOWANIE/Github/rs232/rs232/reciever.vhd" in Library work.
Architecture behavioral of Entity receiver is up to date.
Compiling vhdl file "D:/PROGRAMOWANIE/Github/rs232/rs232/adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "D:/PROGRAMOWANIE/Github/rs232/rs232/emitter.vhd" in Library work.
Architecture behavioral of Entity transmitter is up to date.
Compiling vhdl file "D:/PROGRAMOWANIE/Github/rs232/rs232/topmod.vhd" in Library work.
Entity <rs232_module> compiled.
Entity <rs232_module> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RS232_MODULE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Receiver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <transmitter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <filter> in library <work> (architecture <behavioral>) with generics.
	counter_size = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RS232_MODULE> in library <work> (Architecture <behavioral>).
Entity <RS232_MODULE> analyzed. Unit <RS232_MODULE> generated.

Analyzing Entity <Receiver> in library <work> (Architecture <behavioral>).
Entity <Receiver> analyzed. Unit <Receiver> generated.

Analyzing Entity <synchronizer> in library <work> (Architecture <behavioral>).
Entity <synchronizer> analyzed. Unit <synchronizer> generated.

Analyzing generic Entity <filter> in library <work> (Architecture <behavioral>).
	counter_size = 8
Entity <filter> analyzed. Unit <filter> generated.

Analyzing Entity <adder> in library <work> (Architecture <behavioral>).
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <transmitter> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "D:/PROGRAMOWANIE/Github/rs232/rs232/emitter.vhd" line 53: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <temp<9>> in unit <transmitter> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <transmitter> analyzed. Unit <transmitter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <adder>.
    Related source file is "D:/PROGRAMOWANIE/Github/rs232/rs232/adder.vhd".
    Found 1-bit register for signal <Data_ready_o>.
    Found 8-bit register for signal <added_sig_o>.
    Found 8-bit adder for signal <added_sig_o$add0000> created at line 25.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <transmitter>.
    Related source file is "D:/PROGRAMOWANIE/Github/rs232/rs232/emitter.vhd".
    Found finite state machine <FSM_0> for signal <unit_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Reset              | unit_state$cmp_eq0000     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <unit_state$mux0000>.
    Found 1-bit register for signal <TXD_o>.
    Found 4-bit register for signal <bit_counter>.
    Found 4-bit adder for signal <bit_counter$addsub0000> created at line 54.
    Found 13-bit register for signal <counter>.
    Found 13-bit adder for signal <counter$addsub0000> created at line 56.
    Found 9-bit register for signal <temp<8:0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <transmitter> synthesized.


Synthesizing Unit <synchronizer>.
    Related source file is "D:/PROGRAMOWANIE/Github/rs232/rs232/synchronizer.vhd".
    Found 1-bit register for signal <sync_sig_o>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <synchronizer> synthesized.


Synthesizing Unit <filter>.
    Related source file is "D:/PROGRAMOWANIE/Github/rs232/rs232/debounce.vhd".
    Found 1-bit register for signal <Output>.
    Found 9-bit up counter for signal <counter>.
    Found 1-bit xor2 for signal <counter_reset>.
    Found 2-bit register for signal <flipflop>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <filter> synthesized.


Synthesizing Unit <Receiver>.
    Related source file is "D:/PROGRAMOWANIE/Github/rs232/rs232/reciever.vhd".
WARNING:Xst:646 - Signal <msg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <unit_state>.
    Using one-hot encoding for signal <unit_state$mux0000>.
    Found 1-bit register for signal <LOG>.
    Found 1-bit register for signal <Data_Ready>.
    Found 8-bit register for signal <Data>.
    Found 4-bit register for signal <bit_counter>.
    Found 4-bit adder for signal <bit_counter$addsub0000> created at line 101.
    Found 14-bit register for signal <counter>.
    Found 14-bit adder for signal <counter$addsub0000> created at line 103.
    Found 13-bit register for signal <hcounter>.
    Found 13-bit adder for signal <hcounter$addsub0000> created at line 93.
    Found 10-bit register for signal <msg>.
    Found 4-bit register for signal <unit_state>.
    Summary:
	inferred  55 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <Receiver> synthesized.


Synthesizing Unit <RS232_MODULE>.
    Related source file is "D:/PROGRAMOWANIE/Github/rs232/rs232/topmod.vhd".
Unit <RS232_MODULE> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 2
 14-bit adder                                          : 1
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 26
 1-bit register                                        : 17
 10-bit register                                       : 1
 13-bit register                                       : 2
 14-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <sendit/unit_state/FSM> on signal <unit_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch temp_0 hinder the constant cleaning in the block sendit.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <unit_state_0> of sequential type is unconnected in block <getit>.
WARNING:Xst:2677 - Node <msg_0> of sequential type is unconnected in block <getit>.
WARNING:Xst:2677 - Node <unit_state_0> of sequential type is unconnected in block <Receiver>.
WARNING:Xst:2677 - Node <msg_0> of sequential type is unconnected in block <Receiver>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 2
 14-bit adder                                          : 1
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 93
 Flip-Flops                                            : 93
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch temp_0 hinder the constant cleaning in the block transmitter.
   You should achieve better results by setting this init to 0.

Optimizing unit <RS232_MODULE> ...

Optimizing unit <adder> ...

Optimizing unit <transmitter> ...

Optimizing unit <Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RS232_MODULE, actual ratio is 0.

Final Macro Processing ...

Processing Unit <RS232_MODULE> :
	Found 2-bit shift register for signal <getit/ftr_rxd/flipflop_0>.
Unit <RS232_MODULE> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RS232_MODULE.ngr
Top Level Output File Name         : RS232_MODULE
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 294
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 8
#      LUT2                        : 12
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 49
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 95
#      LUT4_D                      : 10
#      LUT4_L                      : 8
#      MUXCY                       : 45
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 103
#      FD                          : 34
#      FDE                         : 53
#      FDR                         : 2
#      FDRE                        : 10
#      FDRS                        : 1
#      FDS                         : 3
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                      106  out of  16640     0%  
 Number of Slice Flip Flops:            103  out of  33280     0%  
 Number of 4 input LUTs:                194  out of  33280     0%  
    Number used as logic:               193
    Number used as Shift registers:       1
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    519     0%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.351ns (Maximum Frequency: 136.029MHz)
   Minimum input arrival time before clock: 1.269ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 7.351ns (frequency: 136.029MHz)
  Total number of paths / destination ports: 3433 / 180
-------------------------------------------------------------------------
Delay:               7.351ns (Levels of Logic = 4)
  Source:            getit/ftr_rxd/Output (FF)
  Destination:       getit/msg_7 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: getit/ftr_rxd/Output to getit/msg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             42   0.591   1.408  getit/ftr_rxd/Output (getit/ftr_rxd/Output)
     LUT3:I0->O            1   0.648   0.563  getit/bit_counter_cmp_eq0000110 (getit/N01)
     LUT4:I0->O           23   0.648   1.205  getit/unit_state_cmp_eq000058 (getit/unit_state_cmp_eq0000)
     LUT4_D:I3->O          7   0.648   0.740  getit/msg_mux0000<1>21 (getit/N5)
     LUT4:I2->O            1   0.648   0.000  getit/msg_mux0000<7>1 (getit/msg_mux0000<7>)
     FD:D                      0.252          getit/msg_7
    ----------------------------------------
    Total                      7.351ns (3.435ns logic, 3.916ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.269ns (Levels of Logic = 1)
  Source:            RXD_i (PAD)
  Destination:       getit/ftr_rxd/Mshreg_flipflop_0 (FF)
  Destination Clock: clk_i rising

  Data Path: RXD_i to getit/ftr_rxd/Mshreg_flipflop_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.420  RXD_i_IBUF (RXD_i_IBUF)
     SRL16:D                  -0.064          getit/ftr_rxd/Mshreg_flipflop_0
    ----------------------------------------
    Total                      1.269ns (0.849ns logic, 0.420ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            getit/LOG (FF)
  Destination:       LOG (PAD)
  Source Clock:      clk_i rising

  Data Path: getit/LOG to LOG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  getit/LOG (getit/LOG)
     OBUF:I->O                 4.520          LOG_OBUF (LOG)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.49 secs
 
--> 

Total memory usage is 270376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

